
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001de08  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fa4  0801df48  0801df48  0002df48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000c0  0801eeec  0801eeec  0002eeec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0801efac  0801efac  000301b4  2**0
                  CONTENTS
  5 .ARM          00000008  0801efac  0801efac  0002efac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0801efb4  0801efb4  000301b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0801efb4  0801efb4  0002efb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801efb8  0801efb8  0002efb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000001b4  20000000  0801efbc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000020e0  200001b4  0801f170  000301b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002294  0801f170  00032294  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000301b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004574b  00000000  00000000  000301de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a3d7  00000000  00000000  00075929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003468  00000000  00000000  0007fd00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003098  00000000  00000000  00083168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000289ac  00000000  00000000  00086200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003e851  00000000  00000000  000aebac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd63d  00000000  00000000  000ed3fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001baa3a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000dbfc  00000000  00000000  001baa8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001b4 	.word	0x200001b4
 800015c:	00000000 	.word	0x00000000
 8000160:	0801df30 	.word	0x0801df30

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001b8 	.word	0x200001b8
 800017c:	0801df30 	.word	0x0801df30

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__gedf2>:
 80005a8:	f04f 3cff 	mov.w	ip, #4294967295
 80005ac:	e006      	b.n	80005bc <__cmpdf2+0x4>
 80005ae:	bf00      	nop

080005b0 <__ledf2>:
 80005b0:	f04f 0c01 	mov.w	ip, #1
 80005b4:	e002      	b.n	80005bc <__cmpdf2+0x4>
 80005b6:	bf00      	nop

080005b8 <__cmpdf2>:
 80005b8:	f04f 0c01 	mov.w	ip, #1
 80005bc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005cc:	bf18      	it	ne
 80005ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005d2:	d01b      	beq.n	800060c <__cmpdf2+0x54>
 80005d4:	b001      	add	sp, #4
 80005d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005da:	bf0c      	ite	eq
 80005dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005e0:	ea91 0f03 	teqne	r1, r3
 80005e4:	bf02      	ittt	eq
 80005e6:	ea90 0f02 	teqeq	r0, r2
 80005ea:	2000      	moveq	r0, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	f110 0f00 	cmn.w	r0, #0
 80005f2:	ea91 0f03 	teq	r1, r3
 80005f6:	bf58      	it	pl
 80005f8:	4299      	cmppl	r1, r3
 80005fa:	bf08      	it	eq
 80005fc:	4290      	cmpeq	r0, r2
 80005fe:	bf2c      	ite	cs
 8000600:	17d8      	asrcs	r0, r3, #31
 8000602:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000606:	f040 0001 	orr.w	r0, r0, #1
 800060a:	4770      	bx	lr
 800060c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000610:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000614:	d102      	bne.n	800061c <__cmpdf2+0x64>
 8000616:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800061a:	d107      	bne.n	800062c <__cmpdf2+0x74>
 800061c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000620:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000624:	d1d6      	bne.n	80005d4 <__cmpdf2+0x1c>
 8000626:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800062a:	d0d3      	beq.n	80005d4 <__cmpdf2+0x1c>
 800062c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <__aeabi_cdrcmple>:
 8000634:	4684      	mov	ip, r0
 8000636:	4610      	mov	r0, r2
 8000638:	4662      	mov	r2, ip
 800063a:	468c      	mov	ip, r1
 800063c:	4619      	mov	r1, r3
 800063e:	4663      	mov	r3, ip
 8000640:	e000      	b.n	8000644 <__aeabi_cdcmpeq>
 8000642:	bf00      	nop

08000644 <__aeabi_cdcmpeq>:
 8000644:	b501      	push	{r0, lr}
 8000646:	f7ff ffb7 	bl	80005b8 <__cmpdf2>
 800064a:	2800      	cmp	r0, #0
 800064c:	bf48      	it	mi
 800064e:	f110 0f00 	cmnmi.w	r0, #0
 8000652:	bd01      	pop	{r0, pc}

08000654 <__aeabi_dcmpeq>:
 8000654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000658:	f7ff fff4 	bl	8000644 <__aeabi_cdcmpeq>
 800065c:	bf0c      	ite	eq
 800065e:	2001      	moveq	r0, #1
 8000660:	2000      	movne	r0, #0
 8000662:	f85d fb08 	ldr.w	pc, [sp], #8
 8000666:	bf00      	nop

08000668 <__aeabi_dcmplt>:
 8000668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800066c:	f7ff ffea 	bl	8000644 <__aeabi_cdcmpeq>
 8000670:	bf34      	ite	cc
 8000672:	2001      	movcc	r0, #1
 8000674:	2000      	movcs	r0, #0
 8000676:	f85d fb08 	ldr.w	pc, [sp], #8
 800067a:	bf00      	nop

0800067c <__aeabi_dcmple>:
 800067c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000680:	f7ff ffe0 	bl	8000644 <__aeabi_cdcmpeq>
 8000684:	bf94      	ite	ls
 8000686:	2001      	movls	r0, #1
 8000688:	2000      	movhi	r0, #0
 800068a:	f85d fb08 	ldr.w	pc, [sp], #8
 800068e:	bf00      	nop

08000690 <__aeabi_dcmpge>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff ffce 	bl	8000634 <__aeabi_cdrcmple>
 8000698:	bf94      	ite	ls
 800069a:	2001      	movls	r0, #1
 800069c:	2000      	movhi	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_dcmpgt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffc4 	bl	8000634 <__aeabi_cdrcmple>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_d2iz>:
 80006b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80006bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80006c0:	d215      	bcs.n	80006ee <__aeabi_d2iz+0x36>
 80006c2:	d511      	bpl.n	80006e8 <__aeabi_d2iz+0x30>
 80006c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80006c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80006cc:	d912      	bls.n	80006f4 <__aeabi_d2iz+0x3c>
 80006ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80006da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006de:	fa23 f002 	lsr.w	r0, r3, r2
 80006e2:	bf18      	it	ne
 80006e4:	4240      	negne	r0, r0
 80006e6:	4770      	bx	lr
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	4770      	bx	lr
 80006ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80006f2:	d105      	bne.n	8000700 <__aeabi_d2iz+0x48>
 80006f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80006fe:	4770      	bx	lr
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop

08000708 <__aeabi_frsub>:
 8000708:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800070c:	e002      	b.n	8000714 <__addsf3>
 800070e:	bf00      	nop

08000710 <__aeabi_fsub>:
 8000710:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000714 <__addsf3>:
 8000714:	0042      	lsls	r2, r0, #1
 8000716:	bf1f      	itttt	ne
 8000718:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800071c:	ea92 0f03 	teqne	r2, r3
 8000720:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000724:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000728:	d06a      	beq.n	8000800 <__addsf3+0xec>
 800072a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800072e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000732:	bfc1      	itttt	gt
 8000734:	18d2      	addgt	r2, r2, r3
 8000736:	4041      	eorgt	r1, r0
 8000738:	4048      	eorgt	r0, r1
 800073a:	4041      	eorgt	r1, r0
 800073c:	bfb8      	it	lt
 800073e:	425b      	neglt	r3, r3
 8000740:	2b19      	cmp	r3, #25
 8000742:	bf88      	it	hi
 8000744:	4770      	bxhi	lr
 8000746:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800074e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000752:	bf18      	it	ne
 8000754:	4240      	negne	r0, r0
 8000756:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800075a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800075e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000762:	bf18      	it	ne
 8000764:	4249      	negne	r1, r1
 8000766:	ea92 0f03 	teq	r2, r3
 800076a:	d03f      	beq.n	80007ec <__addsf3+0xd8>
 800076c:	f1a2 0201 	sub.w	r2, r2, #1
 8000770:	fa41 fc03 	asr.w	ip, r1, r3
 8000774:	eb10 000c 	adds.w	r0, r0, ip
 8000778:	f1c3 0320 	rsb	r3, r3, #32
 800077c:	fa01 f103 	lsl.w	r1, r1, r3
 8000780:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000784:	d502      	bpl.n	800078c <__addsf3+0x78>
 8000786:	4249      	negs	r1, r1
 8000788:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800078c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000790:	d313      	bcc.n	80007ba <__addsf3+0xa6>
 8000792:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000796:	d306      	bcc.n	80007a6 <__addsf3+0x92>
 8000798:	0840      	lsrs	r0, r0, #1
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	f102 0201 	add.w	r2, r2, #1
 80007a2:	2afe      	cmp	r2, #254	; 0xfe
 80007a4:	d251      	bcs.n	800084a <__addsf3+0x136>
 80007a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80007aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007ae:	bf08      	it	eq
 80007b0:	f020 0001 	biceq.w	r0, r0, #1
 80007b4:	ea40 0003 	orr.w	r0, r0, r3
 80007b8:	4770      	bx	lr
 80007ba:	0049      	lsls	r1, r1, #1
 80007bc:	eb40 0000 	adc.w	r0, r0, r0
 80007c0:	3a01      	subs	r2, #1
 80007c2:	bf28      	it	cs
 80007c4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80007c8:	d2ed      	bcs.n	80007a6 <__addsf3+0x92>
 80007ca:	fab0 fc80 	clz	ip, r0
 80007ce:	f1ac 0c08 	sub.w	ip, ip, #8
 80007d2:	ebb2 020c 	subs.w	r2, r2, ip
 80007d6:	fa00 f00c 	lsl.w	r0, r0, ip
 80007da:	bfaa      	itet	ge
 80007dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007e0:	4252      	neglt	r2, r2
 80007e2:	4318      	orrge	r0, r3
 80007e4:	bfbc      	itt	lt
 80007e6:	40d0      	lsrlt	r0, r2
 80007e8:	4318      	orrlt	r0, r3
 80007ea:	4770      	bx	lr
 80007ec:	f092 0f00 	teq	r2, #0
 80007f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007f4:	bf06      	itte	eq
 80007f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007fa:	3201      	addeq	r2, #1
 80007fc:	3b01      	subne	r3, #1
 80007fe:	e7b5      	b.n	800076c <__addsf3+0x58>
 8000800:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000804:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000808:	bf18      	it	ne
 800080a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800080e:	d021      	beq.n	8000854 <__addsf3+0x140>
 8000810:	ea92 0f03 	teq	r2, r3
 8000814:	d004      	beq.n	8000820 <__addsf3+0x10c>
 8000816:	f092 0f00 	teq	r2, #0
 800081a:	bf08      	it	eq
 800081c:	4608      	moveq	r0, r1
 800081e:	4770      	bx	lr
 8000820:	ea90 0f01 	teq	r0, r1
 8000824:	bf1c      	itt	ne
 8000826:	2000      	movne	r0, #0
 8000828:	4770      	bxne	lr
 800082a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800082e:	d104      	bne.n	800083a <__addsf3+0x126>
 8000830:	0040      	lsls	r0, r0, #1
 8000832:	bf28      	it	cs
 8000834:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000838:	4770      	bx	lr
 800083a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800083e:	bf3c      	itt	cc
 8000840:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000844:	4770      	bxcc	lr
 8000846:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800084a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800084e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000852:	4770      	bx	lr
 8000854:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000858:	bf16      	itet	ne
 800085a:	4608      	movne	r0, r1
 800085c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000860:	4601      	movne	r1, r0
 8000862:	0242      	lsls	r2, r0, #9
 8000864:	bf06      	itte	eq
 8000866:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800086a:	ea90 0f01 	teqeq	r0, r1
 800086e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000872:	4770      	bx	lr

08000874 <__aeabi_ui2f>:
 8000874:	f04f 0300 	mov.w	r3, #0
 8000878:	e004      	b.n	8000884 <__aeabi_i2f+0x8>
 800087a:	bf00      	nop

0800087c <__aeabi_i2f>:
 800087c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000880:	bf48      	it	mi
 8000882:	4240      	negmi	r0, r0
 8000884:	ea5f 0c00 	movs.w	ip, r0
 8000888:	bf08      	it	eq
 800088a:	4770      	bxeq	lr
 800088c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000890:	4601      	mov	r1, r0
 8000892:	f04f 0000 	mov.w	r0, #0
 8000896:	e01c      	b.n	80008d2 <__aeabi_l2f+0x2a>

08000898 <__aeabi_ul2f>:
 8000898:	ea50 0201 	orrs.w	r2, r0, r1
 800089c:	bf08      	it	eq
 800089e:	4770      	bxeq	lr
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	e00a      	b.n	80008bc <__aeabi_l2f+0x14>
 80008a6:	bf00      	nop

080008a8 <__aeabi_l2f>:
 80008a8:	ea50 0201 	orrs.w	r2, r0, r1
 80008ac:	bf08      	it	eq
 80008ae:	4770      	bxeq	lr
 80008b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80008b4:	d502      	bpl.n	80008bc <__aeabi_l2f+0x14>
 80008b6:	4240      	negs	r0, r0
 80008b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008bc:	ea5f 0c01 	movs.w	ip, r1
 80008c0:	bf02      	ittt	eq
 80008c2:	4684      	moveq	ip, r0
 80008c4:	4601      	moveq	r1, r0
 80008c6:	2000      	moveq	r0, #0
 80008c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80008cc:	bf08      	it	eq
 80008ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80008d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80008d6:	fabc f28c 	clz	r2, ip
 80008da:	3a08      	subs	r2, #8
 80008dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008e0:	db10      	blt.n	8000904 <__aeabi_l2f+0x5c>
 80008e2:	fa01 fc02 	lsl.w	ip, r1, r2
 80008e6:	4463      	add	r3, ip
 80008e8:	fa00 fc02 	lsl.w	ip, r0, r2
 80008ec:	f1c2 0220 	rsb	r2, r2, #32
 80008f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008f4:	fa20 f202 	lsr.w	r2, r0, r2
 80008f8:	eb43 0002 	adc.w	r0, r3, r2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f102 0220 	add.w	r2, r2, #32
 8000908:	fa01 fc02 	lsl.w	ip, r1, r2
 800090c:	f1c2 0220 	rsb	r2, r2, #32
 8000910:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000914:	fa21 f202 	lsr.w	r2, r1, r2
 8000918:	eb43 0002 	adc.w	r0, r3, r2
 800091c:	bf08      	it	eq
 800091e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000922:	4770      	bx	lr

08000924 <__aeabi_fmul>:
 8000924:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000928:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800092c:	bf1e      	ittt	ne
 800092e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000932:	ea92 0f0c 	teqne	r2, ip
 8000936:	ea93 0f0c 	teqne	r3, ip
 800093a:	d06f      	beq.n	8000a1c <__aeabi_fmul+0xf8>
 800093c:	441a      	add	r2, r3
 800093e:	ea80 0c01 	eor.w	ip, r0, r1
 8000942:	0240      	lsls	r0, r0, #9
 8000944:	bf18      	it	ne
 8000946:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800094a:	d01e      	beq.n	800098a <__aeabi_fmul+0x66>
 800094c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000950:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000954:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000958:	fba0 3101 	umull	r3, r1, r0, r1
 800095c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000960:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000964:	bf3e      	ittt	cc
 8000966:	0049      	lslcc	r1, r1, #1
 8000968:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800096c:	005b      	lslcc	r3, r3, #1
 800096e:	ea40 0001 	orr.w	r0, r0, r1
 8000972:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000976:	2afd      	cmp	r2, #253	; 0xfd
 8000978:	d81d      	bhi.n	80009b6 <__aeabi_fmul+0x92>
 800097a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800097e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000982:	bf08      	it	eq
 8000984:	f020 0001 	biceq.w	r0, r0, #1
 8000988:	4770      	bx	lr
 800098a:	f090 0f00 	teq	r0, #0
 800098e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000992:	bf08      	it	eq
 8000994:	0249      	lsleq	r1, r1, #9
 8000996:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800099a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800099e:	3a7f      	subs	r2, #127	; 0x7f
 80009a0:	bfc2      	ittt	gt
 80009a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80009a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009aa:	4770      	bxgt	lr
 80009ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009b0:	f04f 0300 	mov.w	r3, #0
 80009b4:	3a01      	subs	r2, #1
 80009b6:	dc5d      	bgt.n	8000a74 <__aeabi_fmul+0x150>
 80009b8:	f112 0f19 	cmn.w	r2, #25
 80009bc:	bfdc      	itt	le
 80009be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80009c2:	4770      	bxle	lr
 80009c4:	f1c2 0200 	rsb	r2, r2, #0
 80009c8:	0041      	lsls	r1, r0, #1
 80009ca:	fa21 f102 	lsr.w	r1, r1, r2
 80009ce:	f1c2 0220 	rsb	r2, r2, #32
 80009d2:	fa00 fc02 	lsl.w	ip, r0, r2
 80009d6:	ea5f 0031 	movs.w	r0, r1, rrx
 80009da:	f140 0000 	adc.w	r0, r0, #0
 80009de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80009e2:	bf08      	it	eq
 80009e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009e8:	4770      	bx	lr
 80009ea:	f092 0f00 	teq	r2, #0
 80009ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80009f2:	bf02      	ittt	eq
 80009f4:	0040      	lsleq	r0, r0, #1
 80009f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80009fa:	3a01      	subeq	r2, #1
 80009fc:	d0f9      	beq.n	80009f2 <__aeabi_fmul+0xce>
 80009fe:	ea40 000c 	orr.w	r0, r0, ip
 8000a02:	f093 0f00 	teq	r3, #0
 8000a06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a0a:	bf02      	ittt	eq
 8000a0c:	0049      	lsleq	r1, r1, #1
 8000a0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a12:	3b01      	subeq	r3, #1
 8000a14:	d0f9      	beq.n	8000a0a <__aeabi_fmul+0xe6>
 8000a16:	ea41 010c 	orr.w	r1, r1, ip
 8000a1a:	e78f      	b.n	800093c <__aeabi_fmul+0x18>
 8000a1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a20:	ea92 0f0c 	teq	r2, ip
 8000a24:	bf18      	it	ne
 8000a26:	ea93 0f0c 	teqne	r3, ip
 8000a2a:	d00a      	beq.n	8000a42 <__aeabi_fmul+0x11e>
 8000a2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a30:	bf18      	it	ne
 8000a32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a36:	d1d8      	bne.n	80009ea <__aeabi_fmul+0xc6>
 8000a38:	ea80 0001 	eor.w	r0, r0, r1
 8000a3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a40:	4770      	bx	lr
 8000a42:	f090 0f00 	teq	r0, #0
 8000a46:	bf17      	itett	ne
 8000a48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000a4c:	4608      	moveq	r0, r1
 8000a4e:	f091 0f00 	teqne	r1, #0
 8000a52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000a56:	d014      	beq.n	8000a82 <__aeabi_fmul+0x15e>
 8000a58:	ea92 0f0c 	teq	r2, ip
 8000a5c:	d101      	bne.n	8000a62 <__aeabi_fmul+0x13e>
 8000a5e:	0242      	lsls	r2, r0, #9
 8000a60:	d10f      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a62:	ea93 0f0c 	teq	r3, ip
 8000a66:	d103      	bne.n	8000a70 <__aeabi_fmul+0x14c>
 8000a68:	024b      	lsls	r3, r1, #9
 8000a6a:	bf18      	it	ne
 8000a6c:	4608      	movne	r0, r1
 8000a6e:	d108      	bne.n	8000a82 <__aeabi_fmul+0x15e>
 8000a70:	ea80 0001 	eor.w	r0, r0, r1
 8000a74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a80:	4770      	bx	lr
 8000a82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_fdiv>:
 8000a8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a94:	bf1e      	ittt	ne
 8000a96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000a9a:	ea92 0f0c 	teqne	r2, ip
 8000a9e:	ea93 0f0c 	teqne	r3, ip
 8000aa2:	d069      	beq.n	8000b78 <__aeabi_fdiv+0xec>
 8000aa4:	eba2 0203 	sub.w	r2, r2, r3
 8000aa8:	ea80 0c01 	eor.w	ip, r0, r1
 8000aac:	0249      	lsls	r1, r1, #9
 8000aae:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ab2:	d037      	beq.n	8000b24 <__aeabi_fdiv+0x98>
 8000ab4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ab8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000abc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ac0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ac4:	428b      	cmp	r3, r1
 8000ac6:	bf38      	it	cc
 8000ac8:	005b      	lslcc	r3, r3, #1
 8000aca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ace:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ad2:	428b      	cmp	r3, r1
 8000ad4:	bf24      	itt	cs
 8000ad6:	1a5b      	subcs	r3, r3, r1
 8000ad8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000adc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ae0:	bf24      	itt	cs
 8000ae2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ae6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000aea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000aee:	bf24      	itt	cs
 8000af0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000afc:	bf24      	itt	cs
 8000afe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b06:	011b      	lsls	r3, r3, #4
 8000b08:	bf18      	it	ne
 8000b0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b0e:	d1e0      	bne.n	8000ad2 <__aeabi_fdiv+0x46>
 8000b10:	2afd      	cmp	r2, #253	; 0xfd
 8000b12:	f63f af50 	bhi.w	80009b6 <__aeabi_fmul+0x92>
 8000b16:	428b      	cmp	r3, r1
 8000b18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b1c:	bf08      	it	eq
 8000b1e:	f020 0001 	biceq.w	r0, r0, #1
 8000b22:	4770      	bx	lr
 8000b24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b2c:	327f      	adds	r2, #127	; 0x7f
 8000b2e:	bfc2      	ittt	gt
 8000b30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b38:	4770      	bxgt	lr
 8000b3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3e:	f04f 0300 	mov.w	r3, #0
 8000b42:	3a01      	subs	r2, #1
 8000b44:	e737      	b.n	80009b6 <__aeabi_fmul+0x92>
 8000b46:	f092 0f00 	teq	r2, #0
 8000b4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b4e:	bf02      	ittt	eq
 8000b50:	0040      	lsleq	r0, r0, #1
 8000b52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b56:	3a01      	subeq	r2, #1
 8000b58:	d0f9      	beq.n	8000b4e <__aeabi_fdiv+0xc2>
 8000b5a:	ea40 000c 	orr.w	r0, r0, ip
 8000b5e:	f093 0f00 	teq	r3, #0
 8000b62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b66:	bf02      	ittt	eq
 8000b68:	0049      	lsleq	r1, r1, #1
 8000b6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b6e:	3b01      	subeq	r3, #1
 8000b70:	d0f9      	beq.n	8000b66 <__aeabi_fdiv+0xda>
 8000b72:	ea41 010c 	orr.w	r1, r1, ip
 8000b76:	e795      	b.n	8000aa4 <__aeabi_fdiv+0x18>
 8000b78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b7c:	ea92 0f0c 	teq	r2, ip
 8000b80:	d108      	bne.n	8000b94 <__aeabi_fdiv+0x108>
 8000b82:	0242      	lsls	r2, r0, #9
 8000b84:	f47f af7d 	bne.w	8000a82 <__aeabi_fmul+0x15e>
 8000b88:	ea93 0f0c 	teq	r3, ip
 8000b8c:	f47f af70 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000b90:	4608      	mov	r0, r1
 8000b92:	e776      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000b94:	ea93 0f0c 	teq	r3, ip
 8000b98:	d104      	bne.n	8000ba4 <__aeabi_fdiv+0x118>
 8000b9a:	024b      	lsls	r3, r1, #9
 8000b9c:	f43f af4c 	beq.w	8000a38 <__aeabi_fmul+0x114>
 8000ba0:	4608      	mov	r0, r1
 8000ba2:	e76e      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000ba4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ba8:	bf18      	it	ne
 8000baa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000bae:	d1ca      	bne.n	8000b46 <__aeabi_fdiv+0xba>
 8000bb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000bb4:	f47f af5c 	bne.w	8000a70 <__aeabi_fmul+0x14c>
 8000bb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000bbc:	f47f af3c 	bne.w	8000a38 <__aeabi_fmul+0x114>
 8000bc0:	e75f      	b.n	8000a82 <__aeabi_fmul+0x15e>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_f2iz>:
 8000bc4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000bc8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000bcc:	d30f      	bcc.n	8000bee <__aeabi_f2iz+0x2a>
 8000bce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bd2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bd6:	d90d      	bls.n	8000bf4 <__aeabi_f2iz+0x30>
 8000bd8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bdc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be4:	fa23 f002 	lsr.w	r0, r3, r2
 8000be8:	bf18      	it	ne
 8000bea:	4240      	negne	r0, r0
 8000bec:	4770      	bx	lr
 8000bee:	f04f 0000 	mov.w	r0, #0
 8000bf2:	4770      	bx	lr
 8000bf4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000bf8:	d101      	bne.n	8000bfe <__aeabi_f2iz+0x3a>
 8000bfa:	0242      	lsls	r2, r0, #9
 8000bfc:	d105      	bne.n	8000c0a <__aeabi_f2iz+0x46>
 8000bfe:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000c02:	bf08      	it	eq
 8000c04:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0000 	mov.w	r0, #0
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_f2uiz>:
 8000c10:	0042      	lsls	r2, r0, #1
 8000c12:	d20e      	bcs.n	8000c32 <__aeabi_f2uiz+0x22>
 8000c14:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000c18:	d30b      	bcc.n	8000c32 <__aeabi_f2uiz+0x22>
 8000c1a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000c1e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c22:	d409      	bmi.n	8000c38 <__aeabi_f2uiz+0x28>
 8000c24:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c2c:	fa23 f002 	lsr.w	r0, r3, r2
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr
 8000c38:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000c3c:	d101      	bne.n	8000c42 <__aeabi_f2uiz+0x32>
 8000c3e:	0242      	lsls	r2, r0, #9
 8000c40:	d102      	bne.n	8000c48 <__aeabi_f2uiz+0x38>
 8000c42:	f04f 30ff 	mov.w	r0, #4294967295
 8000c46:	4770      	bx	lr
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_uldivmod>:
 8000c50:	b953      	cbnz	r3, 8000c68 <__aeabi_uldivmod+0x18>
 8000c52:	b94a      	cbnz	r2, 8000c68 <__aeabi_uldivmod+0x18>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	bf08      	it	eq
 8000c58:	2800      	cmpeq	r0, #0
 8000c5a:	bf1c      	itt	ne
 8000c5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c60:	f04f 30ff 	movne.w	r0, #4294967295
 8000c64:	f000 b974 	b.w	8000f50 <__aeabi_idiv0>
 8000c68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c70:	f000 f806 	bl	8000c80 <__udivmoddi4>
 8000c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7c:	b004      	add	sp, #16
 8000c7e:	4770      	bx	lr

08000c80 <__udivmoddi4>:
 8000c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c84:	9e08      	ldr	r6, [sp, #32]
 8000c86:	460d      	mov	r5, r1
 8000c88:	4604      	mov	r4, r0
 8000c8a:	4688      	mov	r8, r1
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d14d      	bne.n	8000d2c <__udivmoddi4+0xac>
 8000c90:	428a      	cmp	r2, r1
 8000c92:	4694      	mov	ip, r2
 8000c94:	d968      	bls.n	8000d68 <__udivmoddi4+0xe8>
 8000c96:	fab2 f282 	clz	r2, r2
 8000c9a:	b152      	cbz	r2, 8000cb2 <__udivmoddi4+0x32>
 8000c9c:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca0:	f1c2 0120 	rsb	r1, r2, #32
 8000ca4:	fa20 f101 	lsr.w	r1, r0, r1
 8000ca8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cac:	ea41 0803 	orr.w	r8, r1, r3
 8000cb0:	4094      	lsls	r4, r2
 8000cb2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000cb6:	0c21      	lsrs	r1, r4, #16
 8000cb8:	fbb8 fef5 	udiv	lr, r8, r5
 8000cbc:	fa1f f78c 	uxth.w	r7, ip
 8000cc0:	fb05 831e 	mls	r3, r5, lr, r8
 8000cc4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cc8:	fb0e f107 	mul.w	r1, lr, r7
 8000ccc:	4299      	cmp	r1, r3
 8000cce:	d90b      	bls.n	8000ce8 <__udivmoddi4+0x68>
 8000cd0:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd4:	f10e 30ff 	add.w	r0, lr, #4294967295
 8000cd8:	f080 811e 	bcs.w	8000f18 <__udivmoddi4+0x298>
 8000cdc:	4299      	cmp	r1, r3
 8000cde:	f240 811b 	bls.w	8000f18 <__udivmoddi4+0x298>
 8000ce2:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ce6:	4463      	add	r3, ip
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f5 	udiv	r0, r3, r5
 8000cf0:	fb05 3310 	mls	r3, r5, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 f707 	mul.w	r7, r0, r7
 8000cfc:	42a7      	cmp	r7, r4
 8000cfe:	d90a      	bls.n	8000d16 <__udivmoddi4+0x96>
 8000d00:	eb1c 0404 	adds.w	r4, ip, r4
 8000d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d08:	f080 8108 	bcs.w	8000f1c <__udivmoddi4+0x29c>
 8000d0c:	42a7      	cmp	r7, r4
 8000d0e:	f240 8105 	bls.w	8000f1c <__udivmoddi4+0x29c>
 8000d12:	4464      	add	r4, ip
 8000d14:	3802      	subs	r0, #2
 8000d16:	1be4      	subs	r4, r4, r7
 8000d18:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa8>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d908      	bls.n	8000d42 <__udivmoddi4+0xc2>
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	f000 80ee 	beq.w	8000f12 <__udivmoddi4+0x292>
 8000d36:	2100      	movs	r1, #0
 8000d38:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d14a      	bne.n	8000de0 <__udivmoddi4+0x160>
 8000d4a:	42ab      	cmp	r3, r5
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xd4>
 8000d4e:	4282      	cmp	r2, r0
 8000d50:	f200 80f9 	bhi.w	8000f46 <__udivmoddi4+0x2c6>
 8000d54:	1a84      	subs	r4, r0, r2
 8000d56:	eb65 0303 	sbc.w	r3, r5, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	4698      	mov	r8, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d0e2      	beq.n	8000d28 <__udivmoddi4+0xa8>
 8000d62:	e9c6 4800 	strd	r4, r8, [r6]
 8000d66:	e7df      	b.n	8000d28 <__udivmoddi4+0xa8>
 8000d68:	b902      	cbnz	r2, 8000d6c <__udivmoddi4+0xec>
 8000d6a:	deff      	udf	#255	; 0xff
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	f040 8091 	bne.w	8000e98 <__udivmoddi4+0x218>
 8000d76:	eba1 050c 	sub.w	r5, r1, ip
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb5 f3f7 	udiv	r3, r5, r7
 8000d88:	fb07 5013 	mls	r0, r7, r3, r5
 8000d8c:	0c25      	lsrs	r5, r4, #16
 8000d8e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d92:	fb0e f003 	mul.w	r0, lr, r3
 8000d96:	42a8      	cmp	r0, r5
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x12c>
 8000d9a:	eb1c 0505 	adds.w	r5, ip, r5
 8000d9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x12a>
 8000da4:	42a8      	cmp	r0, r5
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2c0>
 8000daa:	4643      	mov	r3, r8
 8000dac:	1a2d      	subs	r5, r5, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb5 f0f7 	udiv	r0, r5, r7
 8000db4:	fb07 5510 	mls	r5, r7, r0, r5
 8000db8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x156>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x154>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2ca>
 8000dd4:	4628      	mov	r0, r5
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dde:	e79e      	b.n	8000d1e <__udivmoddi4+0x9e>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa20 f407 	lsr.w	r4, r0, r7
 8000df2:	fa05 f301 	lsl.w	r3, r5, r1
 8000df6:	431c      	orrs	r4, r3
 8000df8:	40fd      	lsrs	r5, r7
 8000dfa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfe:	fa00 f301 	lsl.w	r3, r0, r1
 8000e02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e06:	0c20      	lsrs	r0, r4, #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fb09 5518 	mls	r5, r9, r8, r5
 8000e10:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000e14:	fb08 f00e 	mul.w	r0, r8, lr
 8000e18:	42a8      	cmp	r0, r5
 8000e1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b8>
 8000e20:	eb1c 0505 	adds.w	r5, ip, r5
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2bc>
 8000e2c:	42a8      	cmp	r0, r5
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2bc>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4465      	add	r5, ip
 8000e38:	1a2d      	subs	r5, r5, r0
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000e40:	fb09 5510 	mls	r5, r9, r0, r5
 8000e44:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e4c:	45ae      	cmp	lr, r5
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1e2>
 8000e50:	eb1c 0505 	adds.w	r5, ip, r5
 8000e54:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2b4>
 8000e5a:	45ae      	cmp	lr, r5
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2b4>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4465      	add	r5, ip
 8000e62:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e66:	fba0 9402 	umull	r9, r4, r0, r2
 8000e6a:	eba5 050e 	sub.w	r5, r5, lr
 8000e6e:	42a5      	cmp	r5, r4
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46a6      	mov	lr, r4
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x2a4>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x2a0>
 8000e78:	b15e      	cbz	r6, 8000e92 <__udivmoddi4+0x212>
 8000e7a:	ebb3 0208 	subs.w	r2, r3, r8
 8000e7e:	eb65 050e 	sbc.w	r5, r5, lr
 8000e82:	fa05 f707 	lsl.w	r7, r5, r7
 8000e86:	fa22 f301 	lsr.w	r3, r2, r1
 8000e8a:	40cd      	lsrs	r5, r1
 8000e8c:	431f      	orrs	r7, r3
 8000e8e:	e9c6 7500 	strd	r7, r5, [r6]
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f103 	lsr.w	r1, r0, r3
 8000ea0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea4:	fa25 f303 	lsr.w	r3, r5, r3
 8000ea8:	4095      	lsls	r5, r2
 8000eaa:	430d      	orrs	r5, r1
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb3 f1f7 	udiv	r1, r3, r7
 8000eb8:	fb07 3011 	mls	r0, r7, r1, r3
 8000ebc:	0c2b      	lsrs	r3, r5, #16
 8000ebe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000ec2:	fb01 f00e 	mul.w	r0, r1, lr
 8000ec6:	4298      	cmp	r0, r3
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x260>
 8000ece:	eb1c 0303 	adds.w	r3, ip, r3
 8000ed2:	f101 38ff 	add.w	r8, r1, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b8>
 8000ed8:	4298      	cmp	r0, r3
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b8>
 8000edc:	3902      	subs	r1, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	1a1b      	subs	r3, r3, r0
 8000ee2:	b2ad      	uxth	r5, r5
 8000ee4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ee8:	fb07 3310 	mls	r3, r7, r0, r3
 8000eec:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ef0:	fb00 f30e 	mul.w	r3, r0, lr
 8000ef4:	42ab      	cmp	r3, r5
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x28a>
 8000ef8:	eb1c 0505 	adds.w	r5, ip, r5
 8000efc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2b0>
 8000f02:	42ab      	cmp	r3, r5
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2b0>
 8000f06:	3802      	subs	r0, #2
 8000f08:	4465      	add	r5, ip
 8000f0a:	1aed      	subs	r5, r5, r3
 8000f0c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0x104>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e707      	b.n	8000d28 <__udivmoddi4+0xa8>
 8000f18:	4686      	mov	lr, r0
 8000f1a:	e6e5      	b.n	8000ce8 <__udivmoddi4+0x68>
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	e6fa      	b.n	8000d16 <__udivmoddi4+0x96>
 8000f20:	454b      	cmp	r3, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f8>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f8>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x28a>
 8000f34:	4620      	mov	r0, r4
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1e2>
 8000f38:	4641      	mov	r1, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x260>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b8>
 8000f40:	3b02      	subs	r3, #2
 8000f42:	4465      	add	r5, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x12c>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e709      	b.n	8000d5e <__udivmoddi4+0xde>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x156>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000f6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4013      	ands	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f78:	68fb      	ldr	r3, [r7, #12]
}
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	43db      	mvns	r3, r3
 8000f96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	660b      	str	r3, [r1, #96]	; 0x60
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr

08000fa8 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000fac:	4b23      	ldr	r3, [pc, #140]	; (800103c <MX_ADC_Init+0x94>)
 8000fae:	4a24      	ldr	r2, [pc, #144]	; (8001040 <MX_ADC_Init+0x98>)
 8000fb0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fb2:	4b22      	ldr	r3, [pc, #136]	; (800103c <MX_ADC_Init+0x94>)
 8000fb4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000fb8:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000fba:	4b20      	ldr	r3, [pc, #128]	; (800103c <MX_ADC_Init+0x94>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	; (800103c <MX_ADC_Init+0x94>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	; (800103c <MX_ADC_Init+0x94>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	; (800103c <MX_ADC_Init+0x94>)
 8000fce:	2204      	movs	r2, #4
 8000fd0:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	; (800103c <MX_ADC_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000fd8:	4b18      	ldr	r3, [pc, #96]	; (800103c <MX_ADC_Init+0x94>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <MX_ADC_Init+0x94>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000fe4:	4b15      	ldr	r3, [pc, #84]	; (800103c <MX_ADC_Init+0x94>)
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000fea:	4b14      	ldr	r3, [pc, #80]	; (800103c <MX_ADC_Init+0x94>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ff2:	4b12      	ldr	r3, [pc, #72]	; (800103c <MX_ADC_Init+0x94>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ff8:	4b10      	ldr	r3, [pc, #64]	; (800103c <MX_ADC_Init+0x94>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	; (800103c <MX_ADC_Init+0x94>)
 8001000:	2200      	movs	r2, #0
 8001002:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001006:	4b0d      	ldr	r3, [pc, #52]	; (800103c <MX_ADC_Init+0x94>)
 8001008:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800100c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800100e:	4b0b      	ldr	r3, [pc, #44]	; (800103c <MX_ADC_Init+0x94>)
 8001010:	2207      	movs	r2, #7
 8001012:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001014:	4b09      	ldr	r3, [pc, #36]	; (800103c <MX_ADC_Init+0x94>)
 8001016:	2207      	movs	r2, #7
 8001018:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800101a:	4b08      	ldr	r3, [pc, #32]	; (800103c <MX_ADC_Init+0x94>)
 800101c:	2200      	movs	r2, #0
 800101e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <MX_ADC_Init+0x94>)
 8001024:	2200      	movs	r2, #0
 8001026:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001028:	4804      	ldr	r0, [pc, #16]	; (800103c <MX_ADC_Init+0x94>)
 800102a:	f001 ff8d 	bl	8002f48 <HAL_ADC_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001034:	f000 fb9e 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001038:	bf00      	nop
 800103a:	bd80      	pop	{r7, pc}
 800103c:	200001d0 	.word	0x200001d0
 8001040:	40012400 	.word	0x40012400

08001044 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a05      	ldr	r2, [pc, #20]	; (8001068 <HAL_ADC_MspInit+0x24>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d103      	bne.n	800105e <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001056:	f44f 7000 	mov.w	r0, #512	; 0x200
 800105a:	f7ff ff7b 	bl	8000f54 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40012400 	.word	0x40012400

0800106c <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a05      	ldr	r2, [pc, #20]	; (8001090 <HAL_ADC_MspDeInit+0x24>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d103      	bne.n	8001086 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800107e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001082:	f7ff ff7f 	bl	8000f84 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40012400 	.word	0x40012400

08001094 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001098:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <SYS_InitMeasurement+0x14>)
 800109a:	4a04      	ldr	r2, [pc, #16]	; (80010ac <SYS_InitMeasurement+0x18>)
 800109c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200001d0 	.word	0x200001d0
 80010ac:	40012400 	.word	0x40012400

080010b0 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80010be:	4813      	ldr	r0, [pc, #76]	; (800110c <SYS_GetBatteryLevel+0x5c>)
 80010c0:	f000 f82a 	bl	8001118 <ADC_ReadChannels>
 80010c4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	80fb      	strh	r3, [r7, #6]
 80010d0:	e016      	b.n	8001100 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80010d2:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <SYS_GetBatteryLevel+0x60>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010da:	4293      	cmp	r3, r2
 80010dc:	d00b      	beq.n	80010f6 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80010de:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <SYS_GetBatteryLevel+0x60>)
 80010e0:	881b      	ldrh	r3, [r3, #0]
 80010e2:	461a      	mov	r2, r3
 80010e4:	f640 43e4 	movw	r3, #3300	; 0xce4
 80010e8:	fb03 f202 	mul.w	r2, r3, r2
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f2:	80fb      	strh	r3, [r7, #6]
 80010f4:	e004      	b.n	8001100 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80010f6:	4a07      	ldr	r2, [pc, #28]	; (8001114 <SYS_GetBatteryLevel+0x64>)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80010fe:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001100:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	b4002000 	.word	0xb4002000
 8001110:	1fff75aa 	.word	0x1fff75aa
 8001114:	004c08d8 	.word	0x004c08d8

08001118 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001124:	f107 0308 	add.w	r3, r7, #8
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001130:	f7ff ff3a 	bl	8000fa8 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001136:	f002 fd36 	bl	8003ba6 <HAL_ADCEx_Calibration_Start>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001140:	f000 fb18 	bl	8001774 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	4619      	mov	r1, r3
 8001156:	4812      	ldr	r0, [pc, #72]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001158:	f002 fa42 	bl	80035e0 <HAL_ADC_ConfigChannel>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001162:	f000 fb07 	bl	8001774 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001166:	480e      	ldr	r0, [pc, #56]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001168:	f002 f91e 	bl	80033a8 <HAL_ADC_Start>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001172:	f000 faff 	bl	8001774 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001176:	f04f 31ff 	mov.w	r1, #4294967295
 800117a:	4809      	ldr	r0, [pc, #36]	; (80011a0 <ADC_ReadChannels+0x88>)
 800117c:	f002 f98c 	bl	8003498 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001180:	4807      	ldr	r0, [pc, #28]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001182:	f002 f957 	bl	8003434 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001186:	4806      	ldr	r0, [pc, #24]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001188:	f002 fa1d 	bl	80035c6 <HAL_ADC_GetValue>
 800118c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800118e:	4804      	ldr	r0, [pc, #16]	; (80011a0 <ADC_ReadChannels+0x88>)
 8001190:	f002 f88e 	bl	80032b0 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001194:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200001d0 	.word	0x200001d0

080011a4 <LL_AHB1_GRP1_EnableClock>:
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80011ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80011b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80011bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4013      	ands	r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011c8:	68fb      	ldr	r3, [r7, #12]
}
 80011ca:	bf00      	nop
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011d8:	2004      	movs	r0, #4
 80011da:	f7ff ffe3 	bl	80011a4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011de:	2001      	movs	r0, #1
 80011e0:	f7ff ffe0 	bl	80011a4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2102      	movs	r1, #2
 80011e8:	200b      	movs	r0, #11
 80011ea:	f002 fe82 	bl	8003ef2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011ee:	200b      	movs	r0, #11
 80011f0:	f002 fe99 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011f4:	2200      	movs	r2, #0
 80011f6:	2100      	movs	r1, #0
 80011f8:	200c      	movs	r0, #12
 80011fa:	f002 fe7a 	bl	8003ef2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011fe:	200c      	movs	r0, #12
 8001200:	f002 fe91 	bl	8003f26 <HAL_NVIC_EnableIRQ>

}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}

08001208 <LL_FLASH_IsActiveFlag_OperationSuspended>:
  * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
#if defined(CORE_CM0PLUS)
  return ((READ_BIT(FLASH->C2SR, FLASH_C2SR_PESD) == (FLASH_C2SR_PESD)) ? 1UL : 0UL);
#else
  return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <LL_FLASH_IsActiveFlag_OperationSuspended+0x20>)
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001214:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001218:	d101      	bne.n	800121e <LL_FLASH_IsActiveFlag_OperationSuspended+0x16>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <LL_FLASH_IsActiveFlag_OperationSuspended+0x18>
 800121e:	2300      	movs	r3, #0
#endif
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	bc80      	pop	{r7}
 8001226:	4770      	bx	lr
 8001228:	58004000 	.word	0x58004000

0800122c <FLASH_IF_Write>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t FLASH_IF_Write(uint32_t address, uint8_t *data, uint32_t size, uint8_t *dataTempPage)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b08c      	sub	sp, #48	; 0x30
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
 8001238:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  int32_t status = FLASH_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t page_start_index = PAGE(address);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
 8001244:	4b56      	ldr	r3, [pc, #344]	; (80013a0 <FLASH_IF_Write+0x174>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	0299      	lsls	r1, r3, #10
 800124a:	4b56      	ldr	r3, [pc, #344]	; (80013a4 <FLASH_IF_Write+0x178>)
 800124c:	400b      	ands	r3, r1
 800124e:	fbb2 f1f3 	udiv	r1, r2, r3
 8001252:	fb01 f303 	mul.w	r3, r1, r3
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	0adb      	lsrs	r3, r3, #11
 800125a:	61bb      	str	r3, [r7, #24]
  uint32_t page_end_index = PAGE(address + size - 1);
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4413      	add	r3, r2
 8001262:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001266:	3b01      	subs	r3, #1
 8001268:	4a4d      	ldr	r2, [pc, #308]	; (80013a0 <FLASH_IF_Write+0x174>)
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	0291      	lsls	r1, r2, #10
 800126e:	4a4d      	ldr	r2, [pc, #308]	; (80013a4 <FLASH_IF_Write+0x178>)
 8001270:	400a      	ands	r2, r1
 8001272:	fbb3 f1f2 	udiv	r1, r3, r2
 8001276:	fb01 f202 	mul.w	r2, r1, r2
 800127a:	1a9b      	subs	r3, r3, r2
 800127c:	0adb      	lsrs	r3, r3, #11
 800127e:	617b      	str	r3, [r7, #20]
  uint32_t curr_size = size;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t curr_dest_addr = address;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t curr_src_addr = (uint32_t)data;
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	623b      	str	r3, [r7, #32]

  if ((data == NULL) || ((size % sizeof(uint64_t)) != 0) || ((address % sizeof(uint64_t)) != 0))
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d009      	beq.n	80012a6 <FLASH_IF_Write+0x7a>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f003 0307 	and.w	r3, r3, #7
 8001298:	2b00      	cmp	r3, #0
 800129a:	d104      	bne.n	80012a6 <FLASH_IF_Write+0x7a>
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <FLASH_IF_Write+0x80>
  {
    return FLASH_PARAM_ERROR;
 80012a6:	f06f 0304 	mvn.w	r3, #4
 80012aa:	e074      	b.n	8001396 <FLASH_IF_Write+0x16a>
  }

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80012ac:	4b3e      	ldr	r3, [pc, #248]	; (80013a8 <FLASH_IF_Write+0x17c>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	da02      	bge.n	80012ba <FLASH_IF_Write+0x8e>
  {
    return FLASH_LOCK_ERROR;
 80012b4:	f06f 0303 	mvn.w	r3, #3
 80012b8:	e06d      	b.n	8001396 <FLASH_IF_Write+0x16a>
  }

  if (page_start_index != page_end_index)
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d005      	beq.n	80012ce <FLASH_IF_Write+0xa2>
  {
    curr_size = FLASH_PAGE_SIZE - (address % FLASH_PAGE_SIZE);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012c8:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80012cc:	62bb      	str	r3, [r7, #40]	; 0x28
  }

  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	61fb      	str	r3, [r7, #28]
 80012d2:	e05b      	b.n	800138c <FLASH_IF_Write+0x160>
  {
    if (FLASH_IF_IsEmpty((uint8_t *)curr_dest_addr, curr_size) != FLASH_EMPTY)
 80012d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 f8f8 	bl	80014ce <FLASH_IF_IsEmpty>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d037      	beq.n	8001354 <FLASH_IF_Write+0x128>
    {
      if (dataTempPage == NULL)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d102      	bne.n	80012f0 <FLASH_IF_Write+0xc4>
      {
        return FLASH_PARAM_ERROR;
 80012ea:	f06f 0304 	mvn.w	r3, #4
 80012ee:	e052      	b.n	8001396 <FLASH_IF_Write+0x16a>
      }
      /* backup initial Flash page data in RAM area */
      UTIL_MEM_cpy_8(dataTempPage, (uint8_t *)(idx * FLASH_PAGE_SIZE + FLASH_BASE), FLASH_PAGE_SIZE);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80012f6:	02db      	lsls	r3, r3, #11
 80012f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012fc:	4619      	mov	r1, r3
 80012fe:	6838      	ldr	r0, [r7, #0]
 8001300:	f01a ff38 	bl	801c174 <UTIL_MEM_cpy_8>
      /* copy fragment into RAM area */
      UTIL_MEM_cpy_8(&dataTempPage[((uint32_t)curr_dest_addr) % FLASH_PAGE_SIZE], (uint8_t *)curr_src_addr, curr_size);
 8001304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001306:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800130a:	683a      	ldr	r2, [r7, #0]
 800130c:	4413      	add	r3, r2
 800130e:	6a39      	ldr	r1, [r7, #32]
 8001310:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001312:	b292      	uxth	r2, r2
 8001314:	4618      	mov	r0, r3
 8001316:	f01a ff2d 	bl	801c174 <UTIL_MEM_cpy_8>

      /*  erase the Flash sector, to avoid writing twice in RAM */
      if (FLASH_IF_EraseByPages(idx, 1, 0) != FLASH_OK)
 800131a:	2200      	movs	r2, #0
 800131c:	2101      	movs	r1, #1
 800131e:	69f8      	ldr	r0, [r7, #28]
 8001320:	f000 f865 	bl	80013ee <FLASH_IF_EraseByPages>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <FLASH_IF_Write+0x106>
      {
        status = FLASH_ERASE_ERROR;
 800132a:	f06f 0301 	mvn.w	r3, #1
 800132e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break; /* exit for loop */
 8001330:	e030      	b.n	8001394 <FLASH_IF_Write+0x168>
      }
      else
      {
        /* copy the whole flash sector including fragment from RAM to Flash*/
        if (FLASH_IF_Write_Buffer(idx * FLASH_PAGE_SIZE + FLASH_BASE, dataTempPage, FLASH_PAGE_SIZE) != FLASH_OK)
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001338:	02db      	lsls	r3, r3, #11
 800133a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800133e:	6839      	ldr	r1, [r7, #0]
 8001340:	4618      	mov	r0, r3
 8001342:	f000 f88a 	bl	800145a <FLASH_IF_Write_Buffer>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d010      	beq.n	800136e <FLASH_IF_Write+0x142>
        {
          status = FLASH_WRITE_ERROR;
 800134c:	f06f 0302 	mvn.w	r3, #2
 8001350:	62fb      	str	r3, [r7, #44]	; 0x2c
          break; /* exit for loop */
 8001352:	e01f      	b.n	8001394 <FLASH_IF_Write+0x168>
        }
      }
    }
    else
    {
      if (FLASH_IF_Write_Buffer(curr_dest_addr, (uint8_t *)curr_src_addr, curr_size) != FLASH_OK)
 8001354:	6a3b      	ldr	r3, [r7, #32]
 8001356:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001358:	4619      	mov	r1, r3
 800135a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800135c:	f000 f87d 	bl	800145a <FLASH_IF_Write_Buffer>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <FLASH_IF_Write+0x142>
      {
        status = FLASH_WRITE_ERROR;
 8001366:	f06f 0302 	mvn.w	r3, #2
 800136a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break; /* exit for loop */
 800136c:	e012      	b.n	8001394 <FLASH_IF_Write+0x168>
      }
    }

    /* 2nd part of memory overlapped on 2nd flash sector */
    curr_dest_addr += curr_size;
 800136e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001372:	4413      	add	r3, r2
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
    curr_src_addr += curr_size;
 8001376:	6a3a      	ldr	r2, [r7, #32]
 8001378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800137a:	4413      	add	r3, r2
 800137c:	623b      	str	r3, [r7, #32]
    curr_size = size - curr_size;
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	62bb      	str	r3, [r7, #40]	; 0x28
  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	3301      	adds	r3, #1
 800138a:	61fb      	str	r3, [r7, #28]
 800138c:	69fa      	ldr	r2, [r7, #28]
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	429a      	cmp	r2, r3
 8001392:	d99f      	bls.n	80012d4 <FLASH_IF_Write+0xa8>
  }

  return status;
 8001394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
}
 8001396:	4618      	mov	r0, r3
 8001398:	3730      	adds	r7, #48	; 0x30
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	1fff75e0 	.word	0x1fff75e0
 80013a4:	03fffc00 	.word	0x03fffc00
 80013a8:	58004000 	.word	0x58004000

080013ac <FLASH_IF_Write64>:

int32_t FLASH_IF_Write64(uint32_t address, uint64_t data)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE BEGIN FLASH_IF_Write64_1 */

  /* USER CODE END FLASH_IF_Write64_1 */
  while (*(uint64_t *)address != data)
 80013b8:	e00b      	b.n	80013d2 <FLASH_IF_Write64+0x26>
  {
    while (LL_FLASH_IsActiveFlag_OperationSuspended());
 80013ba:	bf00      	nop
 80013bc:	f7ff ff24 	bl	8001208 <LL_FLASH_IsActiveFlag_OperationSuspended>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1fa      	bne.n	80013bc <FLASH_IF_Write64+0x10>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data);
 80013c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013ca:	68f9      	ldr	r1, [r7, #12]
 80013cc:	2001      	movs	r0, #1
 80013ce:	f003 f9b1 	bl	8004734 <HAL_FLASH_Program>
  while (*(uint64_t *)address != data)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013dc:	4299      	cmp	r1, r3
 80013de:	bf08      	it	eq
 80013e0:	4290      	cmpeq	r0, r2
 80013e2:	d1ea      	bne.n	80013ba <FLASH_IF_Write64+0xe>
  }

  return FLASH_OK;
 80013e4:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_Write64_2 */

  /* USER CODE END FLASH_IF_Write64_2 */
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <FLASH_IF_EraseByPages>:

int32_t FLASH_IF_EraseByPages(uint32_t page, uint16_t n, int32_t interrupt)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b08a      	sub	sp, #40	; 0x28
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	460b      	mov	r3, r1
 80013f8:	607a      	str	r2, [r7, #4]
 80013fa:	817b      	strh	r3, [r7, #10]
  /* USER CODE END FLASH_IF_EraseByPages_1 */
  HAL_StatusTypeDef hal_status;
  FLASH_EraseInitTypeDef erase_str;
  uint32_t page_error;

  erase_str.TypeErase = FLASH_TYPEERASE_PAGES;
 80013fc:	2302      	movs	r3, #2
 80013fe:	61bb      	str	r3, [r7, #24]
  erase_str.Page = page;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	61fb      	str	r3, [r7, #28]
  erase_str.NbPages = n;
 8001404:	897b      	ldrh	r3, [r7, #10]
 8001406:	623b      	str	r3, [r7, #32]

  /* Erase the Page */
  if (interrupt)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d008      	beq.n	8001420 <FLASH_IF_EraseByPages+0x32>
  {
    hal_status = HAL_FLASHEx_Erase_IT(&erase_str);
 800140e:	f107 0318 	add.w	r3, r7, #24
 8001412:	4618      	mov	r0, r3
 8001414:	f003 fb2c 	bl	8004a70 <HAL_FLASHEx_Erase_IT>
 8001418:	4603      	mov	r3, r0
 800141a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800141e:	e00a      	b.n	8001436 <FLASH_IF_EraseByPages+0x48>
  }
  else
  {
    hal_status = HAL_FLASHEx_Erase(&erase_str, &page_error);
 8001420:	f107 0214 	add.w	r2, r7, #20
 8001424:	f107 0318 	add.w	r3, r7, #24
 8001428:	4611      	mov	r1, r2
 800142a:	4618      	mov	r0, r3
 800142c:	f003 fac8 	bl	80049c0 <HAL_FLASHEx_Erase>
 8001430:	4603      	mov	r3, r0
 8001432:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ((hal_status == HAL_OK) ? FLASH_OK : ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERASE_ERROR));
 8001436:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800143a:	2b00      	cmp	r3, #0
 800143c:	d008      	beq.n	8001450 <FLASH_IF_EraseByPages+0x62>
 800143e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001442:	2b02      	cmp	r3, #2
 8001444:	d101      	bne.n	800144a <FLASH_IF_EraseByPages+0x5c>
 8001446:	2301      	movs	r3, #1
 8001448:	e003      	b.n	8001452 <FLASH_IF_EraseByPages+0x64>
 800144a:	f06f 0301 	mvn.w	r3, #1
 800144e:	e000      	b.n	8001452 <FLASH_IF_EraseByPages+0x64>
 8001450:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_EraseByPages_2 */

  /* USER CODE END FLASH_IF_EraseByPages_2 */
}
 8001452:	4618      	mov	r0, r3
 8001454:	3728      	adds	r7, #40	; 0x28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <FLASH_IF_Write_Buffer>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static int32_t FLASH_IF_Write_Buffer(uint32_t pDestination, uint8_t *pSource, uint32_t uLength)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b08a      	sub	sp, #40	; 0x28
 800145e:	af00      	add	r7, sp, #0
 8001460:	60f8      	str	r0, [r7, #12]
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_1 */

  /* USER CODE END FLASH_IF_Write_Buffer_1 */
  uint8_t *pSrc = pSource;
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
  uint64_t src_value;
  int32_t status = FLASH_OK;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]

  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	e020      	b.n	80014b6 <FLASH_IF_Write_Buffer+0x5c>
  {
    UTIL_MEM_cpy_8(&src_value, pSrc, sizeof(uint64_t));
 8001474:	f107 0310 	add.w	r3, r7, #16
 8001478:	2208      	movs	r2, #8
 800147a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800147c:	4618      	mov	r0, r3
 800147e:	f01a fe79 	bl	801c174 <UTIL_MEM_cpy_8>

    /* Avoid writing 0xFFFFFFFFFFFFFFFFLL on erased Flash */
    if (src_value != UINT64_MAX)
 8001482:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800148a:	bf08      	it	eq
 800148c:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001490:	d005      	beq.n	800149e <FLASH_IF_Write_Buffer+0x44>
    {
      status = FLASH_IF_Write64(pDestination, src_value);
 8001492:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f7ff ff88 	bl	80013ac <FLASH_IF_Write64>
 800149c:	6238      	str	r0, [r7, #32]
    }

    pDestination += sizeof(uint64_t);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3308      	adds	r3, #8
 80014a2:	60fb      	str	r3, [r7, #12]
    pSrc += sizeof(uint64_t);
 80014a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a6:	3308      	adds	r3, #8
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24

    if (status != FLASH_OK)
 80014aa:	6a3b      	ldr	r3, [r7, #32]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d108      	bne.n	80014c2 <FLASH_IF_Write_Buffer+0x68>
  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	3301      	adds	r3, #1
 80014b4:	61fb      	str	r3, [r7, #28]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	08db      	lsrs	r3, r3, #3
 80014ba:	69fa      	ldr	r2, [r7, #28]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d3d9      	bcc.n	8001474 <FLASH_IF_Write_Buffer+0x1a>
 80014c0:	e000      	b.n	80014c4 <FLASH_IF_Write_Buffer+0x6a>
    {
      /* exit the for loop*/
      break;
 80014c2:	bf00      	nop
    }
  }

  return status;
 80014c4:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_2 */

  /* USER CODE END FLASH_IF_Write_Buffer_2 */
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3728      	adds	r7, #40	; 0x28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <FLASH_IF_IsEmpty>:

static int32_t FLASH_IF_IsEmpty(uint8_t *addr, uint32_t size)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b085      	sub	sp, #20
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
  /* USER CODE END FLASH_IF_IsEmpty_1 */
  uint64_t *addr64;
  uint32_t i;

  /* start memory NOT 64bits aligned */
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 80014d8:	e00a      	b.n	80014f0 <FLASH_IF_IsEmpty+0x22>
  {
    if (*addr++ != UINT8_MAX)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	607a      	str	r2, [r7, #4]
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2bff      	cmp	r3, #255	; 0xff
 80014e4:	d001      	beq.n	80014ea <FLASH_IF_IsEmpty+0x1c>
    {
      return FLASH_NOT_EMPTY;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e039      	b.n	800155e <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	3b01      	subs	r3, #1
 80014ee:	603b      	str	r3, [r7, #0]
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1ef      	bne.n	80014da <FLASH_IF_IsEmpty+0xc>
  }

  /* addr64 is 64 bits aligned */
  addr64 = (uint64_t *)addr;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	e010      	b.n	8001526 <FLASH_IF_IsEmpty+0x58>
  {
    if (*addr64++ != UINT64_MAX)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f103 0208 	add.w	r2, r3, #8
 800150a:	60fa      	str	r2, [r7, #12]
 800150c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001514:	bf08      	it	eq
 8001516:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 800151a:	d001      	beq.n	8001520 <FLASH_IF_IsEmpty+0x52>
    {
      return FLASH_NOT_EMPTY;
 800151c:	2301      	movs	r3, #1
 800151e:	e01e      	b.n	800155e <FLASH_IF_IsEmpty+0x90>
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	3301      	adds	r3, #1
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	08db      	lsrs	r3, r3, #3
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	429a      	cmp	r2, r3
 800152e:	d3e9      	bcc.n	8001504 <FLASH_IF_IsEmpty+0x36>
    }
  }
  size -= sizeof(uint64_t) * i;
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	603b      	str	r3, [r7, #0]

  /* end memory NOT 64 bits aligned */
  addr = (uint8_t *)addr64;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	607b      	str	r3, [r7, #4]
  while (size != 0)
 800153e:	e00a      	b.n	8001556 <FLASH_IF_IsEmpty+0x88>
  {
    if (*addr++ != UINT8_MAX)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	1c5a      	adds	r2, r3, #1
 8001544:	607a      	str	r2, [r7, #4]
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2bff      	cmp	r3, #255	; 0xff
 800154a:	d001      	beq.n	8001550 <FLASH_IF_IsEmpty+0x82>
    {
      return FLASH_NOT_EMPTY;
 800154c:	2301      	movs	r3, #1
 800154e:	e006      	b.n	800155e <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	3b01      	subs	r3, #1
 8001554:	603b      	str	r3, [r7, #0]
  while (size != 0)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1f1      	bne.n	8001540 <FLASH_IF_IsEmpty+0x72>
  }
  return FLASH_EMPTY;
 800155c:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_IsEmpty_2 */

  /* USER CODE END FLASH_IF_IsEmpty_2 */
}
 800155e:	4618      	mov	r0, r3
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <LL_AHB2_GRP1_EnableClock>:
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001570:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001574:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001576:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4313      	orrs	r3, r2
 800157e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001580:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001584:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4013      	ands	r3, r2
 800158a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800158c:	68fb      	ldr	r3, [r7, #12]
}
 800158e:	bf00      	nop
 8001590:	3714      	adds	r7, #20
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr

08001598 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	2004      	movs	r0, #4
 80015ae:	f7ff ffdb 	bl	8001568 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b2:	2002      	movs	r0, #2
 80015b4:	f7ff ffd8 	bl	8001568 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b8:	2001      	movs	r0, #1
 80015ba:	f7ff ffd5 	bl	8001568 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DBG3_Pin|DBG4_Pin|DBG2_Pin, GPIO_PIN_RESET);
 80015be:	2200      	movs	r2, #0
 80015c0:	f44f 6183 	mov.w	r1, #1048	; 0x418
 80015c4:	4821      	ldr	r0, [pc, #132]	; (800164c <MX_GPIO_Init+0xb4>)
 80015c6:	f003 fd45 	bl	8005054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80015ca:	2201      	movs	r2, #1
 80015cc:	2120      	movs	r1, #32
 80015ce:	481f      	ldr	r0, [pc, #124]	; (800164c <MX_GPIO_Init+0xb4>)
 80015d0:	f003 fd40 	bl	8005054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 80015d4:	2200      	movs	r2, #0
 80015d6:	2121      	movs	r1, #33	; 0x21
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015dc:	f003 fd3a 	bl	8005054 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|DBG4_Pin|LED2_Pin|DBG2_Pin;
 80015e0:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80015e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e6:	2301      	movs	r3, #1
 80015e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ee:	2303      	movs	r3, #3
 80015f0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	4619      	mov	r1, r3
 80015f6:	4815      	ldr	r0, [pc, #84]	; (800164c <MX_GPIO_Init+0xb4>)
 80015f8:	f003 fafe 	bl	8004bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL2_Pin;
 80015fc:	2321      	movs	r3, #33	; 0x21
 80015fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001600:	2301      	movs	r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001608:	2303      	movs	r3, #3
 800160a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001614:	f003 faf0 	bl	8004bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001618:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800161c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800161e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001622:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001624:	2301      	movs	r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	4619      	mov	r1, r3
 800162c:	4807      	ldr	r0, [pc, #28]	; (800164c <MX_GPIO_Init+0xb4>)
 800162e:	f003 fae3 	bl	8004bf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2100      	movs	r1, #0
 8001636:	2029      	movs	r0, #41	; 0x29
 8001638:	f002 fc5b 	bl	8003ef2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800163c:	2029      	movs	r0, #41	; 0x29
 800163e:	f002 fc72 	bl	8003f26 <HAL_NVIC_EnableIRQ>

}
 8001642:	bf00      	nop
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	48000400 	.word	0x48000400

08001650 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001658:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800165c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001660:	f023 0218 	bic.w	r2, r3, #24
 8001664:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4313      	orrs	r3, r2
 800166c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
	...

0800167c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001682:	f001 fa8f 	bl	8002ba4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001686:	f000 f81b 	bl	80016c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800168a:	f7ff ff85 	bl	8001598 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 800168e:	f008 fec3 	bl	800a418 <MX_LoRaWAN_Init>
  /* USER CODE BEGIN 2 */
  //For the trying bellow
  uint8_t MSG[1] = {'\0'};
 8001692:	2300      	movs	r3, #0
 8001694:	713b      	strb	r3, [r7, #4]
  //uint8_t X = 0;
  extern IRDA_HandleTypeDef hirda1;

  //MX_USART2_UART_Init();
  MX_USART1_IRDA_Init();
 8001696:	f000 ff0b 	bl	80024b0 <MX_USART1_IRDA_Init>
  {
    /* USER CODE END WHILE */
    //MX_LoRaWAN_Process();

    //Trying to send a message on IrDA
    sprintf(MSG, "A");
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	4906      	ldr	r1, [pc, #24]	; (80016b8 <main+0x3c>)
 800169e:	4618      	mov	r0, r3
 80016a0:	f01b ff5a 	bl	801d558 <siprintf>
    HAL_IRDA_Transmit(&hirda1, MSG, sizeof(MSG), 100);
 80016a4:	1d39      	adds	r1, r7, #4
 80016a6:	2364      	movs	r3, #100	; 0x64
 80016a8:	2201      	movs	r2, #1
 80016aa:	4804      	ldr	r0, [pc, #16]	; (80016bc <main+0x40>)
 80016ac:	f003 fd63 	bl	8005176 <HAL_IRDA_Transmit>
    HAL_Delay(1);
 80016b0:	2001      	movs	r0, #1
 80016b2:	f000 fb73 	bl	8001d9c <HAL_Delay>
  {
 80016b6:	e7f0      	b.n	800169a <main+0x1e>
 80016b8:	0801df48 	.word	0x0801df48
 80016bc:	20000288 	.word	0x20000288

080016c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b09a      	sub	sp, #104	; 0x68
 80016c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c6:	f107 0320 	add.w	r3, r7, #32
 80016ca:	2248      	movs	r2, #72	; 0x48
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f01b ff3a 	bl	801d548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d4:	f107 0308 	add.w	r3, r7, #8
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
 80016e4:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80016e6:	f004 f9d5 	bl	8005a94 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80016ea:	2000      	movs	r0, #0
 80016ec:	f7ff ffb0 	bl	8001650 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <SystemClock_Config+0xb0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80016f8:	4a1d      	ldr	r2, [pc, #116]	; (8001770 <SystemClock_Config+0xb0>)
 80016fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016fe:	6013      	str	r3, [r2, #0]
 8001700:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <SystemClock_Config+0xb0>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800170c:	2324      	movs	r3, #36	; 0x24
 800170e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001710:	2381      	movs	r3, #129	; 0x81
 8001712:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001714:	2301      	movs	r3, #1
 8001716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001718:	2300      	movs	r3, #0
 800171a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800171c:	23b0      	movs	r3, #176	; 0xb0
 800171e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001720:	2300      	movs	r3, #0
 8001722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001724:	f107 0320 	add.w	r3, r7, #32
 8001728:	4618      	mov	r0, r3
 800172a:	f004 fc5d 	bl	8005fe8 <HAL_RCC_OscConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001734:	f000 f81e 	bl	8001774 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001738:	234f      	movs	r3, #79	; 0x4f
 800173a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001740:	2300      	movs	r3, #0
 8001742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001748:	2300      	movs	r3, #0
 800174a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800174c:	2300      	movs	r3, #0
 800174e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001750:	f107 0308 	add.w	r3, r7, #8
 8001754:	2102      	movs	r1, #2
 8001756:	4618      	mov	r0, r3
 8001758:	f004 ffe2 	bl	8006720 <HAL_RCC_ClockConfig>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001762:	f000 f807 	bl	8001774 <Error_Handler>
  }
}
 8001766:	bf00      	nop
 8001768:	3768      	adds	r7, #104	; 0x68
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	58000400 	.word	0x58000400

08001774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001778:	b672      	cpsid	i
}
 800177a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800177c:	e7fe      	b.n	800177c <Error_Handler+0x8>

0800177e <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001782:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800178a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800178e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001792:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001796:	bf00      	nop
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr

0800179e <LL_APB1_GRP1_EnableClock>:
{
 800179e:	b480      	push	{r7}
 80017a0:	b085      	sub	sp, #20
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80017a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80017b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4013      	ands	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017c2:	68fb      	ldr	r3, [r7, #12]
}
 80017c4:	bf00      	nop
 80017c6:	3714      	adds	r7, #20
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
	...

080017d0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08c      	sub	sp, #48	; 0x30
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	222c      	movs	r2, #44	; 0x2c
 80017da:	2100      	movs	r1, #0
 80017dc:	4618      	mov	r0, r3
 80017de:	f01b feb3 	bl	801d548 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80017e2:	4b22      	ldr	r3, [pc, #136]	; (800186c <MX_RTC_Init+0x9c>)
 80017e4:	4a22      	ldr	r2, [pc, #136]	; (8001870 <MX_RTC_Init+0xa0>)
 80017e6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80017e8:	4b20      	ldr	r3, [pc, #128]	; (800186c <MX_RTC_Init+0x9c>)
 80017ea:	221f      	movs	r2, #31
 80017ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80017ee:	4b1f      	ldr	r3, [pc, #124]	; (800186c <MX_RTC_Init+0x9c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80017f4:	4b1d      	ldr	r3, [pc, #116]	; (800186c <MX_RTC_Init+0x9c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80017fa:	4b1c      	ldr	r3, [pc, #112]	; (800186c <MX_RTC_Init+0x9c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <MX_RTC_Init+0x9c>)
 8001802:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001806:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <MX_RTC_Init+0x9c>)
 800180a:	2200      	movs	r2, #0
 800180c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <MX_RTC_Init+0x9c>)
 8001810:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001814:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001816:	4815      	ldr	r0, [pc, #84]	; (800186c <MX_RTC_Init+0x9c>)
 8001818:	f005 fc3e 	bl	8007098 <HAL_RTC_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001822:	f7ff ffa7 	bl	8001774 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001826:	4811      	ldr	r0, [pc, #68]	; (800186c <MX_RTC_Init+0x9c>)
 8001828:	f005 ff2c 	bl	8007684 <HAL_RTCEx_SetSSRU_IT>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001832:	f7ff ff9f 	bl	8001774 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001836:	2300      	movs	r3, #0
 8001838:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001842:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001846:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001848:	f44f 7380 	mov.w	r3, #256	; 0x100
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 800184e:	1d3b      	adds	r3, r7, #4
 8001850:	2200      	movs	r2, #0
 8001852:	4619      	mov	r1, r3
 8001854:	4805      	ldr	r0, [pc, #20]	; (800186c <MX_RTC_Init+0x9c>)
 8001856:	f005 fc99 	bl	800718c <HAL_RTC_SetAlarm_IT>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001860:	f7ff ff88 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	3730      	adds	r7, #48	; 0x30
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000234 	.word	0x20000234
 8001870:	40002800 	.word	0x40002800

08001874 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b090      	sub	sp, #64	; 0x40
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800187c:	f107 0308 	add.w	r3, r7, #8
 8001880:	2238      	movs	r2, #56	; 0x38
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f01b fe5f 	bl	801d548 <memset>
  if(rtcHandle->Instance==RTC)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a16      	ldr	r2, [pc, #88]	; (80018e8 <HAL_RTC_MspInit+0x74>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d125      	bne.n	80018e0 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001898:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800189a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800189e:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018a0:	f107 0308 	add.w	r3, r7, #8
 80018a4:	4618      	mov	r0, r3
 80018a6:	f005 fadd 	bl	8006e64 <HAL_RCCEx_PeriphCLKConfig>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80018b0:	f7ff ff60 	bl	8001774 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80018b4:	f7ff ff63 	bl	800177e <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80018b8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80018bc:	f7ff ff6f 	bl	800179e <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80018c0:	2200      	movs	r2, #0
 80018c2:	2100      	movs	r1, #0
 80018c4:	2002      	movs	r0, #2
 80018c6:	f002 fb14 	bl	8003ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80018ca:	2002      	movs	r0, #2
 80018cc:	f002 fb2b 	bl	8003f26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2100      	movs	r1, #0
 80018d4:	202a      	movs	r0, #42	; 0x2a
 80018d6:	f002 fb0c 	bl	8003ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80018da:	202a      	movs	r0, #42	; 0x2a
 80018dc:	f002 fb23 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80018e0:	bf00      	nop
 80018e2:	3740      	adds	r7, #64	; 0x40
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40002800 	.word	0x40002800

080018ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018fc:	e7fe      	b.n	80018fc <NMI_Handler+0x4>

080018fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001902:	e7fe      	b.n	8001902 <HardFault_Handler+0x4>

08001904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <MemManage_Handler+0x4>

0800190a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190e:	e7fe      	b.n	800190e <BusFault_Handler+0x4>

08001910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001914:	e7fe      	b.n	8001914 <UsageFault_Handler+0x4>

08001916 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr

0800192e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr

0800193a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr
	...

08001948 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 800194c:	4802      	ldr	r0, [pc, #8]	; (8001958 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800194e:	f005 fed5 	bl	80076fc <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000234 	.word	0x20000234

0800195c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001960:	4802      	ldr	r0, [pc, #8]	; (800196c <DMA1_Channel1_IRQHandler+0x10>)
 8001962:	f002 fd77 	bl	8004454 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000360 	.word	0x20000360

08001970 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001974:	4802      	ldr	r0, [pc, #8]	; (8001980 <DMA1_Channel2_IRQHandler+0x10>)
 8001976:	f002 fd6d 	bl	8004454 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200003c0 	.word	0x200003c0

08001984 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_IRDA_IRQHandler(&hirda1);
 8001988:	4802      	ldr	r0, [pc, #8]	; (8001994 <USART1_IRQHandler+0x10>)
 800198a:	f003 fc81 	bl	8005290 <HAL_IRDA_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000288 	.word	0x20000288

08001998 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800199c:	4802      	ldr	r0, [pc, #8]	; (80019a8 <USART2_IRQHandler+0x10>)
 800199e:	f006 fd0d 	bl	80083bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200002d0 	.word	0x200002d0

080019ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 80019b0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80019b4:	f003 fb66 	bl	8005084 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}

080019bc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80019c0:	4802      	ldr	r0, [pc, #8]	; (80019cc <RTC_Alarm_IRQHandler+0x10>)
 80019c2:	f005 fd4b 	bl	800745c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000234 	.word	0x20000234

080019d0 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80019d4:	4802      	ldr	r0, [pc, #8]	; (80019e0 <SUBGHZ_Radio_IRQHandler+0x10>)
 80019d6:	f006 f9f9 	bl	8007dcc <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	2000026c 	.word	0x2000026c

080019e4 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80019ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019f0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80019f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80019fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a00:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4013      	ands	r3, r2
 8001a06:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a08:	68fb      	ldr	r3, [r7, #12]
}
 8001a0a:	bf00      	nop
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001a18:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <MX_SUBGHZ_Init+0x20>)
 8001a1a:	2208      	movs	r2, #8
 8001a1c:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001a1e:	4805      	ldr	r0, [pc, #20]	; (8001a34 <MX_SUBGHZ_Init+0x20>)
 8001a20:	f005 ff58 	bl	80078d4 <HAL_SUBGHZ_Init>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001a2a:	f7ff fea3 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	2000026c 	.word	0x2000026c

08001a38 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff ffcf 	bl	80019e4 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2100      	movs	r1, #0
 8001a4a:	2032      	movs	r0, #50	; 0x32
 8001a4c:	f002 fa51 	bl	8003ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001a50:	2032      	movs	r0, #50	; 0x32
 8001a52:	f002 fa68 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b083      	sub	sp, #12
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001a66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001a70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	608b      	str	r3, [r1, #8]
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr

08001a84 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001a88:	4b02      	ldr	r3, [pc, #8]	; (8001a94 <LL_FLASH_GetUDN+0x10>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr
 8001a94:	1fff7580 	.word	0x1fff7580

08001a98 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001a9c:	4b03      	ldr	r3, [pc, #12]	; (8001aac <LL_FLASH_GetDeviceID+0x14>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	b2db      	uxtb	r3, r3
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	1fff7584 	.word	0x1fff7584

08001ab0 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001ab4:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <LL_FLASH_GetSTCompanyID+0x14>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	1fff7584 	.word	0x1fff7584

08001ac8 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001acc:	2000      	movs	r0, #0
 8001ace:	f7ff ffc6 	bl	8001a5e <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001ad2:	f01a ffd9 	bl	801ca88 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <SystemApp_Init+0x48>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001adc:	f000 f982 	bl	8001de4 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001ae0:	f01b fa62 	bl	801cfa8 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001ae4:	480b      	ldr	r0, [pc, #44]	; (8001b14 <SystemApp_Init+0x4c>)
 8001ae6:	f01b fb0d 	bl	801d104 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001aea:	4b0b      	ldr	r3, [pc, #44]	; (8001b18 <SystemApp_Init+0x50>)
 8001aec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001af0:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001af2:	2002      	movs	r0, #2
 8001af4:	f01b fb14 	bl	801d120 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001af8:	f7ff facc 	bl	8001094 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001afc:	f000 f9f8 	bl	8001ef0 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001b00:	f01a fac8 	bl	801c094 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001b04:	2101      	movs	r1, #1
 8001b06:	2001      	movs	r0, #1
 8001b08:	f01a fb04 	bl	801c114 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001b0c:	bf00      	nop
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000278 	.word	0x20000278
 8001b14:	08001cd5 	.word	0x08001cd5
 8001b18:	58004000 	.word	0x58004000

08001b1c <GetBatteryLevel>:

  /* USER CODE END UTIL_SEQ_Idle_2 */
}

uint8_t GetBatteryLevel(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001b26:	f7ff fac3 	bl	80010b0 <SYS_GetBatteryLevel>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001b2e:	88bb      	ldrh	r3, [r7, #4]
 8001b30:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d902      	bls.n	8001b3e <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001b38:	23fe      	movs	r3, #254	; 0xfe
 8001b3a:	71fb      	strb	r3, [r7, #7]
 8001b3c:	e014      	b.n	8001b68 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001b3e:	88bb      	ldrh	r3, [r7, #4]
 8001b40:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001b44:	d202      	bcs.n	8001b4c <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	71fb      	strb	r3, [r7, #7]
 8001b4a:	e00d      	b.n	8001b68 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001b4c:	88bb      	ldrh	r3, [r7, #4]
 8001b4e:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001b52:	461a      	mov	r2, r3
 8001b54:	4613      	mov	r3, r2
 8001b56:	01db      	lsls	r3, r3, #7
 8001b58:	1a9b      	subs	r3, r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <GetBatteryLevel+0x58>)
 8001b60:	fba3 2302 	umull	r2, r3, r3, r2
 8001b64:	09db      	lsrs	r3, r3, #7
 8001b66:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001b68:	79fb      	ldrb	r3, [r7, #7]
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	1b4e81b5 	.word	0x1b4e81b5

08001b78 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8001b82:	1d3b      	adds	r3, r7, #4
 8001b84:	4618      	mov	r0, r3
 8001b86:	f000 f989 	bl	8001e9c <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff f819 	bl	8000bc4 <__aeabi_f2iz>
 8001b92:	4603      	mov	r3, r0
 8001b94:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001b96:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3720      	adds	r7, #32
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001ba2:	b590      	push	{r4, r7, lr}
 8001ba4:	b087      	sub	sp, #28
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001bae:	f7ff ff69 	bl	8001a84 <LL_FLASH_GetUDN>
 8001bb2:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bba:	d138      	bne.n	8001c2e <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8001bbc:	f001 f812 	bl	8002be4 <HAL_GetUIDw0>
 8001bc0:	4604      	mov	r4, r0
 8001bc2:	f001 f823 	bl	8002c0c <HAL_GetUIDw2>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	4423      	add	r3, r4
 8001bca:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8001bcc:	f001 f814 	bl	8002bf8 <HAL_GetUIDw1>
 8001bd0:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	0e1a      	lsrs	r2, r3, #24
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3307      	adds	r3, #7
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	0c1a      	lsrs	r2, r3, #16
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	3306      	adds	r3, #6
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	0a1a      	lsrs	r2, r3, #8
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	3305      	adds	r3, #5
 8001bf2:	b2d2      	uxtb	r2, r2
 8001bf4:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	0e1a      	lsrs	r2, r3, #24
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3303      	adds	r3, #3
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	0c1a      	lsrs	r2, r3, #16
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3302      	adds	r3, #2
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	0a1a      	lsrs	r2, r3, #8
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8001c2c:	e031      	b.n	8001c92 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3307      	adds	r3, #7
 8001c32:	697a      	ldr	r2, [r7, #20]
 8001c34:	b2d2      	uxtb	r2, r2
 8001c36:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	0a1a      	lsrs	r2, r3, #8
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3306      	adds	r3, #6
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	0c1a      	lsrs	r2, r3, #16
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3305      	adds	r3, #5
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	0e1a      	lsrs	r2, r3, #24
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3304      	adds	r3, #4
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8001c5c:	f7ff ff1c 	bl	8001a98 <LL_FLASH_GetDeviceID>
 8001c60:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	3303      	adds	r3, #3
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	b2d2      	uxtb	r2, r2
 8001c6a:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8001c6c:	f7ff ff20 	bl	8001ab0 <LL_FLASH_GetSTCompanyID>
 8001c70:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3302      	adds	r3, #2
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	0a1a      	lsrs	r2, r3, #8
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3301      	adds	r3, #1
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	0c1b      	lsrs	r3, r3, #16
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	701a      	strb	r2, [r3, #0]
}
 8001c92:	bf00      	nop
 8001c94:	371c      	adds	r7, #28
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd90      	pop	{r4, r7, pc}

08001c9a <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 8001c9a:	b590      	push	{r4, r7, lr}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001ca4:	f7ff feee 	bl	8001a84 <LL_FLASH_GetUDN>
 8001ca8:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb0:	d10b      	bne.n	8001cca <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001cb2:	f000 ff97 	bl	8002be4 <HAL_GetUIDw0>
 8001cb6:	4604      	mov	r4, r0
 8001cb8:	f000 ff9e 	bl	8002bf8 <HAL_GetUIDw1>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	405c      	eors	r4, r3
 8001cc0:	f000 ffa4 	bl	8002c0c <HAL_GetUIDw2>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	4063      	eors	r3, r4
 8001cc8:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001cca:	687b      	ldr	r3, [r7, #4]

}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd90      	pop	{r4, r7, pc}

08001cd4 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af02      	add	r7, sp, #8
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001cde:	f107 0308 	add.w	r3, r7, #8
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f01a fb20 	bl	801c328 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001cee:	9200      	str	r2, [sp, #0]
 8001cf0:	4a07      	ldr	r2, [pc, #28]	; (8001d10 <TimestampNow+0x3c>)
 8001cf2:	2110      	movs	r1, #16
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 f81d 	bl	8001d34 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f7fe fa40 	bl	8000180 <strlen>
 8001d00:	4603      	mov	r3, r0
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001d08:	bf00      	nop
 8001d0a:	3710      	adds	r7, #16
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	0801df4c 	.word	0x0801df4c

08001d14 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001d18:	2101      	movs	r1, #1
 8001d1a:	2002      	movs	r0, #2
 8001d1c:	f01a f9ca 	bl	801c0b4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001d28:	2100      	movs	r1, #0
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	f01a f9c2 	bl	801c0b4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001d34:	b40c      	push	{r2, r3}
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b084      	sub	sp, #16
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001d46:	6839      	ldr	r1, [r7, #0]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f01a fcbd 	bl	801c6cc <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d5c:	b002      	add	sp, #8
 8001d5e:	4770      	bx	lr

08001d60 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <HAL_GetTick+0x24>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d002      	beq.n	8001d8c <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8001d86:	f000 f9b7 	bl	80020f8 <TIMER_IF_GetTimerValue>
 8001d8a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8001d8c:	687b      	ldr	r3, [r7, #4]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000278 	.word	0x20000278

08001d9c <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 fa2d 	bl	8002206 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <LL_AHB2_GRP1_EnableClock>:
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001dc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
}
 8001dda:	bf00      	nop
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8001dea:	f000 ff19 	bl	8002c20 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8001dee:	f000 ff1d 	bl	8002c2c <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8001df2:	f000 ff21 	bl	8002c38 <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8001df6:	1d3b      	adds	r3, r7, #4
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8001e04:	2301      	movs	r3, #1
 8001e06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 8001e10:	2001      	movs	r0, #1
 8001e12:	f7ff ffcf 	bl	8001db4 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 8001e16:	2002      	movs	r0, #2
 8001e18:	f7ff ffcc 	bl	8001db4 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE3_CLK_ENABLE();
 8001e1c:	2002      	movs	r0, #2
 8001e1e:	f7ff ffc9 	bl	8001db4 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE4_CLK_ENABLE();
 8001e22:	2002      	movs	r0, #2
 8001e24:	f7ff ffc6 	bl	8001db4 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8001e2c:	1d3b      	adds	r3, r7, #4
 8001e2e:	4619      	mov	r1, r3
 8001e30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e34:	f002 fee0 	bl	8004bf8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8001e38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e3c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8001e3e:	1d3b      	adds	r3, r7, #4
 8001e40:	4619      	mov	r1, r3
 8001e42:	4815      	ldr	r0, [pc, #84]	; (8001e98 <DBG_Init+0xb4>)
 8001e44:	f002 fed8 	bl	8004bf8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE3_PIN;
 8001e48:	2308      	movs	r3, #8
 8001e4a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE3_PORT, &GPIO_InitStruct);
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4811      	ldr	r0, [pc, #68]	; (8001e98 <DBG_Init+0xb4>)
 8001e52:	f002 fed1 	bl	8004bf8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE4_PIN;
 8001e56:	2310      	movs	r3, #16
 8001e58:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE4_PORT, &GPIO_InitStruct);
 8001e5a:	1d3b      	adds	r3, r7, #4
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	480e      	ldr	r0, [pc, #56]	; (8001e98 <DBG_Init+0xb4>)
 8001e60:	f002 feca 	bl	8004bf8 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8001e64:	2200      	movs	r2, #0
 8001e66:	2101      	movs	r1, #1
 8001e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e6c:	f003 f8f2 	bl	8005054 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8001e70:	2200      	movs	r2, #0
 8001e72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e76:	4808      	ldr	r0, [pc, #32]	; (8001e98 <DBG_Init+0xb4>)
 8001e78:	f003 f8ec 	bl	8005054 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE3_PORT, PROBE_LINE3_PIN, GPIO_PIN_RESET);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2108      	movs	r1, #8
 8001e80:	4805      	ldr	r0, [pc, #20]	; (8001e98 <DBG_Init+0xb4>)
 8001e82:	f003 f8e7 	bl	8005054 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);
 8001e86:	2200      	movs	r2, #0
 8001e88:	2110      	movs	r1, #16
 8001e8a:	4803      	ldr	r0, [pc, #12]	; (8001e98 <DBG_Init+0xb4>)
 8001e8c:	f003 f8e2 	bl	8005054 <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8001e90:	bf00      	nop
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	48000400 	.word	0x48000400

08001e9c <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b087      	sub	sp, #28
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <EnvSensors_Read+0x40>)
 8001ea6:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8001ea8:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <EnvSensors_Read+0x44>)
 8001eaa:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8001eac:	4b0d      	ldr	r3, [pc, #52]	; (8001ee4 <EnvSensors_Read+0x48>)
 8001eae:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a08      	ldr	r2, [pc, #32]	; (8001ee8 <EnvSensors_Read+0x4c>)
 8001ec6:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a08      	ldr	r2, [pc, #32]	; (8001eec <EnvSensors_Read+0x50>)
 8001ecc:	611a      	str	r2, [r3, #16]

  return 0;
 8001ece:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	371c      	adds	r7, #28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	42480000 	.word	0x42480000
 8001ee0:	41900000 	.word	0x41900000
 8001ee4:	447a0000 	.word	0x447a0000
 8001ee8:	003e090d 	.word	0x003e090d
 8001eec:	000503ab 	.word	0x000503ab

08001ef0 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
#if defined( USE_IKS01A2_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A2_ENV_SENSOR_LPS22HB_0 ) || \
    defined( USE_IKS01A3_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A3_ENV_SENSOR_LPS22HH_0 ) || \
    defined( USE_BSP_DRIVER )
  int32_t ret = BSP_ERROR_NONE;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 8001efa:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr
	...

08001f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f10:	4a14      	ldr	r2, [pc, #80]	; (8001f64 <_sbrk+0x5c>)
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <_sbrk+0x60>)
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f1c:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <_sbrk+0x64>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d102      	bne.n	8001f2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <_sbrk+0x64>)
 8001f26:	4a12      	ldr	r2, [pc, #72]	; (8001f70 <_sbrk+0x68>)
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f2a:	4b10      	ldr	r3, [pc, #64]	; (8001f6c <_sbrk+0x64>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d207      	bcs.n	8001f48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f38:	f01b fadc 	bl	801d4f4 <__errno>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	220c      	movs	r2, #12
 8001f40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f42:	f04f 33ff 	mov.w	r3, #4294967295
 8001f46:	e009      	b.n	8001f5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f48:	4b08      	ldr	r3, [pc, #32]	; (8001f6c <_sbrk+0x64>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f4e:	4b07      	ldr	r3, [pc, #28]	; (8001f6c <_sbrk+0x64>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	4a05      	ldr	r2, [pc, #20]	; (8001f6c <_sbrk+0x64>)
 8001f58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20010000 	.word	0x20010000
 8001f68:	00000400 	.word	0x00000400
 8001f6c:	2000027c 	.word	0x2000027c
 8001f70:	20002298 	.word	0x20002298

08001f74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
	...

08001f98 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8001fa2:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <TIMER_IF_Init+0x5c>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	f083 0301 	eor.w	r3, r3, #1
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d01b      	beq.n	8001fe8 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001fb0:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <TIMER_IF_Init+0x60>)
 8001fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb6:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8001fb8:	f7ff fc0a 	bl	80017d0 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8001fbc:	f000 f856 	bl	800206c <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8001fc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fc4:	480c      	ldr	r0, [pc, #48]	; (8001ff8 <TIMER_IF_Init+0x60>)
 8001fc6:	f005 f9ed 	bl	80073a4 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8001fca:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <TIMER_IF_Init+0x60>)
 8001fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd0:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8001fd2:	4809      	ldr	r0, [pc, #36]	; (8001ff8 <TIMER_IF_Init+0x60>)
 8001fd4:	f005 fb24 	bl	8007620 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f000 f9d3 	bl	8002384 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8001fde:	f000 f85f 	bl	80020a0 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8001fe2:	4b04      	ldr	r3, [pc, #16]	; (8001ff4 <TIMER_IF_Init+0x5c>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000280 	.word	0x20000280
 8001ff8:	20000234 	.word	0x20000234

08001ffc <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08e      	sub	sp, #56	; 0x38
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800200a:	f107 0308 	add.w	r3, r7, #8
 800200e:	222c      	movs	r2, #44	; 0x2c
 8002010:	2100      	movs	r1, #0
 8002012:	4618      	mov	r0, r3
 8002014:	f01b fa98 	bl	801d548 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002018:	f000 f828 	bl	800206c <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 800201c:	4b11      	ldr	r3, [pc, #68]	; (8002064 <TIMER_IF_StartTimer+0x68>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	4413      	add	r3, r2
 8002024:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002026:	2300      	movs	r3, #0
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	43db      	mvns	r3, r3
 800202e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002030:	2300      	movs	r3, #0
 8002032:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002034:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002038:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800203a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800203e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002040:	f107 0308 	add.w	r3, r7, #8
 8002044:	2201      	movs	r2, #1
 8002046:	4619      	mov	r1, r3
 8002048:	4807      	ldr	r0, [pc, #28]	; (8002068 <TIMER_IF_StartTimer+0x6c>)
 800204a:	f005 f89f 	bl	800718c <HAL_RTC_SetAlarm_IT>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002054:	f7ff fb8e 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002058:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800205c:	4618      	mov	r0, r3
 800205e:	3738      	adds	r7, #56	; 0x38
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000284 	.word	0x20000284
 8002068:	20000234 	.word	0x20000234

0800206c <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002076:	4b08      	ldr	r3, [pc, #32]	; (8002098 <TIMER_IF_StopTimer+0x2c>)
 8002078:	2201      	movs	r2, #1
 800207a:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800207c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002080:	4806      	ldr	r0, [pc, #24]	; (800209c <TIMER_IF_StopTimer+0x30>)
 8002082:	f005 f98f 	bl	80073a4 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002086:	4b05      	ldr	r3, [pc, #20]	; (800209c <TIMER_IF_StopTimer+0x30>)
 8002088:	f04f 32ff 	mov.w	r2, #4294967295
 800208c:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 800208e:	79fb      	ldrb	r3, [r7, #7]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40002800 	.word	0x40002800
 800209c:	20000234 	.word	0x20000234

080020a0 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 80020a4:	f000 f98e 	bl	80023c4 <GetTimerTicks>
 80020a8:	4603      	mov	r3, r0
 80020aa:	4a03      	ldr	r2, [pc, #12]	; (80020b8 <TIMER_IF_SetTimerContext+0x18>)
 80020ac:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80020ae:	4b02      	ldr	r3, [pc, #8]	; (80020b8 <TIMER_IF_SetTimerContext+0x18>)
 80020b0:	681b      	ldr	r3, [r3, #0]
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000284 	.word	0x20000284

080020bc <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80020c0:	4b02      	ldr	r3, [pc, #8]	; (80020cc <TIMER_IF_GetTimerContext+0x10>)
 80020c2:	681b      	ldr	r3, [r3, #0]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr
 80020cc:	20000284 	.word	0x20000284

080020d0 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80020da:	f000 f973 	bl	80023c4 <GetTimerTicks>
 80020de:	4602      	mov	r2, r0
 80020e0:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <TIMER_IF_GetTimerElapsedTime+0x24>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 80020e8:	687b      	ldr	r3, [r7, #4]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000284 	.word	0x20000284

080020f8 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002102:	4b06      	ldr	r3, [pc, #24]	; (800211c <TIMER_IF_GetTimerValue+0x24>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d002      	beq.n	8002110 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 800210a:	f000 f95b 	bl	80023c4 <GetTimerTicks>
 800210e:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002110:	687b      	ldr	r3, [r7, #4]
}
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000280 	.word	0x20000280

08002120 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002126:	2300      	movs	r3, #0
 8002128:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 800212a:	2303      	movs	r3, #3
 800212c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 800212e:	687b      	ldr	r3, [r7, #4]
}
 8002130:	4618      	mov	r0, r3
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr

0800213a <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800213a:	b5b0      	push	{r4, r5, r7, lr}
 800213c:	b084      	sub	sp, #16
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002142:	2100      	movs	r1, #0
 8002144:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	2000      	movs	r0, #0
 800214a:	460a      	mov	r2, r1
 800214c:	4603      	mov	r3, r0
 800214e:	0d95      	lsrs	r5, r2, #22
 8002150:	0294      	lsls	r4, r2, #10
 8002152:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002156:	f04f 0300 	mov.w	r3, #0
 800215a:	4620      	mov	r0, r4
 800215c:	4629      	mov	r1, r5
 800215e:	f7fe fd77 	bl	8000c50 <__aeabi_uldivmod>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	4613      	mov	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 800216a:	68fb      	ldr	r3, [r7, #12]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3710      	adds	r7, #16
 8002170:	46bd      	mov	sp, r7
 8002172:	bdb0      	pop	{r4, r5, r7, pc}

08002174 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002174:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002178:	b085      	sub	sp, #20
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800217e:	2100      	movs	r1, #0
 8002180:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	2000      	movs	r0, #0
 8002186:	460c      	mov	r4, r1
 8002188:	4605      	mov	r5, r0
 800218a:	4620      	mov	r0, r4
 800218c:	4629      	mov	r1, r5
 800218e:	f04f 0a00 	mov.w	sl, #0
 8002192:	f04f 0b00 	mov.w	fp, #0
 8002196:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 800219a:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 800219e:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80021a2:	4650      	mov	r0, sl
 80021a4:	4659      	mov	r1, fp
 80021a6:	1b02      	subs	r2, r0, r4
 80021a8:	eb61 0305 	sbc.w	r3, r1, r5
 80021ac:	f04f 0000 	mov.w	r0, #0
 80021b0:	f04f 0100 	mov.w	r1, #0
 80021b4:	0099      	lsls	r1, r3, #2
 80021b6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80021ba:	0090      	lsls	r0, r2, #2
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	eb12 0804 	adds.w	r8, r2, r4
 80021c4:	eb43 0905 	adc.w	r9, r3, r5
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021dc:	4690      	mov	r8, r2
 80021de:	4699      	mov	r9, r3
 80021e0:	4640      	mov	r0, r8
 80021e2:	4649      	mov	r1, r9
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	f04f 0300 	mov.w	r3, #0
 80021ec:	0a82      	lsrs	r2, r0, #10
 80021ee:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80021f2:	0a8b      	lsrs	r3, r1, #10
 80021f4:	4613      	mov	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 80021f8:	68fb      	ldr	r3, [r7, #12]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3714      	adds	r7, #20
 80021fe:	46bd      	mov	sp, r7
 8002200:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002204:	4770      	bx	lr

08002206 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff ff93 	bl	800213a <TIMER_IF_Convert_ms2Tick>
 8002214:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002216:	f000 f8d5 	bl	80023c4 <GetTimerTicks>
 800221a:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800221c:	e000      	b.n	8002220 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800221e:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002220:	f000 f8d0 	bl	80023c4 <GetTimerTicks>
 8002224:	4602      	mov	r2, r0
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	429a      	cmp	r2, r3
 800222e:	d8f6      	bhi.n	800221e <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002230:	bf00      	nop
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002242:	f01a fd6f 	bl	801cd24 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002256:	f000 f8a5 	bl	80023a4 <TIMER_IF_BkUp_Read_MSBticks>
 800225a:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	3301      	adds	r3, #1
 8002260:	4618      	mov	r0, r3
 8002262:	f000 f88f 	bl	8002384 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002266:	bf00      	nop
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 800226e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002272:	b08c      	sub	sp, #48	; 0x30
 8002274:	af00      	add	r7, sp, #0
 8002276:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 800227c:	f000 f8a2 	bl	80023c4 <GetTimerTicks>
 8002280:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002282:	f000 f88f 	bl	80023a4 <TIMER_IF_BkUp_Read_MSBticks>
 8002286:	6278      	str	r0, [r7, #36]	; 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228a:	2200      	movs	r2, #0
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	60fa      	str	r2, [r7, #12]
 8002290:	f04f 0200 	mov.w	r2, #0
 8002294:	f04f 0300 	mov.w	r3, #0
 8002298:	68b9      	ldr	r1, [r7, #8]
 800229a:	000b      	movs	r3, r1
 800229c:	2200      	movs	r2, #0
 800229e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022a0:	2000      	movs	r0, #0
 80022a2:	460c      	mov	r4, r1
 80022a4:	4605      	mov	r5, r0
 80022a6:	eb12 0804 	adds.w	r8, r2, r4
 80022aa:	eb43 0905 	adc.w	r9, r3, r5
 80022ae:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80022b2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	f04f 0300 	mov.w	r3, #0
 80022be:	0a82      	lsrs	r2, r0, #10
 80022c0:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80022c4:	0a8b      	lsrs	r3, r1, #10
 80022c6:	4613      	mov	r3, r2
 80022c8:	62fb      	str	r3, [r7, #44]	; 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	2200      	movs	r2, #0
 80022ce:	603b      	str	r3, [r7, #0]
 80022d0:	607a      	str	r2, [r7, #4]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 80022d8:	f04f 0b00 	mov.w	fp, #0
 80022dc:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff ff46 	bl	8002174 <TIMER_IF_Convert_Tick2ms>
 80022e8:	4603      	mov	r3, r0
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 80022f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3730      	adds	r7, #48	; 0x30
 80022f6:	46bd      	mov	sp, r7
 80022f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080022fc <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	2100      	movs	r1, #0
 8002308:	4803      	ldr	r0, [pc, #12]	; (8002318 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 800230a:	f005 fa1b 	bl	8007744 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000234 	.word	0x20000234

0800231c <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	2101      	movs	r1, #1
 8002328:	4803      	ldr	r0, [pc, #12]	; (8002338 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 800232a:	f005 fa0b 	bl	8007744 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000234 	.word	0x20000234

0800233c <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002346:	2100      	movs	r1, #0
 8002348:	4804      	ldr	r0, [pc, #16]	; (800235c <TIMER_IF_BkUp_Read_Seconds+0x20>)
 800234a:	f005 fa13 	bl	8007774 <HAL_RTCEx_BKUPRead>
 800234e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002350:	687b      	ldr	r3, [r7, #4]
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000234 	.word	0x20000234

08002360 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002366:	2300      	movs	r3, #0
 8002368:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 800236a:	2101      	movs	r1, #1
 800236c:	4804      	ldr	r0, [pc, #16]	; (8002380 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 800236e:	f005 fa01 	bl	8007774 <HAL_RTCEx_BKUPRead>
 8002372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002374:	687b      	ldr	r3, [r7, #4]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000234 	.word	0x20000234

08002384 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	2102      	movs	r1, #2
 8002390:	4803      	ldr	r0, [pc, #12]	; (80023a0 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002392:	f005 f9d7 	bl	8007744 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002396:	bf00      	nop
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000234 	.word	0x20000234

080023a4 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80023aa:	2102      	movs	r1, #2
 80023ac:	4804      	ldr	r0, [pc, #16]	; (80023c0 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80023ae:	f005 f9e1 	bl	8007774 <HAL_RTCEx_BKUPRead>
 80023b2:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80023b4:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000234 	.word	0x20000234

080023c4 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80023ca:	480b      	ldr	r0, [pc, #44]	; (80023f8 <GetTimerTicks+0x34>)
 80023cc:	f7ff fdd8 	bl	8001f80 <LL_RTC_TIME_GetSubSecond>
 80023d0:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80023d2:	e003      	b.n	80023dc <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 80023d4:	4808      	ldr	r0, [pc, #32]	; (80023f8 <GetTimerTicks+0x34>)
 80023d6:	f7ff fdd3 	bl	8001f80 <LL_RTC_TIME_GetSubSecond>
 80023da:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 80023dc:	4806      	ldr	r0, [pc, #24]	; (80023f8 <GetTimerTicks+0x34>)
 80023de:	f7ff fdcf 	bl	8001f80 <LL_RTC_TIME_GetSubSecond>
 80023e2:	4602      	mov	r2, r0
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d1f4      	bne.n	80023d4 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40002800 	.word	0x40002800

080023fc <LL_AHB2_GRP1_EnableClock>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002404:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002408:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800240a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4313      	orrs	r3, r2
 8002412:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002414:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002418:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4013      	ands	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002420:	68fb      	ldr	r3, [r7, #12]
}
 8002422:	bf00      	nop
 8002424:	3714      	adds	r7, #20
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr

0800242c <LL_APB1_GRP1_EnableClock>:
{
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002434:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002438:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800243a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4313      	orrs	r3, r2
 8002442:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002448:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4013      	ands	r3, r2
 800244e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002450:	68fb      	ldr	r3, [r7, #12]
}
 8002452:	bf00      	nop
 8002454:	3714      	adds	r7, #20
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <LL_APB1_GRP1_DisableClock>:
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8002464:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002468:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	43db      	mvns	r3, r3
 800246e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002472:	4013      	ands	r3, r2
 8002474:	658b      	str	r3, [r1, #88]	; 0x58
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <LL_APB2_GRP1_EnableClock>:
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002488:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800248c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800248e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4313      	orrs	r3, r2
 8002496:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002498:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800249c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4013      	ands	r3, r2
 80024a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024a4:	68fb      	ldr	r3, [r7, #12]
}
 80024a6:	bf00      	nop
 80024a8:	3714      	adds	r7, #20
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <MX_USART1_IRDA_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_IRDA_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  hirda1.Instance = USART1;
 80024b4:	4b11      	ldr	r3, [pc, #68]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024b6:	4a12      	ldr	r2, [pc, #72]	; (8002500 <MX_USART1_IRDA_Init+0x50>)
 80024b8:	601a      	str	r2, [r3, #0]
  hirda1.Init.BaudRate = 57600;
 80024ba:	4b10      	ldr	r3, [pc, #64]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024bc:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80024c0:	605a      	str	r2, [r3, #4]
  hirda1.Init.WordLength = IRDA_WORDLENGTH_8B;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  hirda1.Init.Parity = IRDA_PARITY_NONE;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	60da      	str	r2, [r3, #12]
  hirda1.Init.Mode = IRDA_MODE_TX_RX;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024d0:	220c      	movs	r2, #12
 80024d2:	611a      	str	r2, [r3, #16]
  hirda1.Init.Prescaler = 10;
 80024d4:	4b09      	ldr	r3, [pc, #36]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024d6:	220a      	movs	r2, #10
 80024d8:	751a      	strb	r2, [r3, #20]
  hirda1.Init.PowerMode = IRDA_POWERMODE_NORMAL;
 80024da:	4b08      	ldr	r3, [pc, #32]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	82da      	strh	r2, [r3, #22]
  hirda1.Init.ClockPrescaler = IRDA_PRESCALER_DIV1;
 80024e0:	4b06      	ldr	r3, [pc, #24]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	619a      	str	r2, [r3, #24]
  if (HAL_IRDA_Init(&hirda1) != HAL_OK)
 80024e6:	4805      	ldr	r0, [pc, #20]	; (80024fc <MX_USART1_IRDA_Init+0x4c>)
 80024e8:	f002 fdf6 	bl	80050d8 <HAL_IRDA_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_USART1_IRDA_Init+0x46>
  {
    Error_Handler();
 80024f2:	f7ff f93f 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000288 	.word	0x20000288
 8002500:	40013800 	.word	0x40013800

08002504 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002508:	4b22      	ldr	r3, [pc, #136]	; (8002594 <MX_USART2_UART_Init+0x90>)
 800250a:	4a23      	ldr	r2, [pc, #140]	; (8002598 <MX_USART2_UART_Init+0x94>)
 800250c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800250e:	4b21      	ldr	r3, [pc, #132]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002510:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002514:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002516:	4b1f      	ldr	r3, [pc, #124]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002518:	2200      	movs	r2, #0
 800251a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800251c:	4b1d      	ldr	r3, [pc, #116]	; (8002594 <MX_USART2_UART_Init+0x90>)
 800251e:	2200      	movs	r2, #0
 8002520:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002524:	2200      	movs	r2, #0
 8002526:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002528:	4b1a      	ldr	r3, [pc, #104]	; (8002594 <MX_USART2_UART_Init+0x90>)
 800252a:	220c      	movs	r2, #12
 800252c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800252e:	4b19      	ldr	r3, [pc, #100]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002530:	2200      	movs	r2, #0
 8002532:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002534:	4b17      	ldr	r3, [pc, #92]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002536:	2200      	movs	r2, #0
 8002538:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800253a:	4b16      	ldr	r3, [pc, #88]	; (8002594 <MX_USART2_UART_Init+0x90>)
 800253c:	2200      	movs	r2, #0
 800253e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002540:	4b14      	ldr	r3, [pc, #80]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002542:	2200      	movs	r2, #0
 8002544:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002546:	4b13      	ldr	r3, [pc, #76]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002548:	2200      	movs	r2, #0
 800254a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800254c:	4811      	ldr	r0, [pc, #68]	; (8002594 <MX_USART2_UART_Init+0x90>)
 800254e:	f005 fdfc 	bl	800814a <HAL_UART_Init>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002558:	f7ff f90c 	bl	8001774 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800255c:	2100      	movs	r1, #0
 800255e:	480d      	ldr	r0, [pc, #52]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002560:	f007 fe70 	bl	800a244 <HAL_UARTEx_SetTxFifoThreshold>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800256a:	f7ff f903 	bl	8001774 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800256e:	2100      	movs	r1, #0
 8002570:	4808      	ldr	r0, [pc, #32]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002572:	f007 fea5 	bl	800a2c0 <HAL_UARTEx_SetRxFifoThreshold>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800257c:	f7ff f8fa 	bl	8001774 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002580:	4804      	ldr	r0, [pc, #16]	; (8002594 <MX_USART2_UART_Init+0x90>)
 8002582:	f007 fe27 	bl	800a1d4 <HAL_UARTEx_DisableFifoMode>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800258c:	f7ff f8f2 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002590:	bf00      	nop
 8002592:	bd80      	pop	{r7, pc}
 8002594:	200002d0 	.word	0x200002d0
 8002598:	40004400 	.word	0x40004400

0800259c <HAL_IRDA_MspInit>:

void HAL_IRDA_MspInit(IRDA_HandleTypeDef* irdaHandle)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b096      	sub	sp, #88	; 0x58
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
 80025b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025b4:	f107 030c 	add.w	r3, r7, #12
 80025b8:	2238      	movs	r2, #56	; 0x38
 80025ba:	2100      	movs	r1, #0
 80025bc:	4618      	mov	r0, r3
 80025be:	f01a ffc3 	bl	801d548 <memset>
  if(irdaHandle->Instance==USART1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a2f      	ldr	r2, [pc, #188]	; (8002684 <HAL_IRDA_MspInit+0xe8>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d156      	bne.n	800267a <HAL_IRDA_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80025cc:	2301      	movs	r3, #1
 80025ce:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80025d0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80025d4:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025d6:	f107 030c 	add.w	r3, r7, #12
 80025da:	4618      	mov	r0, r3
 80025dc:	f004 fc42 	bl	8006e64 <HAL_RCCEx_PeriphCLKConfig>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <HAL_IRDA_MspInit+0x4e>
    {
      Error_Handler();
 80025e6:	f7ff f8c5 	bl	8001774 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025ea:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80025ee:	f7ff ff47 	bl	8002480 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025f2:	2002      	movs	r0, #2
 80025f4:	f7ff ff02 	bl	80023fc <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 80025f8:	23c0      	movs	r3, #192	; 0xc0
 80025fa:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fc:	2302      	movs	r3, #2
 80025fe:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002600:	2300      	movs	r3, #0
 8002602:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002604:	2303      	movs	r3, #3
 8002606:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002608:	2307      	movs	r3, #7
 800260a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800260c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002610:	4619      	mov	r1, r3
 8002612:	481d      	ldr	r0, [pc, #116]	; (8002688 <HAL_IRDA_MspInit+0xec>)
 8002614:	f002 faf0 	bl	8004bf8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002618:	4b1c      	ldr	r3, [pc, #112]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 800261a:	4a1d      	ldr	r2, [pc, #116]	; (8002690 <HAL_IRDA_MspInit+0xf4>)
 800261c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800261e:	4b1b      	ldr	r3, [pc, #108]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002620:	2212      	movs	r2, #18
 8002622:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002624:	4b19      	ldr	r3, [pc, #100]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002626:	2210      	movs	r2, #16
 8002628:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 800262c:	2200      	movs	r2, #0
 800262e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002630:	4b16      	ldr	r3, [pc, #88]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002632:	2280      	movs	r2, #128	; 0x80
 8002634:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002636:	4b15      	ldr	r3, [pc, #84]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002638:	2200      	movs	r2, #0
 800263a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 800263e:	2200      	movs	r2, #0
 8002640:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002642:	4b12      	ldr	r3, [pc, #72]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002644:	2200      	movs	r2, #0
 8002646:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002648:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 800264a:	2200      	movs	r2, #0
 800264c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800264e:	480f      	ldr	r0, [pc, #60]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002650:	f001 fc86 	bl	8003f60 <HAL_DMA_Init>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <HAL_IRDA_MspInit+0xc2>
    {
      Error_Handler();
 800265a:	f7ff f88b 	bl	8001774 <Error_Handler>
    }

    __HAL_LINKDMA(irdaHandle,hdmatx,hdma_usart1_tx);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a0a      	ldr	r2, [pc, #40]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002662:	631a      	str	r2, [r3, #48]	; 0x30
 8002664:	4a09      	ldr	r2, [pc, #36]	; (800268c <HAL_IRDA_MspInit+0xf0>)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 800266a:	2200      	movs	r2, #0
 800266c:	2102      	movs	r1, #2
 800266e:	2024      	movs	r0, #36	; 0x24
 8002670:	f001 fc3f 	bl	8003ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002674:	2024      	movs	r0, #36	; 0x24
 8002676:	f001 fc56 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800267a:	bf00      	nop
 800267c:	3758      	adds	r7, #88	; 0x58
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40013800 	.word	0x40013800
 8002688:	48000400 	.word	0x48000400
 800268c:	20000360 	.word	0x20000360
 8002690:	40020008 	.word	0x40020008

08002694 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b096      	sub	sp, #88	; 0x58
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026ac:	f107 030c 	add.w	r3, r7, #12
 80026b0:	2238      	movs	r2, #56	; 0x38
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f01a ff47 	bl	801d548 <memset>
  if(uartHandle->Instance==USART2)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a2f      	ldr	r2, [pc, #188]	; (800277c <HAL_UART_MspInit+0xe8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d157      	bne.n	8002774 <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80026c4:	2302      	movs	r3, #2
 80026c6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80026c8:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80026cc:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026ce:	f107 030c 	add.w	r3, r7, #12
 80026d2:	4618      	mov	r0, r3
 80026d4:	f004 fbc6 	bl	8006e64 <HAL_RCCEx_PeriphCLKConfig>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80026de:	f7ff f849 	bl	8001774 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026e2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80026e6:	f7ff fea1 	bl	800242c <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ea:	2001      	movs	r0, #1
 80026ec:	f7ff fe86 	bl	80023fc <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2;
 80026f0:	230c      	movs	r3, #12
 80026f2:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f4:	2302      	movs	r3, #2
 80026f6:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fc:	2300      	movs	r3, #0
 80026fe:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002700:	2307      	movs	r3, #7
 8002702:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002704:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002708:	4619      	mov	r1, r3
 800270a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800270e:	f002 fa73 	bl	8004bf8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8002712:	4b1b      	ldr	r3, [pc, #108]	; (8002780 <HAL_UART_MspInit+0xec>)
 8002714:	4a1b      	ldr	r2, [pc, #108]	; (8002784 <HAL_UART_MspInit+0xf0>)
 8002716:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002718:	4b19      	ldr	r3, [pc, #100]	; (8002780 <HAL_UART_MspInit+0xec>)
 800271a:	2214      	movs	r2, #20
 800271c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800271e:	4b18      	ldr	r3, [pc, #96]	; (8002780 <HAL_UART_MspInit+0xec>)
 8002720:	2210      	movs	r2, #16
 8002722:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002724:	4b16      	ldr	r3, [pc, #88]	; (8002780 <HAL_UART_MspInit+0xec>)
 8002726:	2200      	movs	r2, #0
 8002728:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800272a:	4b15      	ldr	r3, [pc, #84]	; (8002780 <HAL_UART_MspInit+0xec>)
 800272c:	2280      	movs	r2, #128	; 0x80
 800272e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002730:	4b13      	ldr	r3, [pc, #76]	; (8002780 <HAL_UART_MspInit+0xec>)
 8002732:	2200      	movs	r2, #0
 8002734:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002736:	4b12      	ldr	r3, [pc, #72]	; (8002780 <HAL_UART_MspInit+0xec>)
 8002738:	2200      	movs	r2, #0
 800273a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800273c:	4b10      	ldr	r3, [pc, #64]	; (8002780 <HAL_UART_MspInit+0xec>)
 800273e:	2200      	movs	r2, #0
 8002740:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002742:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <HAL_UART_MspInit+0xec>)
 8002744:	2200      	movs	r2, #0
 8002746:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002748:	480d      	ldr	r0, [pc, #52]	; (8002780 <HAL_UART_MspInit+0xec>)
 800274a:	f001 fc09 	bl	8003f60 <HAL_DMA_Init>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8002754:	f7ff f80e 	bl	8001774 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a09      	ldr	r2, [pc, #36]	; (8002780 <HAL_UART_MspInit+0xec>)
 800275c:	679a      	str	r2, [r3, #120]	; 0x78
 800275e:	4a08      	ldr	r2, [pc, #32]	; (8002780 <HAL_UART_MspInit+0xec>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002764:	2200      	movs	r2, #0
 8002766:	2100      	movs	r1, #0
 8002768:	2025      	movs	r0, #37	; 0x25
 800276a:	f001 fbc2 	bl	8003ef2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800276e:	2025      	movs	r0, #37	; 0x25
 8002770:	f001 fbd9 	bl	8003f26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002774:	bf00      	nop
 8002776:	3758      	adds	r7, #88	; 0x58
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40004400 	.word	0x40004400
 8002780:	200003c0 	.word	0x200003c0
 8002784:	4002001c 	.word	0x4002001c

08002788 <HAL_UART_MspDeInit>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0b      	ldr	r2, [pc, #44]	; (80027c4 <HAL_UART_MspDeInit+0x3c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d110      	bne.n	80027bc <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800279a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800279e:	f7ff fe5d 	bl	800245c <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_2);
 80027a2:	210c      	movs	r1, #12
 80027a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027a8:	f002 fb86 	bl	8004eb8 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027b0:	4618      	mov	r0, r3
 80027b2:	f001 fc7d 	bl	80040b0 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80027b6:	2025      	movs	r0, #37	; 0x25
 80027b8:	f001 fbc3 	bl	8003f42 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80027bc:	bf00      	nop
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40004400 	.word	0x40004400

080027c8 <LL_APB1_GRP1_ForceReset>:
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 80027d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027d6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4313      	orrs	r3, r2
 80027de:	638b      	str	r3, [r1, #56]	; 0x38
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr

080027ea <LL_APB1_GRP1_ReleaseReset>:
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80027f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	43db      	mvns	r3, r3
 80027fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002800:	4013      	ands	r3, r2
 8002802:	638b      	str	r3, [r1, #56]	; 0x38
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
	...

08002810 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002818:	4b06      	ldr	r3, [pc, #24]	; (8002834 <LL_EXTI_EnableIT_0_31+0x24>)
 800281a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800281e:	4905      	ldr	r1, [pc, #20]	; (8002834 <LL_EXTI_EnableIT_0_31+0x24>)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4313      	orrs	r3, r2
 8002824:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	58000800 	.word	0x58000800

08002838 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002840:	4a07      	ldr	r2, [pc, #28]	; (8002860 <vcom_Init+0x28>)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002846:	f7fe fcc5 	bl	80011d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800284a:	f7ff fe5b 	bl	8002504 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 800284e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002852:	f7ff ffdd 	bl	8002810 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002856:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	20000424 	.word	0x20000424

08002864 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8002868:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800286c:	f7ff ffac 	bl	80027c8 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8002870:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002874:	f7ff ffb9 	bl	80027ea <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8002878:	4804      	ldr	r0, [pc, #16]	; (800288c <vcom_DeInit+0x28>)
 800287a:	f7ff ff85 	bl	8002788 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800287e:	200f      	movs	r0, #15
 8002880:	f001 fb5f 	bl	8003f42 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002884:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002886:	4618      	mov	r0, r3
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	200002d0 	.word	0x200002d0

08002890 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 800289c:	887b      	ldrh	r3, [r7, #2]
 800289e:	461a      	mov	r2, r3
 80028a0:	6879      	ldr	r1, [r7, #4]
 80028a2:	4804      	ldr	r0, [pc, #16]	; (80028b4 <vcom_Trace_DMA+0x24>)
 80028a4:	f005 fcf8 	bl	8008298 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 80028a8:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	200002d0 	.word	0x200002d0

080028b8 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80028c0:	4a19      	ldr	r2, [pc, #100]	; (8002928 <vcom_ReceiveInit+0x70>)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80028c6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80028ca:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 80028cc:	f107 0308 	add.w	r3, r7, #8
 80028d0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80028d4:	4815      	ldr	r0, [pc, #84]	; (800292c <vcom_ReceiveInit+0x74>)
 80028d6:	f007 fbf0 	bl	800a0ba <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 80028da:	bf00      	nop
 80028dc:	4b13      	ldr	r3, [pc, #76]	; (800292c <vcom_ReceiveInit+0x74>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ea:	d0f7      	beq.n	80028dc <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 80028ec:	bf00      	nop
 80028ee:	4b0f      	ldr	r3, [pc, #60]	; (800292c <vcom_ReceiveInit+0x74>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	69db      	ldr	r3, [r3, #28]
 80028f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028fc:	d1f7      	bne.n	80028ee <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 80028fe:	4b0b      	ldr	r3, [pc, #44]	; (800292c <vcom_ReceiveInit+0x74>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	4b09      	ldr	r3, [pc, #36]	; (800292c <vcom_ReceiveInit+0x74>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800290c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 800290e:	4807      	ldr	r0, [pc, #28]	; (800292c <vcom_ReceiveInit+0x74>)
 8002910:	f007 fc2e 	bl	800a170 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8002914:	2201      	movs	r2, #1
 8002916:	4906      	ldr	r1, [pc, #24]	; (8002930 <vcom_ReceiveInit+0x78>)
 8002918:	4804      	ldr	r0, [pc, #16]	; (800292c <vcom_ReceiveInit+0x74>)
 800291a:	f005 fc67 	bl	80081ec <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 800291e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000428 	.word	0x20000428
 800292c:	200002d0 	.word	0x200002d0
 8002930:	20000420 	.word	0x20000420

08002934 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a05      	ldr	r2, [pc, #20]	; (8002958 <HAL_UART_TxCpltCallback+0x24>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d103      	bne.n	800294e <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8002946:	4b05      	ldr	r3, [pc, #20]	; (800295c <HAL_UART_TxCpltCallback+0x28>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2000      	movs	r0, #0
 800294c:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	40004400 	.word	0x40004400
 800295c:	20000424 	.word	0x20000424

08002960 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a0d      	ldr	r2, [pc, #52]	; (80029a4 <HAL_UART_RxCpltCallback+0x44>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d113      	bne.n	800299a <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002972:	4b0d      	ldr	r3, [pc, #52]	; (80029a8 <HAL_UART_RxCpltCallback+0x48>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00a      	beq.n	8002990 <HAL_UART_RxCpltCallback+0x30>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002980:	2b00      	cmp	r3, #0
 8002982:	d105      	bne.n	8002990 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002984:	4b08      	ldr	r3, [pc, #32]	; (80029a8 <HAL_UART_RxCpltCallback+0x48>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2200      	movs	r2, #0
 800298a:	2101      	movs	r1, #1
 800298c:	4807      	ldr	r0, [pc, #28]	; (80029ac <HAL_UART_RxCpltCallback+0x4c>)
 800298e:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002990:	2201      	movs	r2, #1
 8002992:	4906      	ldr	r1, [pc, #24]	; (80029ac <HAL_UART_RxCpltCallback+0x4c>)
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f005 fc29 	bl	80081ec <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	40004400 	.word	0x40004400
 80029a8:	20000428 	.word	0x20000428
 80029ac:	20000420 	.word	0x20000420

080029b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80029b0:	480d      	ldr	r0, [pc, #52]	; (80029e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80029b4:	f7ff fade 	bl	8001f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029b8:	480c      	ldr	r0, [pc, #48]	; (80029ec <LoopForever+0x6>)
  ldr r1, =_edata
 80029ba:	490d      	ldr	r1, [pc, #52]	; (80029f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80029bc:	4a0d      	ldr	r2, [pc, #52]	; (80029f4 <LoopForever+0xe>)
  movs r3, #0
 80029be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029c0:	e002      	b.n	80029c8 <LoopCopyDataInit>

080029c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029c6:	3304      	adds	r3, #4

080029c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029cc:	d3f9      	bcc.n	80029c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ce:	4a0a      	ldr	r2, [pc, #40]	; (80029f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80029d0:	4c0a      	ldr	r4, [pc, #40]	; (80029fc <LoopForever+0x16>)
  movs r3, #0
 80029d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029d4:	e001      	b.n	80029da <LoopFillZerobss>

080029d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029d8:	3204      	adds	r2, #4

080029da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029dc:	d3fb      	bcc.n	80029d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80029de:	f01a fd8f 	bl	801d500 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029e2:	f7fe fe4b 	bl	800167c <main>

080029e6 <LoopForever>:

LoopForever:
    b LoopForever
 80029e6:	e7fe      	b.n	80029e6 <LoopForever>
  ldr   r0, =_estack
 80029e8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80029ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029f0:	200001b4 	.word	0x200001b4
  ldr r2, =_sidata
 80029f4:	0801efbc 	.word	0x0801efbc
  ldr r2, =_sbss
 80029f8:	200001b4 	.word	0x200001b4
  ldr r4, =_ebss
 80029fc:	20002294 	.word	0x20002294

08002a00 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a00:	e7fe      	b.n	8002a00 <ADC_IRQHandler>

08002a02 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002a08:	1d3b      	adds	r3, r7, #4
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	60da      	str	r2, [r3, #12]
 8002a14:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002a16:	2310      	movs	r3, #16
 8002a18:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a22:	2303      	movs	r3, #3
 8002a24:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002a26:	1d3b      	adds	r3, r7, #4
 8002a28:	4619      	mov	r1, r3
 8002a2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a2e:	f002 f8e3 	bl	8004bf8 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002a32:	2320      	movs	r3, #32
 8002a34:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002a36:	1d3b      	adds	r3, r7, #4
 8002a38:	4619      	mov	r1, r3
 8002a3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a3e:	f002 f8db 	bl	8004bf8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002a42:	2200      	movs	r2, #0
 8002a44:	2120      	movs	r1, #32
 8002a46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a4a:	f002 fb03 	bl	8005054 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2110      	movs	r1, #16
 8002a52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a56:	f002 fafd 	bl	8005054 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d83f      	bhi.n	8002af4 <BSP_RADIO_ConfigRFSwitch+0x90>
 8002a74:	a201      	add	r2, pc, #4	; (adr r2, 8002a7c <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7a:	bf00      	nop
 8002a7c:	08002a8d 	.word	0x08002a8d
 8002a80:	08002aa7 	.word	0x08002aa7
 8002a84:	08002ac1 	.word	0x08002ac1
 8002a88:	08002adb 	.word	0x08002adb
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	2110      	movs	r1, #16
 8002a90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a94:	f002 fade 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2120      	movs	r1, #32
 8002a9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aa0:	f002 fad8 	bl	8005054 <HAL_GPIO_WritePin>
      break;      
 8002aa4:	e027      	b.n	8002af6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	2110      	movs	r1, #16
 8002aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aae:	f002 fad1 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2120      	movs	r1, #32
 8002ab6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aba:	f002 facb 	bl	8005054 <HAL_GPIO_WritePin>
      break;
 8002abe:	e01a      	b.n	8002af6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	2110      	movs	r1, #16
 8002ac4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ac8:	f002 fac4 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002acc:	2201      	movs	r2, #1
 8002ace:	2120      	movs	r1, #32
 8002ad0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ad4:	f002 fabe 	bl	8005054 <HAL_GPIO_WritePin>
      break;
 8002ad8:	e00d      	b.n	8002af6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002ada:	2200      	movs	r2, #0
 8002adc:	2110      	movs	r1, #16
 8002ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ae2:	f002 fab7 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	2120      	movs	r1, #32
 8002aea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002aee:	f002 fab1 	bl	8005054 <HAL_GPIO_WritePin>
      break;
 8002af2:	e000      	b.n	8002af6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002af4:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002b04:	2302      	movs	r3, #2
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8002b12:	2301      	movs	r3, #1
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8002b20:	2301      	movs	r3, #1
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr

08002b2a <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b085      	sub	sp, #20
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	4603      	mov	r3, r0
 8002b32:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d102      	bne.n	8002b40 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8002b3a:	230f      	movs	r3, #15
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	e001      	b.n	8002b44 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8002b40:	2316      	movs	r3, #22
 8002b42:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002b44:	68fb      	ldr	r3, [r7, #12]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr

08002b50 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	4a03      	ldr	r2, [pc, #12]	; (8002b68 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002b5a:	f023 0301 	bic.w	r3, r3, #1
 8002b5e:	6053      	str	r3, [r2, #4]
}
 8002b60:	bf00      	nop
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	e0042000 	.word	0xe0042000

08002b6c <LL_DBGMCU_DisableDBGStopMode>:
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002b70:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	4a03      	ldr	r2, [pc, #12]	; (8002b84 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002b76:	f023 0302 	bic.w	r3, r3, #2
 8002b7a:	6053      	str	r3, [r2, #4]
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr
 8002b84:	e0042000 	.word	0xe0042000

08002b88 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002b8c:	4b04      	ldr	r3, [pc, #16]	; (8002ba0 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	4a03      	ldr	r2, [pc, #12]	; (8002ba0 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002b92:	f023 0304 	bic.w	r3, r3, #4
 8002b96:	6053      	str	r3, [r2, #4]
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	e0042000 	.word	0xe0042000

08002ba4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bae:	2003      	movs	r0, #3
 8002bb0:	f001 f994 	bl	8003edc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002bb4:	f003 ff78 	bl	8006aa8 <HAL_RCC_GetHCLKFreq>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	4a09      	ldr	r2, [pc, #36]	; (8002be0 <HAL_Init+0x3c>)
 8002bbc:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bbe:	200f      	movs	r0, #15
 8002bc0:	f7ff f8ce 	bl	8001d60 <HAL_InitTick>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d002      	beq.n	8002bd0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	71fb      	strb	r3, [r7, #7]
 8002bce:	e001      	b.n	8002bd4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bd0:	f7fe fe8c 	bl	80018ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	20000000 	.word	0x20000000

08002be4 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002be8:	4b02      	ldr	r3, [pc, #8]	; (8002bf4 <HAL_GetUIDw0+0x10>)
 8002bea:	681b      	ldr	r3, [r3, #0]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr
 8002bf4:	1fff7590 	.word	0x1fff7590

08002bf8 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002bfc:	4b02      	ldr	r3, [pc, #8]	; (8002c08 <HAL_GetUIDw1+0x10>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	1fff7594 	.word	0x1fff7594

08002c0c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002c10:	4b02      	ldr	r3, [pc, #8]	; (8002c1c <HAL_GetUIDw2+0x10>)
 8002c12:	681b      	ldr	r3, [r3, #0]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	1fff7598 	.word	0x1fff7598

08002c20 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8002c24:	f7ff ff94 	bl	8002b50 <LL_DBGMCU_DisableDBGSleepMode>
}
 8002c28:	bf00      	nop
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8002c30:	f7ff ff9c 	bl	8002b6c <LL_DBGMCU_DisableDBGStopMode>
}
 8002c34:	bf00      	nop
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8002c3c:	f7ff ffa4 	bl	8002b88 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	601a      	str	r2, [r3, #0]
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bc80      	pop	{r7}
 8002c80:	4770      	bx	lr

08002c82 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b085      	sub	sp, #20
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	60f8      	str	r0, [r7, #12]
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	695a      	ldr	r2, [r3, #20]
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2107      	movs	r1, #7
 8002c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	401a      	ands	r2, r3
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	6879      	ldr	r1, [r7, #4]
 8002caa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cae:	431a      	orrs	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr

08002cbe <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	695a      	ldr	r2, [r3, #20]
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	f003 0304 	and.w	r3, r3, #4
 8002cd2:	2107      	movs	r1, #7
 8002cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd8:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr

08002cee <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d02:	2301      	movs	r3, #1
 8002d04:	e000      	b.n	8002d08 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr

08002d12 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b085      	sub	sp, #20
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	60b9      	str	r1, [r7, #8]
 8002d1c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	f003 031f 	and.w	r3, r3, #31
 8002d28:	210f      	movs	r1, #15
 8002d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	401a      	ands	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	0e9b      	lsrs	r3, r3, #26
 8002d36:	f003 010f 	and.w	r1, r3, #15
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	f003 031f 	and.w	r3, r3, #31
 8002d40:	fa01 f303 	lsl.w	r3, r1, r3
 8002d44:	431a      	orrs	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d4a:	bf00      	nop
 8002d4c:	3714      	adds	r7, #20
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr

08002d78 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	401a      	ands	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bc80      	pop	{r7}
 8002d9c:	4770      	bx	lr

08002d9e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b085      	sub	sp, #20
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	60f8      	str	r0, [r7, #12]
 8002da6:	60b9      	str	r1, [r7, #8]
 8002da8:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	695a      	ldr	r2, [r3, #20]
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	43db      	mvns	r3, r3
 8002db4:	401a      	ands	r2, r3
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	0219      	lsls	r1, r3, #8
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	400b      	ands	r3, r1
 8002dbe:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002dc2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002dcc:	bf00      	nop
 8002dce:	3714      	adds	r7, #20
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr

08002dd6 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002de6:	f023 0317 	bic.w	r3, r3, #23
 8002dea:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr

08002dfc <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002e0c:	f023 0317 	bic.w	r3, r3, #23
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6093      	str	r3, [r2, #8]
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr

08002e1e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b083      	sub	sp, #12
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e32:	d101      	bne.n	8002e38 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002e34:	2301      	movs	r3, #1
 8002e36:	e000      	b.n	8002e3a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr

08002e44 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e54:	f023 0317 	bic.w	r3, r3, #23
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bc80      	pop	{r7}
 8002e68:	4770      	bx	lr

08002e6a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e7a:	f023 0317 	bic.w	r3, r3, #23
 8002e7e:	f043 0202 	orr.w	r2, r3, #2
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002e86:	bf00      	nop
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr

08002e90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <LL_ADC_IsEnabled+0x18>
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e000      	b.n	8002eaa <LL_ADC_IsEnabled+0x1a>
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr

08002eb4 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d101      	bne.n	8002ecc <LL_ADC_IsDisableOngoing+0x18>
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e000      	b.n	8002ece <LL_ADC_IsDisableOngoing+0x1a>
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr

08002ed8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ee8:	f023 0317 	bic.w	r3, r3, #23
 8002eec:	f043 0204 	orr.w	r2, r3, #4
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr

08002efe <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f0e:	f023 0317 	bic.w	r3, r3, #23
 8002f12:	f043 0210 	orr.w	r2, r3, #16
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr

08002f24 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 0304 	and.w	r3, r3, #4
 8002f34:	2b04      	cmp	r3, #4
 8002f36:	d101      	bne.n	8002f3c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e000      	b.n	8002f3e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bc80      	pop	{r7}
 8002f46:	4770      	bx	lr

08002f48 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f50:	2300      	movs	r3, #0
 8002f52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8002f54:	2300      	movs	r3, #0
 8002f56:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e19e      	b.n	80032a8 <HAL_ADC_Init+0x360>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d109      	bne.n	8002f8c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f7fe f863 	bl	8001044 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff ff44 	bl	8002e1e <LL_ADC_IsInternalRegulatorEnabled>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d115      	bne.n	8002fc8 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff ff18 	bl	8002dd6 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fa6:	4b99      	ldr	r3, [pc, #612]	; (800320c <HAL_ADC_Init+0x2c4>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	099b      	lsrs	r3, r3, #6
 8002fac:	4a98      	ldr	r2, [pc, #608]	; (8003210 <HAL_ADC_Init+0x2c8>)
 8002fae:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb2:	099b      	lsrs	r3, r3, #6
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002fba:	e002      	b.n	8002fc2 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f9      	bne.n	8002fbc <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff ff26 	bl	8002e1e <LL_ADC_IsInternalRegulatorEnabled>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10d      	bne.n	8002ff4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fdc:	f043 0210 	orr.w	r2, r3, #16
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe8:	f043 0201 	orr.w	r2, r3, #1
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff93 	bl	8002f24 <LL_ADC_REG_IsConversionOngoing>
 8002ffe:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	2b00      	cmp	r3, #0
 800300a:	f040 8144 	bne.w	8003296 <HAL_ADC_Init+0x34e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2b00      	cmp	r3, #0
 8003012:	f040 8140 	bne.w	8003296 <HAL_ADC_Init+0x34e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800301e:	f043 0202 	orr.w	r2, r3, #2
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff ff30 	bl	8002e90 <LL_ADC_IsEnabled>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	f040 80a7 	bne.w	8003186 <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	7e1b      	ldrb	r3, [r3, #24]
 8003040:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003042:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	7e5b      	ldrb	r3, [r3, #25]
 8003048:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800304a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	7e9b      	ldrb	r3, [r3, #26]
 8003050:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003052:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003058:	2a00      	cmp	r2, #0
 800305a:	d002      	beq.n	8003062 <HAL_ADC_Init+0x11a>
 800305c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003060:	e000      	b.n	8003064 <HAL_ADC_Init+0x11c>
 8003062:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003064:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800306a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	2b00      	cmp	r3, #0
 8003072:	da04      	bge.n	800307e <HAL_ADC_Init+0x136>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800307c:	e001      	b.n	8003082 <HAL_ADC_Init+0x13a>
 800307e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                   hadc->Init.DataAlign                                           |
 8003082:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800308a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800308c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	4313      	orrs	r3, r2
 8003092:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f893 3020 	ldrb.w	r3, [r3, #32]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d114      	bne.n	80030c8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	7e9b      	ldrb	r3, [r3, #26]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d104      	bne.n	80030b0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ac:	61bb      	str	r3, [r7, #24]
 80030ae:	e00b      	b.n	80030c8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b4:	f043 0220 	orr.w	r2, r3, #32
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c0:	f043 0201 	orr.w	r2, r3, #1
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d009      	beq.n	80030e4 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80030dc:	4313      	orrs	r3, r2
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 80030ee:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6812      	ldr	r2, [r2, #0]
 80030f6:	69b9      	ldr	r1, [r7, #24]
 80030f8:	430b      	orrs	r3, r1
 80030fa:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003108:	4313      	orrs	r3, r2
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	4313      	orrs	r3, r2
 800310e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003116:	2b01      	cmp	r3, #1
 8003118:	d111      	bne.n	800313e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003126:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 800312c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003132:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	4313      	orrs	r3, r2
 8003138:	f043 0301 	orr.w	r3, r3, #1
 800313c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	691a      	ldr	r2, [r3, #16]
 8003144:	4b33      	ldr	r3, [pc, #204]	; (8003214 <HAL_ADC_Init+0x2cc>)
 8003146:	4013      	ands	r3, r2
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	6812      	ldr	r2, [r2, #0]
 800314c:	6979      	ldr	r1, [r7, #20]
 800314e:	430b      	orrs	r3, r1
 8003150:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800315a:	d014      	beq.n	8003186 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003164:	d00f      	beq.n	8003186 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800316a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800316e:	d00a      	beq.n	8003186 <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003170:	4b29      	ldr	r3, [pc, #164]	; (8003218 <HAL_ADC_Init+0x2d0>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003180:	4925      	ldr	r1, [pc, #148]	; (8003218 <HAL_ADC_Init+0x2d0>)
 8003182:	4313      	orrs	r3, r2
 8003184:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800318e:	461a      	mov	r2, r3
 8003190:	2100      	movs	r1, #0
 8003192:	f7ff fd76 	bl	8002c82 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319e:	461a      	mov	r2, r3
 80031a0:	491e      	ldr	r1, [pc, #120]	; (800321c <HAL_ADC_Init+0x2d4>)
 80031a2:	f7ff fd6e 	bl	8002c82 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d108      	bne.n	80031c0 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f062 020f 	orn	r2, r2, #15
 80031bc:	629a      	str	r2, [r3, #40]	; 0x28
 80031be:	e042      	b.n	8003246 <HAL_ADC_Init+0x2fe>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	691b      	ldr	r3, [r3, #16]
 80031c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031c8:	d13d      	bne.n	8003246 <HAL_ADC_Init+0x2fe>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80031ca:	2300      	movs	r3, #0
 80031cc:	613b      	str	r3, [r7, #16]
 80031ce:	e00c      	b.n	80031ea <HAL_ADC_Init+0x2a2>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	fa22 f303 	lsr.w	r3, r2, r3
 80031dc:	f003 030f 	and.w	r3, r3, #15
 80031e0:	2b0f      	cmp	r3, #15
 80031e2:	d006      	beq.n	80031f2 <HAL_ADC_Init+0x2aa>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	3301      	adds	r3, #1
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	2b07      	cmp	r3, #7
 80031ee:	d9ef      	bls.n	80031d0 <HAL_ADC_Init+0x288>
 80031f0:	e000      	b.n	80031f4 <HAL_ADC_Init+0x2ac>
            ADC_CHSELR_SQ1)
        {
          break;
 80031f2:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d112      	bne.n	8003220 <HAL_ADC_Init+0x2d8>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f062 020f 	orn	r2, r2, #15
 8003208:	629a      	str	r2, [r3, #40]	; 0x28
 800320a:	e01c      	b.n	8003246 <HAL_ADC_Init+0x2fe>
 800320c:	20000000 	.word	0x20000000
 8003210:	053e2d63 	.word	0x053e2d63
 8003214:	1ffffc02 	.word	0x1ffffc02
 8003218:	40012708 	.word	0x40012708
 800321c:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	69db      	ldr	r3, [r3, #28]
 800322a:	3b01      	subs	r3, #1
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	f003 031c 	and.w	r3, r3, #28
 8003232:	f06f 020f 	mvn.w	r2, #15
 8003236:	fa02 f103 	lsl.w	r1, r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2100      	movs	r1, #0
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff fd36 	bl	8002cbe <LL_ADC_GetSamplingTimeCommonChannels>
 8003252:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003258:	429a      	cmp	r2, r3
 800325a:	d10b      	bne.n	8003274 <HAL_ADC_Init+0x32c>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003266:	f023 0303 	bic.w	r3, r3, #3
 800326a:	f043 0201 	orr.w	r2, r3, #1
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003272:	e018      	b.n	80032a6 <HAL_ADC_Init+0x35e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003278:	f023 0312 	bic.w	r3, r3, #18
 800327c:	f043 0210 	orr.w	r2, r3, #16
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003288:	f043 0201 	orr.w	r2, r3, #1
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003294:	e007      	b.n	80032a6 <HAL_ADC_Init+0x35e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329a:	f043 0210 	orr.w	r2, r3, #16
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 80032a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3720      	adds	r7, #32
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e06a      	b.n	8003398 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c6:	f043 0202 	orr.w	r2, r3, #2
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fabe 	bl	8003850 <ADC_ConversionStop>
 80032d4:	4603      	mov	r3, r0
 80032d6:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80032d8:	7bfb      	ldrb	r3, [r7, #15]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d10f      	bne.n	80032fe <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 fb82 	bl	80039e8 <ADC_Disable>
 80032e4:	4603      	mov	r3, r0
 80032e6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80032e8:	7bfb      	ldrb	r3, [r7, #15]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d102      	bne.n	80032f4 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff fd7f 	bl	8002dfc <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6812      	ldr	r2, [r2, #0]
 8003308:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 800330c:	f023 0303 	bic.w	r3, r3, #3
 8003310:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f240 329f 	movw	r2, #927	; 0x39f
 800331a:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68d9      	ldr	r1, [r3, #12]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	4b1e      	ldr	r3, [pc, #120]	; (80033a0 <HAL_ADC_DeInit+0xf0>)
 8003328:	400b      	ands	r3, r1
 800332a:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	691a      	ldr	r2, [r3, #16]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800333a:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	695a      	ldr	r2, [r3, #20]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0207 	bic.w	r2, r2, #7
 800334a:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6a1a      	ldr	r2, [r3, #32]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 800335a:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2200      	movs	r2, #0
 8003368:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800336a:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <HAL_ADC_DeInit+0xf4>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a0d      	ldr	r2, [pc, #52]	; (80033a4 <HAL_ADC_DeInit+0xf4>)
 8003370:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8003374:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7fd fe78 	bl	800106c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	659a      	str	r2, [r3, #88]	; 0x58

  __HAL_UNLOCK(hadc);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003396:	7bfb      	ldrb	r3, [r7, #15]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	833e0200 	.word	0x833e0200
 80033a4:	40012708 	.word	0x40012708

080033a8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff fdb5 	bl	8002f24 <LL_ADC_REG_IsConversionOngoing>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d132      	bne.n	8003426 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_ADC_Start+0x26>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e02e      	b.n	800342c <HAL_ADC_Start+0x84>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 fa80 	bl	80038dc <ADC_Enable>
 80033dc:	4603      	mov	r3, r0
 80033de:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d11a      	bne.n	800341c <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80033ee:	f023 0301 	bic.w	r3, r3, #1
 80033f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	221c      	movs	r2, #28
 8003406:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff fd5f 	bl	8002ed8 <LL_ADC_REG_StartConversion>
 800341a:	e006      	b.n	800342a <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003424:	e001      	b.n	800342a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003426:	2302      	movs	r3, #2
 8003428:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 800342a:	7bfb      	ldrb	r3, [r7, #15]
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003442:	2b01      	cmp	r3, #1
 8003444:	d101      	bne.n	800344a <HAL_ADC_Stop+0x16>
 8003446:	2302      	movs	r3, #2
 8003448:	e022      	b.n	8003490 <HAL_ADC_Stop+0x5c>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f9fc 	bl	8003850 <ADC_ConversionStop>
 8003458:	4603      	mov	r3, r0
 800345a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800345c:	7bfb      	ldrb	r3, [r7, #15]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d111      	bne.n	8003486 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 fac0 	bl	80039e8 <ADC_Disable>
 8003468:	4603      	mov	r3, r0
 800346a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800346c:	7bfb      	ldrb	r3, [r7, #15]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d109      	bne.n	8003486 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003476:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	f043 0201 	orr.w	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 800348e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d102      	bne.n	80034b0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80034aa:	2308      	movs	r3, #8
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	e010      	b.n	80034d2 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d007      	beq.n	80034ce <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034c2:	f043 0220 	orr.w	r2, r3, #32
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e077      	b.n	80035be <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80034ce:	2304      	movs	r3, #4
 80034d0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80034d2:	f7fe fc4f 	bl	8001d74 <HAL_GetTick>
 80034d6:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80034d8:	e021      	b.n	800351e <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e0:	d01d      	beq.n	800351e <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80034e2:	f7fe fc47 	bl	8001d74 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d302      	bcc.n	80034f8 <HAL_ADC_PollForConversion+0x60>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d112      	bne.n	800351e <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4013      	ands	r3, r2
 8003502:	2b00      	cmp	r3, #0
 8003504:	d10b      	bne.n	800351e <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350a:	f043 0204 	orr.w	r2, r3, #4
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e04f      	b.n	80035be <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4013      	ands	r3, r2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d0d6      	beq.n	80034da <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003530:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fbd6 	bl	8002cee <LL_ADC_REG_IsTriggerSourceSWStart>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d031      	beq.n	80035ac <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	7e9b      	ldrb	r3, [r3, #26]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d12d      	bne.n	80035ac <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0308 	and.w	r3, r3, #8
 800355a:	2b08      	cmp	r3, #8
 800355c:	d126      	bne.n	80035ac <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff fcde 	bl	8002f24 <LL_ADC_REG_IsConversionOngoing>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d112      	bne.n	8003594 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 020c 	bic.w	r2, r2, #12
 800357c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003582:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	f043 0201 	orr.w	r2, r3, #1
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	659a      	str	r2, [r3, #88]	; 0x58
 8003592:	e00b      	b.n	80035ac <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003598:	f043 0220 	orr.w	r2, r3, #32
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a4:	f043 0201 	orr.w	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	7e1b      	ldrb	r3, [r3, #24]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d103      	bne.n	80035bc <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	220c      	movs	r2, #12
 80035ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3710      	adds	r7, #16
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	bc80      	pop	{r7}
 80035dc:	4770      	bx	lr
	...

080035e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b088      	sub	sp, #32
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035ea:	2300      	movs	r3, #0
 80035ec:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80035ee:	2300      	movs	r3, #0
 80035f0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003600:	2b01      	cmp	r3, #1
 8003602:	d101      	bne.n	8003608 <HAL_ADC_ConfigChannel+0x28>
 8003604:	2302      	movs	r3, #2
 8003606:	e110      	b.n	800382a <HAL_ADC_ConfigChannel+0x24a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff fc85 	bl	8002f24 <LL_ADC_REG_IsConversionOngoing>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	f040 80f7 	bne.w	8003810 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	2b02      	cmp	r3, #2
 8003628:	f000 80b1 	beq.w	800378e <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003634:	d004      	beq.n	8003640 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800363a:	4a7e      	ldr	r2, [pc, #504]	; (8003834 <HAL_ADC_ConfigChannel+0x254>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d108      	bne.n	8003652 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4619      	mov	r1, r3
 800364a:	4610      	mov	r0, r2
 800364c:	f7ff fb82 	bl	8002d54 <LL_ADC_REG_SetSequencerChAdd>
 8003650:	e041      	b.n	80036d6 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f003 031f 	and.w	r3, r3, #31
 800365e:	210f      	movs	r1, #15
 8003660:	fa01 f303 	lsl.w	r3, r1, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	401a      	ands	r2, r3
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003670:	2b00      	cmp	r3, #0
 8003672:	d105      	bne.n	8003680 <HAL_ADC_ConfigChannel+0xa0>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	0e9b      	lsrs	r3, r3, #26
 800367a:	f003 031f 	and.w	r3, r3, #31
 800367e:	e011      	b.n	80036a4 <HAL_ADC_ConfigChannel+0xc4>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	fa93 f3a3 	rbit	r3, r3
 800368c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003698:	2320      	movs	r3, #32
 800369a:	e003      	b.n	80036a4 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	fab3 f383 	clz	r3, r3
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	6839      	ldr	r1, [r7, #0]
 80036a6:	6849      	ldr	r1, [r1, #4]
 80036a8:	f001 011f 	and.w	r1, r1, #31
 80036ac:	408b      	lsls	r3, r1
 80036ae:	431a      	orrs	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	089b      	lsrs	r3, r3, #2
 80036ba:	1c5a      	adds	r2, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d808      	bhi.n	80036d6 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6818      	ldr	r0, [r3, #0]
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	6859      	ldr	r1, [r3, #4]
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	461a      	mov	r2, r3
 80036d2:	f7ff fb1e 	bl	8002d12 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6818      	ldr	r0, [r3, #0]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	6819      	ldr	r1, [r3, #0]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	461a      	mov	r2, r3
 80036e4:	f7ff fb5b 	bl	8002d9e <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f280 8097 	bge.w	8003820 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036f2:	4851      	ldr	r0, [pc, #324]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 80036f4:	f7ff fab8 	bl	8002c68 <LL_ADC_GetCommonPathInternalCh>
 80036f8:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a4f      	ldr	r2, [pc, #316]	; (800383c <HAL_ADC_ConfigChannel+0x25c>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d120      	bne.n	8003746 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003704:	69bb      	ldr	r3, [r7, #24]
 8003706:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800370a:	2b00      	cmp	r3, #0
 800370c:	d11b      	bne.n	8003746 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003714:	4619      	mov	r1, r3
 8003716:	4848      	ldr	r0, [pc, #288]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 8003718:	f7ff fa94 	bl	8002c44 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800371c:	4b48      	ldr	r3, [pc, #288]	; (8003840 <HAL_ADC_ConfigChannel+0x260>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	099b      	lsrs	r3, r3, #6
 8003722:	4a48      	ldr	r2, [pc, #288]	; (8003844 <HAL_ADC_ConfigChannel+0x264>)
 8003724:	fba2 2303 	umull	r2, r3, r2, r3
 8003728:	099b      	lsrs	r3, r3, #6
 800372a:	1c5a      	adds	r2, r3, #1
 800372c:	4613      	mov	r3, r2
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	4413      	add	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003736:	e002      	b.n	800373e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	3b01      	subs	r3, #1
 800373c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1f9      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003744:	e06c      	b.n	8003820 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a3f      	ldr	r2, [pc, #252]	; (8003848 <HAL_ADC_ConfigChannel+0x268>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d10c      	bne.n	800376a <HAL_ADC_ConfigChannel+0x18a>
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d107      	bne.n	800376a <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003760:	4619      	mov	r1, r3
 8003762:	4835      	ldr	r0, [pc, #212]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 8003764:	f7ff fa6e 	bl	8002c44 <LL_ADC_SetCommonPathInternalCh>
 8003768:	e05a      	b.n	8003820 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a37      	ldr	r2, [pc, #220]	; (800384c <HAL_ADC_ConfigChannel+0x26c>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d155      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800377a:	2b00      	cmp	r3, #0
 800377c:	d150      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003784:	4619      	mov	r1, r3
 8003786:	482c      	ldr	r0, [pc, #176]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 8003788:	f7ff fa5c 	bl	8002c44 <LL_ADC_SetCommonPathInternalCh>
 800378c:	e048      	b.n	8003820 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003796:	d004      	beq.n	80037a2 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800379c:	4a25      	ldr	r2, [pc, #148]	; (8003834 <HAL_ADC_ConfigChannel+0x254>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d107      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4619      	mov	r1, r3
 80037ac:	4610      	mov	r0, r2
 80037ae:	f7ff fae3 	bl	8002d78 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	da32      	bge.n	8003820 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037ba:	481f      	ldr	r0, [pc, #124]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 80037bc:	f7ff fa54 	bl	8002c68 <LL_ADC_GetCommonPathInternalCh>
 80037c0:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1d      	ldr	r2, [pc, #116]	; (800383c <HAL_ADC_ConfigChannel+0x25c>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d107      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80037d2:	4619      	mov	r1, r3
 80037d4:	4818      	ldr	r0, [pc, #96]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 80037d6:	f7ff fa35 	bl	8002c44 <LL_ADC_SetCommonPathInternalCh>
 80037da:	e021      	b.n	8003820 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a19      	ldr	r2, [pc, #100]	; (8003848 <HAL_ADC_ConfigChannel+0x268>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d107      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037ec:	4619      	mov	r1, r3
 80037ee:	4812      	ldr	r0, [pc, #72]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 80037f0:	f7ff fa28 	bl	8002c44 <LL_ADC_SetCommonPathInternalCh>
 80037f4:	e014      	b.n	8003820 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a14      	ldr	r2, [pc, #80]	; (800384c <HAL_ADC_ConfigChannel+0x26c>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d10f      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003806:	4619      	mov	r1, r3
 8003808:	480b      	ldr	r0, [pc, #44]	; (8003838 <HAL_ADC_ConfigChannel+0x258>)
 800380a:	f7ff fa1b 	bl	8002c44 <LL_ADC_SetCommonPathInternalCh>
 800380e:	e007      	b.n	8003820 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003814:	f043 0220 	orr.w	r2, r3, #32
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003828:	7ffb      	ldrb	r3, [r7, #31]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3720      	adds	r7, #32
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	80000004 	.word	0x80000004
 8003838:	40012708 	.word	0x40012708
 800383c:	b0001000 	.word	0xb0001000
 8003840:	20000000 	.word	0x20000000
 8003844:	053e2d63 	.word	0x053e2d63
 8003848:	b8004000 	.word	0xb8004000
 800384c:	b4002000 	.word	0xb4002000

08003850 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4618      	mov	r0, r3
 800385e:	f7ff fb61 	bl	8002f24 <LL_ADC_REG_IsConversionOngoing>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d033      	beq.n	80038d0 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4618      	mov	r0, r3
 800386e:	f7ff fb21 	bl	8002eb4 <LL_ADC_IsDisableOngoing>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d104      	bne.n	8003882 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff fb3e 	bl	8002efe <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003882:	f7fe fa77 	bl	8001d74 <HAL_GetTick>
 8003886:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003888:	e01b      	b.n	80038c2 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800388a:	f7fe fa73 	bl	8001d74 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d914      	bls.n	80038c2 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 0304 	and.w	r3, r3, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00d      	beq.n	80038c2 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038aa:	f043 0210 	orr.w	r2, r3, #16
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b6:	f043 0201 	orr.w	r2, r3, #1
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e007      	b.n	80038d2 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f003 0304 	and.w	r3, r3, #4
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1dc      	bne.n	800388a <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
	...

080038dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff facf 	bl	8002e90 <LL_ADC_IsEnabled>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d169      	bne.n	80039cc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	4b36      	ldr	r3, [pc, #216]	; (80039d8 <ADC_Enable+0xfc>)
 8003900:	4013      	ands	r3, r2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00d      	beq.n	8003922 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800390a:	f043 0210 	orr.w	r2, r3, #16
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003916:	f043 0201 	orr.w	r2, r3, #1
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e055      	b.n	80039ce <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff fa8c 	bl	8002e44 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800392c:	482b      	ldr	r0, [pc, #172]	; (80039dc <ADC_Enable+0x100>)
 800392e:	f7ff f99b 	bl	8002c68 <LL_ADC_GetCommonPathInternalCh>
 8003932:	4603      	mov	r3, r0
 8003934:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00f      	beq.n	800395c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800393c:	4b28      	ldr	r3, [pc, #160]	; (80039e0 <ADC_Enable+0x104>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	099b      	lsrs	r3, r3, #6
 8003942:	4a28      	ldr	r2, [pc, #160]	; (80039e4 <ADC_Enable+0x108>)
 8003944:	fba2 2303 	umull	r2, r3, r2, r3
 8003948:	099b      	lsrs	r3, r3, #6
 800394a:	3301      	adds	r3, #1
 800394c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800394e:	e002      	b.n	8003956 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	3b01      	subs	r3, #1
 8003954:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f9      	bne.n	8003950 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	7e5b      	ldrb	r3, [r3, #25]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d033      	beq.n	80039cc <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003964:	f7fe fa06 	bl	8001d74 <HAL_GetTick>
 8003968:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800396a:	e028      	b.n	80039be <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fa8d 	bl	8002e90 <LL_ADC_IsEnabled>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d104      	bne.n	8003986 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fa5f 	bl	8002e44 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003986:	f7fe f9f5 	bl	8001d74 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d914      	bls.n	80039be <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d00d      	beq.n	80039be <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a6:	f043 0210 	orr.w	r2, r3, #16
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b2:	f043 0201 	orr.w	r2, r3, #1
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e007      	b.n	80039ce <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d1cf      	bne.n	800396c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039cc:	2300      	movs	r3, #0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	80000017 	.word	0x80000017
 80039dc:	40012708 	.word	0x40012708
 80039e0:	20000000 	.word	0x20000000
 80039e4:	053e2d63 	.word	0x053e2d63

080039e8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff fa5d 	bl	8002eb4 <LL_ADC_IsDisableOngoing>
 80039fa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff fa45 	bl	8002e90 <LL_ADC_IsEnabled>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d047      	beq.n	8003a9c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d144      	bne.n	8003a9c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 0305 	and.w	r3, r3, #5
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d10c      	bne.n	8003a3a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff fa20 	bl	8002e6a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	2203      	movs	r2, #3
 8003a30:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a32:	f7fe f99f 	bl	8001d74 <HAL_GetTick>
 8003a36:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a38:	e029      	b.n	8003a8e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a3e:	f043 0210 	orr.w	r2, r3, #16
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4a:	f043 0201 	orr.w	r2, r3, #1
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e023      	b.n	8003a9e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a56:	f7fe f98d 	bl	8001d74 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d914      	bls.n	8003a8e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00d      	beq.n	8003a8e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a76:	f043 0210 	orr.w	r2, r3, #16
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a82:	f043 0201 	orr.w	r2, r3, #1
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e007      	b.n	8003a9e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1dc      	bne.n	8003a56 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <LL_ADC_SetCalibrationFactor>:
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b083      	sub	sp, #12
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003ab6:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr

08003ace <LL_ADC_GetCalibrationFactor>:
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr

08003aea <LL_ADC_Enable>:
{
 8003aea:	b480      	push	{r7}
 8003aec:	b083      	sub	sp, #12
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003afa:	f023 0317 	bic.w	r3, r3, #23
 8003afe:	f043 0201 	orr.w	r2, r3, #1
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	609a      	str	r2, [r3, #8]
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bc80      	pop	{r7}
 8003b0e:	4770      	bx	lr

08003b10 <LL_ADC_Disable>:
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b20:	f023 0317 	bic.w	r3, r3, #23
 8003b24:	f043 0202 	orr.w	r2, r3, #2
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	609a      	str	r2, [r3, #8]
}
 8003b2c:	bf00      	nop
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr

08003b36 <LL_ADC_IsEnabled>:
{
 8003b36:	b480      	push	{r7}
 8003b38:	b083      	sub	sp, #12
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <LL_ADC_IsEnabled+0x18>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <LL_ADC_IsEnabled+0x1a>
 8003b4e:	2300      	movs	r3, #0
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr

08003b5a <LL_ADC_StartCalibration>:
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b6a:	f023 0317 	bic.w	r3, r3, #23
 8003b6e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	609a      	str	r2, [r3, #8]
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr

08003b80 <LL_ADC_IsCalibrationOnGoing>:
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b94:	d101      	bne.n	8003b9a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003b96:	2301      	movs	r3, #1
 8003b98:	e000      	b.n	8003b9c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bc80      	pop	{r7}
 8003ba4:	4770      	bx	lr

08003ba6 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b088      	sub	sp, #32
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_ADCEx_Calibration_Start+0x1e>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e0b9      	b.n	8003d38 <HAL_ADCEx_Calibration_Start+0x192>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f7ff ff0b 	bl	80039e8 <ADC_Disable>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7ff ffab 	bl	8003b36 <LL_ADC_IsEnabled>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f040 809d 	bne.w	8003d22 <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003bf0:	f043 0202 	orr.w	r2, r3, #2
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68da      	ldr	r2, [r3, #12]
 8003bfe:	f248 0303 	movw	r3, #32771	; 0x8003
 8003c02:	4013      	ands	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6812      	ldr	r2, [r2, #0]
 8003c10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c14:	f023 0303 	bic.w	r3, r3, #3
 8003c18:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	61fb      	str	r3, [r7, #28]
 8003c1e:	e02e      	b.n	8003c7e <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7ff ff98 	bl	8003b5a <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c2a:	e014      	b.n	8003c56 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	3301      	adds	r3, #1
 8003c30:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003c38:	d30d      	bcc.n	8003c56 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c3e:	f023 0312 	bic.w	r3, r3, #18
 8003c42:	f043 0210 	orr.w	r2, r3, #16
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e070      	b.n	8003d38 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff ff90 	bl	8003b80 <LL_ADC_IsCalibrationOnGoing>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1e2      	bne.n	8003c2c <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff ff2f 	bl	8003ace <LL_ADC_GetCalibrationFactor>
 8003c70:	4602      	mov	r2, r0
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	4413      	add	r3, r2
 8003c76:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	2b07      	cmp	r3, #7
 8003c82:	d9cd      	bls.n	8003c20 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8c:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7ff ff29 	bl	8003aea <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	69b9      	ldr	r1, [r7, #24]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff ff01 	bl	8003aa6 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff ff31 	bl	8003b10 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cae:	f7fe f861 	bl	8001d74 <HAL_GetTick>
 8003cb2:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cb4:	e01c      	b.n	8003cf0 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cb6:	f7fe f85d 	bl	8001d74 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d915      	bls.n	8003cf0 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff ff34 	bl	8003b36 <LL_ADC_IsEnabled>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d00d      	beq.n	8003cf0 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd8:	f043 0210 	orr.w	r2, r3, #16
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce4:	f043 0201 	orr.w	r2, r3, #1
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e023      	b.n	8003d38 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7ff ff1e 	bl	8003b36 <LL_ADC_IsEnabled>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1da      	bne.n	8003cb6 <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68d9      	ldr	r1, [r3, #12]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d14:	f023 0303 	bic.w	r3, r3, #3
 8003d18:	f043 0201 	orr.w	r2, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	659a      	str	r2, [r3, #88]	; 0x58
 8003d20:	e005      	b.n	8003d2e <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d26:	f043 0210 	orr.w	r2, r3, #16
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8003d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3720      	adds	r7, #32
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f003 0307 	and.w	r3, r3, #7
 8003d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d50:	4b0c      	ldr	r3, [pc, #48]	; (8003d84 <__NVIC_SetPriorityGrouping+0x44>)
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d72:	4a04      	ldr	r2, [pc, #16]	; (8003d84 <__NVIC_SetPriorityGrouping+0x44>)
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	60d3      	str	r3, [r2, #12]
}
 8003d78:	bf00      	nop
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bc80      	pop	{r7}
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	e000ed00 	.word	0xe000ed00

08003d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d8c:	4b04      	ldr	r3, [pc, #16]	; (8003da0 <__NVIC_GetPriorityGrouping+0x18>)
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	0a1b      	lsrs	r3, r3, #8
 8003d92:	f003 0307 	and.w	r3, r3, #7
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	e000ed00 	.word	0xe000ed00

08003da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	db0b      	blt.n	8003dce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	f003 021f 	and.w	r2, r3, #31
 8003dbc:	4906      	ldr	r1, [pc, #24]	; (8003dd8 <__NVIC_EnableIRQ+0x34>)
 8003dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	2001      	movs	r0, #1
 8003dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bc80      	pop	{r7}
 8003dd6:	4770      	bx	lr
 8003dd8:	e000e100 	.word	0xe000e100

08003ddc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	4603      	mov	r3, r0
 8003de4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	db12      	blt.n	8003e14 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dee:	79fb      	ldrb	r3, [r7, #7]
 8003df0:	f003 021f 	and.w	r2, r3, #31
 8003df4:	490a      	ldr	r1, [pc, #40]	; (8003e20 <__NVIC_DisableIRQ+0x44>)
 8003df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfa:	095b      	lsrs	r3, r3, #5
 8003dfc:	2001      	movs	r0, #1
 8003dfe:	fa00 f202 	lsl.w	r2, r0, r2
 8003e02:	3320      	adds	r3, #32
 8003e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e08:	f3bf 8f4f 	dsb	sy
}
 8003e0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e0e:	f3bf 8f6f 	isb	sy
}
 8003e12:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	e000e100 	.word	0xe000e100

08003e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	6039      	str	r1, [r7, #0]
 8003e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	db0a      	blt.n	8003e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	b2da      	uxtb	r2, r3
 8003e3c:	490c      	ldr	r1, [pc, #48]	; (8003e70 <__NVIC_SetPriority+0x4c>)
 8003e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e42:	0112      	lsls	r2, r2, #4
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	440b      	add	r3, r1
 8003e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e4c:	e00a      	b.n	8003e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	4908      	ldr	r1, [pc, #32]	; (8003e74 <__NVIC_SetPriority+0x50>)
 8003e54:	79fb      	ldrb	r3, [r7, #7]
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	3b04      	subs	r3, #4
 8003e5c:	0112      	lsls	r2, r2, #4
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	440b      	add	r3, r1
 8003e62:	761a      	strb	r2, [r3, #24]
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bc80      	pop	{r7}
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	e000e100 	.word	0xe000e100
 8003e74:	e000ed00 	.word	0xe000ed00

08003e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b089      	sub	sp, #36	; 0x24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	f1c3 0307 	rsb	r3, r3, #7
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	bf28      	it	cs
 8003e96:	2304      	movcs	r3, #4
 8003e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	2b06      	cmp	r3, #6
 8003ea0:	d902      	bls.n	8003ea8 <NVIC_EncodePriority+0x30>
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3b03      	subs	r3, #3
 8003ea6:	e000      	b.n	8003eaa <NVIC_EncodePriority+0x32>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eac:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	43da      	mvns	r2, r3
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	401a      	ands	r2, r3
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eca:	43d9      	mvns	r1, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed0:	4313      	orrs	r3, r2
         );
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3724      	adds	r7, #36	; 0x24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bc80      	pop	{r7}
 8003eda:	4770      	bx	lr

08003edc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f7ff ff2b 	bl	8003d40 <__NVIC_SetPriorityGrouping>
}
 8003eea:	bf00      	nop
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b086      	sub	sp, #24
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	4603      	mov	r3, r0
 8003efa:	60b9      	str	r1, [r7, #8]
 8003efc:	607a      	str	r2, [r7, #4]
 8003efe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f00:	f7ff ff42 	bl	8003d88 <__NVIC_GetPriorityGrouping>
 8003f04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	68b9      	ldr	r1, [r7, #8]
 8003f0a:	6978      	ldr	r0, [r7, #20]
 8003f0c:	f7ff ffb4 	bl	8003e78 <NVIC_EncodePriority>
 8003f10:	4602      	mov	r2, r0
 8003f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f16:	4611      	mov	r1, r2
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7ff ff83 	bl	8003e24 <__NVIC_SetPriority>
}
 8003f1e:	bf00      	nop
 8003f20:	3718      	adds	r7, #24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff ff35 	bl	8003da4 <__NVIC_EnableIRQ>
}
 8003f3a:	bf00      	nop
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}

08003f42 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b082      	sub	sp, #8
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	4603      	mov	r3, r0
 8003f4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7ff ff43 	bl	8003ddc <__NVIC_DisableIRQ>
}
 8003f56:	bf00      	nop
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
	...

08003f60 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e08e      	b.n	8004090 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	461a      	mov	r2, r3
 8003f78:	4b47      	ldr	r3, [pc, #284]	; (8004098 <HAL_DMA_Init+0x138>)
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d80f      	bhi.n	8003f9e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	461a      	mov	r2, r3
 8003f84:	4b45      	ldr	r3, [pc, #276]	; (800409c <HAL_DMA_Init+0x13c>)
 8003f86:	4413      	add	r3, r2
 8003f88:	4a45      	ldr	r2, [pc, #276]	; (80040a0 <HAL_DMA_Init+0x140>)
 8003f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8e:	091b      	lsrs	r3, r3, #4
 8003f90:	009a      	lsls	r2, r3, #2
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a42      	ldr	r2, [pc, #264]	; (80040a4 <HAL_DMA_Init+0x144>)
 8003f9a:	641a      	str	r2, [r3, #64]	; 0x40
 8003f9c:	e00e      	b.n	8003fbc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	4b40      	ldr	r3, [pc, #256]	; (80040a8 <HAL_DMA_Init+0x148>)
 8003fa6:	4413      	add	r3, r2
 8003fa8:	4a3d      	ldr	r2, [pc, #244]	; (80040a0 <HAL_DMA_Init+0x140>)
 8003faa:	fba2 2303 	umull	r2, r3, r2, r3
 8003fae:	091b      	lsrs	r3, r3, #4
 8003fb0:	009a      	lsls	r2, r3, #2
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a3c      	ldr	r2, [pc, #240]	; (80040ac <HAL_DMA_Init+0x14c>)
 8003fba:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6812      	ldr	r2, [r2, #0]
 8003fce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd6:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6819      	ldr	r1, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689a      	ldr	r2, [r3, #8]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	431a      	orrs	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	431a      	orrs	r2, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	431a      	orrs	r2, r3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a1b      	ldr	r3, [r3, #32]
 8004004:	431a      	orrs	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 fb24 	bl	800465c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800401c:	d102      	bne.n	8004024 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800402c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004030:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800403a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d010      	beq.n	8004066 <HAL_DMA_Init+0x106>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	2b04      	cmp	r3, #4
 800404a:	d80c      	bhi.n	8004066 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fb4d 	bl	80046ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	2200      	movs	r2, #0
 8004058:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004062:	605a      	str	r2, [r3, #4]
 8004064:	e008      	b.n	8004078 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40020407 	.word	0x40020407
 800409c:	bffdfff8 	.word	0xbffdfff8
 80040a0:	cccccccd 	.word	0xcccccccd
 80040a4:	40020000 	.word	0x40020000
 80040a8:	bffdfbf8 	.word	0xbffdfbf8
 80040ac:	40020400 	.word	0x40020400

080040b0 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e07b      	b.n	80041ba <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0201 	bic.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	461a      	mov	r2, r3
 80040d8:	4b3a      	ldr	r3, [pc, #232]	; (80041c4 <HAL_DMA_DeInit+0x114>)
 80040da:	429a      	cmp	r2, r3
 80040dc:	d80f      	bhi.n	80040fe <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	4b38      	ldr	r3, [pc, #224]	; (80041c8 <HAL_DMA_DeInit+0x118>)
 80040e6:	4413      	add	r3, r2
 80040e8:	4a38      	ldr	r2, [pc, #224]	; (80041cc <HAL_DMA_DeInit+0x11c>)
 80040ea:	fba2 2303 	umull	r2, r3, r2, r3
 80040ee:	091b      	lsrs	r3, r3, #4
 80040f0:	009a      	lsls	r2, r3, #2
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a35      	ldr	r2, [pc, #212]	; (80041d0 <HAL_DMA_DeInit+0x120>)
 80040fa:	641a      	str	r2, [r3, #64]	; 0x40
 80040fc:	e00e      	b.n	800411c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	461a      	mov	r2, r3
 8004104:	4b33      	ldr	r3, [pc, #204]	; (80041d4 <HAL_DMA_DeInit+0x124>)
 8004106:	4413      	add	r3, r2
 8004108:	4a30      	ldr	r2, [pc, #192]	; (80041cc <HAL_DMA_DeInit+0x11c>)
 800410a:	fba2 2303 	umull	r2, r3, r2, r3
 800410e:	091b      	lsrs	r3, r3, #4
 8004110:	009a      	lsls	r2, r3, #2
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a2f      	ldr	r2, [pc, #188]	; (80041d8 <HAL_DMA_DeInit+0x128>)
 800411a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	2200      	movs	r2, #0
 8004122:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004128:	f003 021c 	and.w	r2, r3, #28
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004130:	2101      	movs	r1, #1
 8004132:	fa01 f202 	lsl.w	r2, r1, r2
 8004136:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fa8f 	bl	800465c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800414e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00f      	beq.n	8004178 <HAL_DMA_DeInit+0xc8>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	2b04      	cmp	r3, #4
 800415e:	d80b      	bhi.n	8004178 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 fac3 	bl	80046ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800416a:	2200      	movs	r2, #0
 800416c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004176:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3708      	adds	r7, #8
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40020407 	.word	0x40020407
 80041c8:	bffdfff8 	.word	0xbffdfff8
 80041cc:	cccccccd 	.word	0xcccccccd
 80041d0:	40020000 	.word	0x40020000
 80041d4:	bffdfbf8 	.word	0xbffdfbf8
 80041d8:	40020400 	.word	0x40020400

080041dc <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
 80041e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ea:	2300      	movs	r3, #0
 80041ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d101      	bne.n	80041fc <HAL_DMA_Start_IT+0x20>
 80041f8:	2302      	movs	r3, #2
 80041fa:	e069      	b.n	80042d0 <HAL_DMA_Start_IT+0xf4>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b01      	cmp	r3, #1
 800420e:	d155      	bne.n	80042bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0201 	bic.w	r2, r2, #1
 800422c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	68b9      	ldr	r1, [r7, #8]
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f000 f9d3 	bl	80045e0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f042 020e 	orr.w	r2, r2, #14
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	e00f      	b.n	8004274 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 0204 	bic.w	r2, r2, #4
 8004262:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 020a 	orr.w	r2, r2, #10
 8004272:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d007      	beq.n	8004292 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800428c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004290:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004296:	2b00      	cmp	r3, #0
 8004298:	d007      	beq.n	80042aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f042 0201 	orr.w	r2, r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	e008      	b.n	80042ce <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2280      	movs	r2, #128	; 0x80
 80042c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80042ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3718      	adds	r7, #24
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e04f      	b.n	800438a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d008      	beq.n	8004308 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2204      	movs	r2, #4
 80042fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e040      	b.n	800438a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 020e 	bic.w	r2, r2, #14
 8004316:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004322:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004326:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0201 	bic.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433c:	f003 021c 	and.w	r2, r3, #28
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004344:	2101      	movs	r1, #1
 8004346:	fa01 f202 	lsl.w	r2, r1, r2
 800434a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004354:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00c      	beq.n	8004378 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004368:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800436c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004376:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	370c      	adds	r7, #12
 800438e:	46bd      	mov	sp, r7
 8004390:	bc80      	pop	{r7}
 8004392:	4770      	bx	lr

08004394 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800439c:	2300      	movs	r3, #0
 800439e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d005      	beq.n	80043b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2204      	movs	r2, #4
 80043b0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	73fb      	strb	r3, [r7, #15]
 80043b6:	e047      	b.n	8004448 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 020e 	bic.w	r2, r2, #14
 80043c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0201 	bic.w	r2, r2, #1
 80043d6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ec:	f003 021c 	and.w	r2, r3, #28
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f4:	2101      	movs	r1, #1
 80043f6:	fa01 f202 	lsl.w	r2, r1, r2
 80043fa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004404:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00c      	beq.n	8004428 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004418:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800441c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004426:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443c:	2b00      	cmp	r3, #0
 800443e:	d003      	beq.n	8004448 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	4798      	blx	r3
    }
  }
  return status;
 8004448:	7bfb      	ldrb	r3, [r7, #15]
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
	...

08004454 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004470:	f003 031c 	and.w	r3, r3, #28
 8004474:	2204      	movs	r2, #4
 8004476:	409a      	lsls	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	4013      	ands	r3, r2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d027      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x7c>
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f003 0304 	and.w	r3, r3, #4
 8004486:	2b00      	cmp	r3, #0
 8004488:	d022      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0320 	and.w	r3, r3, #32
 8004494:	2b00      	cmp	r3, #0
 8004496:	d107      	bne.n	80044a8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0204 	bic.w	r2, r2, #4
 80044a6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ac:	f003 021c 	and.w	r2, r3, #28
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b4:	2104      	movs	r1, #4
 80044b6:	fa01 f202 	lsl.w	r2, r1, r2
 80044ba:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f000 8081 	beq.w	80045c8 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80044ce:	e07b      	b.n	80045c8 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d4:	f003 031c 	and.w	r3, r3, #28
 80044d8:	2202      	movs	r2, #2
 80044da:	409a      	lsls	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4013      	ands	r3, r2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d03d      	beq.n	8004560 <HAL_DMA_IRQHandler+0x10c>
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d038      	beq.n	8004560 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0320 	and.w	r3, r3, #32
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d10b      	bne.n	8004514 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 020a 	bic.w	r2, r2, #10
 800450a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	461a      	mov	r2, r3
 800451a:	4b2e      	ldr	r3, [pc, #184]	; (80045d4 <HAL_DMA_IRQHandler+0x180>)
 800451c:	429a      	cmp	r2, r3
 800451e:	d909      	bls.n	8004534 <HAL_DMA_IRQHandler+0xe0>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004524:	f003 031c 	and.w	r3, r3, #28
 8004528:	4a2b      	ldr	r2, [pc, #172]	; (80045d8 <HAL_DMA_IRQHandler+0x184>)
 800452a:	2102      	movs	r1, #2
 800452c:	fa01 f303 	lsl.w	r3, r1, r3
 8004530:	6053      	str	r3, [r2, #4]
 8004532:	e008      	b.n	8004546 <HAL_DMA_IRQHandler+0xf2>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004538:	f003 031c 	and.w	r3, r3, #28
 800453c:	4a27      	ldr	r2, [pc, #156]	; (80045dc <HAL_DMA_IRQHandler+0x188>)
 800453e:	2102      	movs	r1, #2
 8004540:	fa01 f303 	lsl.w	r3, r1, r3
 8004544:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004552:	2b00      	cmp	r3, #0
 8004554:	d038      	beq.n	80045c8 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800455e:	e033      	b.n	80045c8 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004564:	f003 031c 	and.w	r3, r3, #28
 8004568:	2208      	movs	r2, #8
 800456a:	409a      	lsls	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4013      	ands	r3, r2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d02a      	beq.n	80045ca <HAL_DMA_IRQHandler+0x176>
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f003 0308 	and.w	r3, r3, #8
 800457a:	2b00      	cmp	r3, #0
 800457c:	d025      	beq.n	80045ca <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 020e 	bic.w	r2, r2, #14
 800458c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	f003 021c 	and.w	r2, r3, #28
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	2101      	movs	r1, #1
 800459c:	fa01 f202 	lsl.w	r2, r1, r2
 80045a0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2201      	movs	r2, #1
 80045a6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d004      	beq.n	80045ca <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80045c8:	bf00      	nop
 80045ca:	bf00      	nop
}
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	40020080 	.word	0x40020080
 80045d8:	40020400 	.word	0x40020400
 80045dc:	40020000 	.word	0x40020000

080045e0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
 80045ec:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80045f6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d004      	beq.n	800460a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004604:	68fa      	ldr	r2, [r7, #12]
 8004606:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004608:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800460e:	f003 021c 	and.w	r2, r3, #28
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	2101      	movs	r1, #1
 8004618:	fa01 f202 	lsl.w	r2, r1, r2
 800461c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	683a      	ldr	r2, [r7, #0]
 8004624:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2b10      	cmp	r3, #16
 800462c:	d108      	bne.n	8004640 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800463e:	e007      	b.n	8004650 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	60da      	str	r2, [r3, #12]
}
 8004650:	bf00      	nop
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	bc80      	pop	{r7}
 8004658:	4770      	bx	lr
	...

0800465c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800465c:	b480      	push	{r7}
 800465e:	b085      	sub	sp, #20
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	461a      	mov	r2, r3
 800466a:	4b1c      	ldr	r3, [pc, #112]	; (80046dc <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 800466c:	429a      	cmp	r2, r3
 800466e:	d813      	bhi.n	8004698 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004674:	089b      	lsrs	r3, r3, #2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800467c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	b2db      	uxtb	r3, r3
 800468a:	3b08      	subs	r3, #8
 800468c:	4a14      	ldr	r2, [pc, #80]	; (80046e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800468e:	fba2 2303 	umull	r2, r3, r2, r3
 8004692:	091b      	lsrs	r3, r3, #4
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	e011      	b.n	80046bc <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469c:	089b      	lsrs	r3, r3, #2
 800469e:	009a      	lsls	r2, r3, #2
 80046a0:	4b10      	ldr	r3, [pc, #64]	; (80046e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80046a2:	4413      	add	r3, r2
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	3b08      	subs	r3, #8
 80046b0:	4a0b      	ldr	r2, [pc, #44]	; (80046e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80046b2:	fba2 2303 	umull	r2, r3, r2, r3
 80046b6:	091b      	lsrs	r3, r3, #4
 80046b8:	3307      	adds	r3, #7
 80046ba:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a0a      	ldr	r2, [pc, #40]	; (80046e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80046c0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f003 031f 	and.w	r3, r3, #31
 80046c8:	2201      	movs	r2, #1
 80046ca:	409a      	lsls	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	651a      	str	r2, [r3, #80]	; 0x50
}
 80046d0:	bf00      	nop
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40020407 	.word	0x40020407
 80046e0:	cccccccd 	.word	0xcccccccd
 80046e4:	4002081c 	.word	0x4002081c
 80046e8:	40020880 	.word	0x40020880

080046ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046fc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	4b0a      	ldr	r3, [pc, #40]	; (800472c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004702:	4413      	add	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	461a      	mov	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a08      	ldr	r2, [pc, #32]	; (8004730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004710:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	3b01      	subs	r3, #1
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	2201      	movs	r2, #1
 800471c:	409a      	lsls	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004722:	bf00      	nop
 8004724:	3714      	adds	r7, #20
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr
 800472c:	1000823f 	.word	0x1000823f
 8004730:	40020940 	.word	0x40020940

08004734 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004742:	4b1c      	ldr	r3, [pc, #112]	; (80047b4 <HAL_FLASH_Program+0x80>)
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	2b01      	cmp	r3, #1
 8004748:	d101      	bne.n	800474e <HAL_FLASH_Program+0x1a>
 800474a:	2302      	movs	r3, #2
 800474c:	e02d      	b.n	80047aa <HAL_FLASH_Program+0x76>
 800474e:	4b19      	ldr	r3, [pc, #100]	; (80047b4 <HAL_FLASH_Program+0x80>)
 8004750:	2201      	movs	r2, #1
 8004752:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004754:	4b17      	ldr	r3, [pc, #92]	; (80047b4 <HAL_FLASH_Program+0x80>)
 8004756:	2200      	movs	r2, #0
 8004758:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800475a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800475e:	f000 f869 	bl	8004834 <FLASH_WaitForLastOperation>
 8004762:	4603      	mov	r3, r0
 8004764:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004766:	7dfb      	ldrb	r3, [r7, #23]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d11a      	bne.n	80047a2 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d105      	bne.n	800477e <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004772:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004776:	68b8      	ldr	r0, [r7, #8]
 8004778:	f000 f8be 	bl	80048f8 <FLASH_Program_DoubleWord>
 800477c:	e004      	b.n	8004788 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	4619      	mov	r1, r3
 8004782:	68b8      	ldr	r0, [r7, #8]
 8004784:	f000 f8de 	bl	8004944 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004788:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800478c:	f000 f852 	bl	8004834 <FLASH_WaitForLastOperation>
 8004790:	4603      	mov	r3, r0
 8004792:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8004794:	4b08      	ldr	r3, [pc, #32]	; (80047b8 <HAL_FLASH_Program+0x84>)
 8004796:	695a      	ldr	r2, [r3, #20]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	43db      	mvns	r3, r3
 800479c:	4906      	ldr	r1, [pc, #24]	; (80047b8 <HAL_FLASH_Program+0x84>)
 800479e:	4013      	ands	r3, r2
 80047a0:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80047a2:	4b04      	ldr	r3, [pc, #16]	; (80047b4 <HAL_FLASH_Program+0x80>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80047a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3718      	adds	r7, #24
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	2000042c 	.word	0x2000042c
 80047b8:	58004000 	.word	0x58004000

080047bc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80047c2:	2300      	movs	r3, #0
 80047c4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80047c6:	4b0b      	ldr	r3, [pc, #44]	; (80047f4 <HAL_FLASH_Unlock+0x38>)
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	da0b      	bge.n	80047e6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80047ce:	4b09      	ldr	r3, [pc, #36]	; (80047f4 <HAL_FLASH_Unlock+0x38>)
 80047d0:	4a09      	ldr	r2, [pc, #36]	; (80047f8 <HAL_FLASH_Unlock+0x3c>)
 80047d2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80047d4:	4b07      	ldr	r3, [pc, #28]	; (80047f4 <HAL_FLASH_Unlock+0x38>)
 80047d6:	4a09      	ldr	r2, [pc, #36]	; (80047fc <HAL_FLASH_Unlock+0x40>)
 80047d8:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80047da:	4b06      	ldr	r3, [pc, #24]	; (80047f4 <HAL_FLASH_Unlock+0x38>)
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	da01      	bge.n	80047e6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80047e6:	79fb      	ldrb	r3, [r7, #7]
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	58004000 	.word	0x58004000
 80047f8:	45670123 	.word	0x45670123
 80047fc:	cdef89ab 	.word	0xcdef89ab

08004800 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800480a:	4b09      	ldr	r3, [pc, #36]	; (8004830 <HAL_FLASH_Lock+0x30>)
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	4a08      	ldr	r2, [pc, #32]	; (8004830 <HAL_FLASH_Lock+0x30>)
 8004810:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004814:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8004816:	4b06      	ldr	r3, [pc, #24]	; (8004830 <HAL_FLASH_Lock+0x30>)
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	2b00      	cmp	r3, #0
 800481c:	db01      	blt.n	8004822 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004822:	79fb      	ldrb	r3, [r7, #7]
}
 8004824:	4618      	mov	r0, r3
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	bc80      	pop	{r7}
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	58004000 	.word	0x58004000

08004834 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800483c:	f7fd fa9a 	bl	8001d74 <HAL_GetTick>
 8004840:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004842:	e009      	b.n	8004858 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004844:	f7fd fa96 	bl	8001d74 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	429a      	cmp	r2, r3
 8004852:	d801      	bhi.n	8004858 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e047      	b.n	80048e8 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004858:	4b25      	ldr	r3, [pc, #148]	; (80048f0 <FLASH_WaitForLastOperation+0xbc>)
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004864:	d0ee      	beq.n	8004844 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8004866:	4b22      	ldr	r3, [pc, #136]	; (80048f0 <FLASH_WaitForLastOperation+0xbc>)
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f003 0301 	and.w	r3, r3, #1
 8004872:	2b00      	cmp	r3, #0
 8004874:	d002      	beq.n	800487c <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004876:	4b1e      	ldr	r3, [pc, #120]	; (80048f0 <FLASH_WaitForLastOperation+0xbc>)
 8004878:	2201      	movs	r2, #1
 800487a:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8004882:	4013      	ands	r3, r2
 8004884:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d007      	beq.n	80048a0 <FLASH_WaitForLastOperation+0x6c>
 8004890:	4b17      	ldr	r3, [pc, #92]	; (80048f0 <FLASH_WaitForLastOperation+0xbc>)
 8004892:	699a      	ldr	r2, [r3, #24]
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800489a:	4915      	ldr	r1, [pc, #84]	; (80048f0 <FLASH_WaitForLastOperation+0xbc>)
 800489c:	4313      	orrs	r3, r2
 800489e:	618b      	str	r3, [r1, #24]
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d004      	beq.n	80048b4 <FLASH_WaitForLastOperation+0x80>
 80048aa:	4a11      	ldr	r2, [pc, #68]	; (80048f0 <FLASH_WaitForLastOperation+0xbc>)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80048b2:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00e      	beq.n	80048d8 <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80048ba:	4a0e      	ldr	r2, [pc, #56]	; (80048f4 <FLASH_WaitForLastOperation+0xc0>)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e011      	b.n	80048e8 <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80048c4:	f7fd fa56 	bl	8001d74 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d801      	bhi.n	80048d8 <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e007      	b.n	80048e8 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 80048d8:	4b05      	ldr	r3, [pc, #20]	; (80048f0 <FLASH_WaitForLastOperation+0xbc>)
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048e0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80048e4:	d0ee      	beq.n	80048c4 <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	58004000 	.word	0x58004000
 80048f4:	2000042c 	.word	0x2000042c

080048f8 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004904:	4b0e      	ldr	r3, [pc, #56]	; (8004940 <FLASH_Program_DoubleWord+0x48>)
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	4a0d      	ldr	r2, [pc, #52]	; (8004940 <FLASH_Program_DoubleWord+0x48>)
 800490a:	f043 0301 	orr.w	r3, r3, #1
 800490e:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004916:	f3bf 8f6f 	isb	sy
}
 800491a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800491c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004920:	f04f 0200 	mov.w	r2, #0
 8004924:	f04f 0300 	mov.w	r3, #0
 8004928:	000a      	movs	r2, r1
 800492a:	2300      	movs	r3, #0
 800492c:	68f9      	ldr	r1, [r7, #12]
 800492e:	3104      	adds	r1, #4
 8004930:	4613      	mov	r3, r2
 8004932:	600b      	str	r3, [r1, #0]
}
 8004934:	bf00      	nop
 8004936:	3714      	adds	r7, #20
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	58004000 	.word	0x58004000

08004944 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8004944:	b480      	push	{r7}
 8004946:	b089      	sub	sp, #36	; 0x24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800494e:	2340      	movs	r3, #64	; 0x40
 8004950:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800495a:	4b18      	ldr	r3, [pc, #96]	; (80049bc <FLASH_Program_Fast+0x78>)
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	4a17      	ldr	r2, [pc, #92]	; (80049bc <FLASH_Program_Fast+0x78>)
 8004960:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004964:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004966:	f3ef 8310 	mrs	r3, PRIMASK
 800496a:	60fb      	str	r3, [r7, #12]
  return(result);
 800496c:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 800496e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004970:	b672      	cpsid	i
}
 8004972:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	3304      	adds	r3, #4
 8004980:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	3304      	adds	r3, #4
 8004986:	617b      	str	r3, [r7, #20]
    row_index--;
 8004988:	7ffb      	ldrb	r3, [r7, #31]
 800498a:	3b01      	subs	r3, #1
 800498c:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800498e:	7ffb      	ldrb	r3, [r7, #31]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1ef      	bne.n	8004974 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8004994:	bf00      	nop
 8004996:	4b09      	ldr	r3, [pc, #36]	; (80049bc <FLASH_Program_Fast+0x78>)
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800499e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a2:	d0f8      	beq.n	8004996 <FLASH_Program_Fast+0x52>
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f383 8810 	msr	PRIMASK, r3
}
 80049ae:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80049b0:	bf00      	nop
 80049b2:	3724      	adds	r7, #36	; 0x24
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bc80      	pop	{r7}
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	58004000 	.word	0x58004000

080049c0 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80049ca:	4b28      	ldr	r3, [pc, #160]	; (8004a6c <HAL_FLASHEx_Erase+0xac>)
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_FLASHEx_Erase+0x16>
 80049d2:	2302      	movs	r3, #2
 80049d4:	e046      	b.n	8004a64 <HAL_FLASHEx_Erase+0xa4>
 80049d6:	4b25      	ldr	r3, [pc, #148]	; (8004a6c <HAL_FLASHEx_Erase+0xac>)
 80049d8:	2201      	movs	r2, #1
 80049da:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80049dc:	4b23      	ldr	r3, [pc, #140]	; (8004a6c <HAL_FLASHEx_Erase+0xac>)
 80049de:	2200      	movs	r2, #0
 80049e0:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80049e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80049e6:	f7ff ff25 	bl	8004834 <FLASH_WaitForLastOperation>
 80049ea:	4603      	mov	r3, r0
 80049ec:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80049ee:	7bfb      	ldrb	r3, [r7, #15]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d133      	bne.n	8004a5c <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b04      	cmp	r3, #4
 80049fa:	d108      	bne.n	8004a0e <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 80049fc:	f000 f880 	bl	8004b00 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a04:	f7ff ff16 	bl	8004834 <FLASH_WaitForLastOperation>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	73fb      	strb	r3, [r7, #15]
 8004a0c:	e024      	b.n	8004a58 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	f04f 32ff 	mov.w	r2, #4294967295
 8004a14:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	60bb      	str	r3, [r7, #8]
 8004a1c:	e012      	b.n	8004a44 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8004a1e:	68b8      	ldr	r0, [r7, #8]
 8004a20:	f000 f87e 	bl	8004b20 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a28:	f7ff ff04 	bl	8004834 <FLASH_WaitForLastOperation>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8004a30:	7bfb      	ldrb	r3, [r7, #15]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	601a      	str	r2, [r3, #0]
          break;
 8004a3c:	e00a      	b.n	8004a54 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	3301      	adds	r3, #1
 8004a42:	60bb      	str	r3, [r7, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685a      	ldr	r2, [r3, #4]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d3e4      	bcc.n	8004a1e <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8004a54:	f000 f8c0 	bl	8004bd8 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004a58:	f000 f87a 	bl	8004b50 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004a5c:	4b03      	ldr	r3, [pc, #12]	; (8004a6c <HAL_FLASHEx_Erase+0xac>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	701a      	strb	r2, [r3, #0]

  return status;
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	2000042c 	.word	0x2000042c

08004a70 <HAL_FLASHEx_Erase_IT>:
  * @param  pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that
  *         contains the configuration information for the erasing.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a78:	4b1f      	ldr	r3, [pc, #124]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d101      	bne.n	8004a84 <HAL_FLASHEx_Erase_IT+0x14>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e034      	b.n	8004aee <HAL_FLASHEx_Erase_IT+0x7e>
 8004a84:	4b1c      	ldr	r3, [pc, #112]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004a86:	2201      	movs	r2, #1
 8004a88:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004a8a:	4b1b      	ldr	r3, [pc, #108]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	605a      	str	r2, [r3, #4]

  /* save procedure for interrupt treatment */
  pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a18      	ldr	r2, [pc, #96]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004a96:	6093      	str	r3, [r2, #8]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004a98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a9c:	f7ff feca 	bl	8004834 <FLASH_WaitForLastOperation>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
 8004aa4:	7bfb      	ldrb	r3, [r7, #15]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_FLASHEx_Erase_IT+0x42>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8004aaa:	4b13      	ldr	r3, [pc, #76]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	701a      	strb	r2, [r3, #0]
 8004ab0:	e01c      	b.n	8004aec <HAL_FLASHEx_Erase_IT+0x7c>
  }
  else
  {
    /* Enable End of Operation and Error interrupts */
    __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8004ab2:	4b12      	ldr	r3, [pc, #72]	; (8004afc <HAL_FLASHEx_Erase_IT+0x8c>)
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	4a11      	ldr	r2, [pc, #68]	; (8004afc <HAL_FLASHEx_Erase_IT+0x8c>)
 8004ab8:	f043 7340 	orr.w	r3, r3, #50331648	; 0x3000000
 8004abc:	6153      	str	r3, [r2, #20]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2b04      	cmp	r3, #4
 8004ac4:	d105      	bne.n	8004ad2 <HAL_FLASHEx_Erase_IT+0x62>
    {
      /* Set Page to 0 for Interrupt callback management */
      pFlash.Page = 0;
 8004ac6:	4b0c      	ldr	r3, [pc, #48]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	611a      	str	r2, [r3, #16]

      /* Proceed to Mass Erase */
      FLASH_MassErase();
 8004acc:	f000 f818 	bl	8004b00 <FLASH_MassErase>
 8004ad0:	e00c      	b.n	8004aec <HAL_FLASHEx_Erase_IT+0x7c>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	4a08      	ldr	r2, [pc, #32]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ad8:	6153      	str	r3, [r2, #20]
      pFlash.Page = pEraseInit->Page;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	4a06      	ldr	r2, [pc, #24]	; (8004af8 <HAL_FLASHEx_Erase_IT+0x88>)
 8004ae0:	6113      	str	r3, [r2, #16]

      /*Erase 1st page and wait for IT */
      FLASH_PageErase(pEraseInit->Page);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f000 f81a 	bl	8004b20 <FLASH_PageErase>
    }
  }

  /* return status */
  return status;
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	2000042c 	.word	0x2000042c
 8004afc:	58004000 	.word	0x58004000

08004b00 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8004b00:	b480      	push	{r7}
 8004b02:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8004b04:	4b05      	ldr	r3, [pc, #20]	; (8004b1c <FLASH_MassErase+0x1c>)
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	4a04      	ldr	r2, [pc, #16]	; (8004b1c <FLASH_MassErase+0x1c>)
 8004b0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b0e:	f043 0304 	orr.w	r3, r3, #4
 8004b12:	6153      	str	r3, [r2, #20]
#endif
}
 8004b14:	bf00      	nop
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bc80      	pop	{r7}
 8004b1a:	4770      	bx	lr
 8004b1c:	58004000 	.word	0x58004000

08004b20 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004b28:	4b08      	ldr	r3, [pc, #32]	; (8004b4c <FLASH_PageErase+0x2c>)
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	4313      	orrs	r3, r2
 8004b36:	4a05      	ldr	r2, [pc, #20]	; (8004b4c <FLASH_PageErase+0x2c>)
 8004b38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b3c:	f043 0302 	orr.w	r3, r3, #2
 8004b40:	6153      	str	r3, [r2, #20]
#endif
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bc80      	pop	{r7}
 8004b4a:	4770      	bx	lr
 8004b4c:	58004000 	.word	0x58004000

08004b50 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8004b54:	4b1f      	ldr	r3, [pc, #124]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d117      	bne.n	8004b90 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004b60:	4b1c      	ldr	r3, [pc, #112]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a1b      	ldr	r2, [pc, #108]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b66:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b6a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004b6c:	4b19      	ldr	r3, [pc, #100]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a18      	ldr	r2, [pc, #96]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b72:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004b76:	6013      	str	r3, [r2, #0]
 8004b78:	4b16      	ldr	r3, [pc, #88]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a15      	ldr	r2, [pc, #84]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b82:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b84:	4b13      	ldr	r3, [pc, #76]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a12      	ldr	r2, [pc, #72]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b8e:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8004b90:	4b10      	ldr	r3, [pc, #64]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d117      	bne.n	8004bcc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004b9c:	4b0d      	ldr	r3, [pc, #52]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a0c      	ldr	r2, [pc, #48]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004ba2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ba6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ba8:	4b0a      	ldr	r3, [pc, #40]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a09      	ldr	r2, [pc, #36]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004bae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	4b07      	ldr	r3, [pc, #28]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a06      	ldr	r2, [pc, #24]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004bba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bbe:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004bc0:	4b04      	ldr	r3, [pc, #16]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a03      	ldr	r2, [pc, #12]	; (8004bd4 <FLASH_FlushCaches+0x84>)
 8004bc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bca:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8004bcc:	bf00      	nop
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr
 8004bd4:	58004000 	.word	0x58004000

08004bd8 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004bdc:	4b05      	ldr	r3, [pc, #20]	; (8004bf4 <FLASH_AcknowledgePageErase+0x1c>)
 8004bde:	695b      	ldr	r3, [r3, #20]
 8004be0:	4a04      	ldr	r2, [pc, #16]	; (8004bf4 <FLASH_AcknowledgePageErase+0x1c>)
 8004be2:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8004be6:	f023 0302 	bic.w	r3, r3, #2
 8004bea:	6153      	str	r3, [r2, #20]
#endif
}
 8004bec:	bf00      	nop
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	4770      	bx	lr
 8004bf4:	58004000 	.word	0x58004000

08004bf8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c06:	e140      	b.n	8004e8a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	2101      	movs	r1, #1
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	fa01 f303 	lsl.w	r3, r1, r3
 8004c14:	4013      	ands	r3, r2
 8004c16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 8132 	beq.w	8004e84 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f003 0303 	and.w	r3, r3, #3
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d005      	beq.n	8004c38 <HAL_GPIO_Init+0x40>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 0303 	and.w	r3, r3, #3
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d130      	bne.n	8004c9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	2203      	movs	r2, #3
 8004c44:	fa02 f303 	lsl.w	r3, r2, r3
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	68da      	ldr	r2, [r3, #12]
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c6e:	2201      	movs	r2, #1
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	fa02 f303 	lsl.w	r3, r2, r3
 8004c76:	43db      	mvns	r3, r3
 8004c78:	693a      	ldr	r2, [r7, #16]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	091b      	lsrs	r3, r3, #4
 8004c84:	f003 0201 	and.w	r2, r3, #1
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f003 0303 	and.w	r3, r3, #3
 8004ca2:	2b03      	cmp	r3, #3
 8004ca4:	d017      	beq.n	8004cd6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	2203      	movs	r2, #3
 8004cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb6:	43db      	mvns	r3, r3
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	4013      	ands	r3, r2
 8004cbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d123      	bne.n	8004d2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	08da      	lsrs	r2, r3, #3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	3208      	adds	r2, #8
 8004cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	220f      	movs	r2, #15
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	4013      	ands	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	f003 0307 	and.w	r3, r3, #7
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	fa02 f303 	lsl.w	r3, r2, r3
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	08da      	lsrs	r2, r3, #3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3208      	adds	r2, #8
 8004d24:	6939      	ldr	r1, [r7, #16]
 8004d26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	2203      	movs	r2, #3
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	43db      	mvns	r3, r3
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f003 0203 	and.w	r2, r3, #3
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d52:	693a      	ldr	r2, [r7, #16]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 808c 	beq.w	8004e84 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004d6c:	4a4e      	ldr	r2, [pc, #312]	; (8004ea8 <HAL_GPIO_Init+0x2b0>)
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	089b      	lsrs	r3, r3, #2
 8004d72:	3302      	adds	r3, #2
 8004d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f003 0303 	and.w	r3, r3, #3
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	2207      	movs	r2, #7
 8004d84:	fa02 f303 	lsl.w	r3, r2, r3
 8004d88:	43db      	mvns	r3, r3
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004d96:	d00d      	beq.n	8004db4 <HAL_GPIO_Init+0x1bc>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a44      	ldr	r2, [pc, #272]	; (8004eac <HAL_GPIO_Init+0x2b4>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d007      	beq.n	8004db0 <HAL_GPIO_Init+0x1b8>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a43      	ldr	r2, [pc, #268]	; (8004eb0 <HAL_GPIO_Init+0x2b8>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d101      	bne.n	8004dac <HAL_GPIO_Init+0x1b4>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e004      	b.n	8004db6 <HAL_GPIO_Init+0x1be>
 8004dac:	2307      	movs	r3, #7
 8004dae:	e002      	b.n	8004db6 <HAL_GPIO_Init+0x1be>
 8004db0:	2301      	movs	r3, #1
 8004db2:	e000      	b.n	8004db6 <HAL_GPIO_Init+0x1be>
 8004db4:	2300      	movs	r3, #0
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	f002 0203 	and.w	r2, r2, #3
 8004dbc:	0092      	lsls	r2, r2, #2
 8004dbe:	4093      	lsls	r3, r2
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004dc6:	4938      	ldr	r1, [pc, #224]	; (8004ea8 <HAL_GPIO_Init+0x2b0>)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	089b      	lsrs	r3, r3, #2
 8004dcc:	3302      	adds	r3, #2
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004dd4:	4b37      	ldr	r3, [pc, #220]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	43db      	mvns	r3, r3
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4013      	ands	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004df8:	4a2e      	ldr	r2, [pc, #184]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004dfe:	4b2d      	ldr	r3, [pc, #180]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	43db      	mvns	r3, r3
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e22:	4a24      	ldr	r2, [pc, #144]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004e28:	4b22      	ldr	r3, [pc, #136]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e2e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	43db      	mvns	r3, r3
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4013      	ands	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004e4e:	4a19      	ldr	r2, [pc, #100]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004e56:	4b17      	ldr	r3, [pc, #92]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004e58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e5c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	43db      	mvns	r3, r3
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	4013      	ands	r3, r2
 8004e66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d003      	beq.n	8004e7c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004e7c:	4a0d      	ldr	r2, [pc, #52]	; (8004eb4 <HAL_GPIO_Init+0x2bc>)
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	3301      	adds	r3, #1
 8004e88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	fa22 f303 	lsr.w	r3, r2, r3
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f47f aeb7 	bne.w	8004c08 <HAL_GPIO_Init+0x10>
  }
}
 8004e9a:	bf00      	nop
 8004e9c:	bf00      	nop
 8004e9e:	371c      	adds	r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bc80      	pop	{r7}
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	40010000 	.word	0x40010000
 8004eac:	48000400 	.word	0x48000400
 8004eb0:	48000800 	.word	0x48000800
 8004eb4:	58000800 	.word	0x58000800

08004eb8 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b087      	sub	sp, #28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004ec6:	e0af      	b.n	8005028 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004ec8:	2201      	movs	r2, #1
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	f000 80a2 	beq.w	8005022 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004ede:	4a59      	ldr	r2, [pc, #356]	; (8005044 <HAL_GPIO_DeInit+0x18c>)
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	089b      	lsrs	r3, r3, #2
 8004ee4:	3302      	adds	r3, #2
 8004ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eea:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f003 0303 	and.w	r3, r3, #3
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	2207      	movs	r2, #7
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	4013      	ands	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004f06:	d00d      	beq.n	8004f24 <HAL_GPIO_DeInit+0x6c>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a4f      	ldr	r2, [pc, #316]	; (8005048 <HAL_GPIO_DeInit+0x190>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d007      	beq.n	8004f20 <HAL_GPIO_DeInit+0x68>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4a4e      	ldr	r2, [pc, #312]	; (800504c <HAL_GPIO_DeInit+0x194>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d101      	bne.n	8004f1c <HAL_GPIO_DeInit+0x64>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	e004      	b.n	8004f26 <HAL_GPIO_DeInit+0x6e>
 8004f1c:	2307      	movs	r3, #7
 8004f1e:	e002      	b.n	8004f26 <HAL_GPIO_DeInit+0x6e>
 8004f20:	2301      	movs	r3, #1
 8004f22:	e000      	b.n	8004f26 <HAL_GPIO_DeInit+0x6e>
 8004f24:	2300      	movs	r3, #0
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	f002 0203 	and.w	r2, r2, #3
 8004f2c:	0092      	lsls	r2, r2, #2
 8004f2e:	4093      	lsls	r3, r2
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d136      	bne.n	8004fa4 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8004f36:	4b46      	ldr	r3, [pc, #280]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f38:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	43db      	mvns	r3, r3
 8004f40:	4943      	ldr	r1, [pc, #268]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f42:	4013      	ands	r3, r2
 8004f44:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004f48:	4b41      	ldr	r3, [pc, #260]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f4a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	43db      	mvns	r3, r3
 8004f52:	493f      	ldr	r1, [pc, #252]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f54:	4013      	ands	r3, r2
 8004f56:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004f5a:	4b3d      	ldr	r3, [pc, #244]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	43db      	mvns	r3, r3
 8004f62:	493b      	ldr	r1, [pc, #236]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004f68:	4b39      	ldr	r3, [pc, #228]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	43db      	mvns	r3, r3
 8004f70:	4937      	ldr	r1, [pc, #220]	; (8005050 <HAL_GPIO_DeInit+0x198>)
 8004f72:	4013      	ands	r3, r2
 8004f74:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f003 0303 	and.w	r3, r3, #3
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	2207      	movs	r2, #7
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004f86:	4a2f      	ldr	r2, [pc, #188]	; (8005044 <HAL_GPIO_DeInit+0x18c>)
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	089b      	lsrs	r3, r3, #2
 8004f8c:	3302      	adds	r3, #2
 8004f8e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	43da      	mvns	r2, r3
 8004f96:	482b      	ldr	r0, [pc, #172]	; (8005044 <HAL_GPIO_DeInit+0x18c>)
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	089b      	lsrs	r3, r3, #2
 8004f9c:	400a      	ands	r2, r1
 8004f9e:	3302      	adds	r3, #2
 8004fa0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	2103      	movs	r1, #3
 8004fae:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	08da      	lsrs	r2, r3, #3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3208      	adds	r2, #8
 8004fc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	220f      	movs	r2, #15
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	43db      	mvns	r3, r3
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	08d2      	lsrs	r2, r2, #3
 8004fd8:	4019      	ands	r1, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	3208      	adds	r2, #8
 8004fde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	689a      	ldr	r2, [r3, #8]
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	2103      	movs	r1, #3
 8004fec:	fa01 f303 	lsl.w	r3, r1, r3
 8004ff0:	43db      	mvns	r3, r3
 8004ff2:	401a      	ands	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	fa01 f303 	lsl.w	r3, r1, r3
 8005004:	43db      	mvns	r3, r3
 8005006:	401a      	ands	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	68da      	ldr	r2, [r3, #12]
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	2103      	movs	r1, #3
 8005016:	fa01 f303 	lsl.w	r3, r1, r3
 800501a:	43db      	mvns	r3, r3
 800501c:	401a      	ands	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	3301      	adds	r3, #1
 8005026:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	fa22 f303 	lsr.w	r3, r2, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	f47f af49 	bne.w	8004ec8 <HAL_GPIO_DeInit+0x10>
  }
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	bc80      	pop	{r7}
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	40010000 	.word	0x40010000
 8005048:	48000400 	.word	0x48000400
 800504c:	48000800 	.word	0x48000800
 8005050:	58000800 	.word	0x58000800

08005054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	460b      	mov	r3, r1
 800505e:	807b      	strh	r3, [r7, #2]
 8005060:	4613      	mov	r3, r2
 8005062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005064:	787b      	ldrb	r3, [r7, #1]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800506a:	887a      	ldrh	r2, [r7, #2]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005070:	e002      	b.n	8005078 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005072:	887a      	ldrh	r2, [r7, #2]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr
	...

08005084 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	4603      	mov	r3, r0
 800508c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800508e:	4b08      	ldr	r3, [pc, #32]	; (80050b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	88fb      	ldrh	r3, [r7, #6]
 8005094:	4013      	ands	r3, r2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d006      	beq.n	80050a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800509a:	4a05      	ldr	r2, [pc, #20]	; (80050b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800509c:	88fb      	ldrh	r3, [r7, #6]
 800509e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80050a0:	88fb      	ldrh	r3, [r7, #6]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f005 fac8 	bl	800a638 <HAL_GPIO_EXTI_Callback>
  }
}
 80050a8:	bf00      	nop
 80050aa:	3708      	adds	r7, #8
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	58000800 	.word	0x58000800

080050b4 <LL_RCC_GetUSARTClockSource>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80050bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	401a      	ands	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	041b      	lsls	r3, r3, #16
 80050cc:	4313      	orrs	r3, r2
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bc80      	pop	{r7}
 80050d6:	4770      	bx	lr

080050d8 <HAL_IRDA_Init>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Check the IRDA handle allocation */
  if (hirda == NULL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <HAL_IRDA_Init+0x12>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e041      	b.n	800516e <HAL_IRDA_Init+0x96>
  }

  /* Check the USART/UART associated to the IRDA handle */
  assert_param(IS_IRDA_INSTANCE(hirda->Instance));

  if (hirda->gState == HAL_IRDA_STATE_RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d106      	bne.n	8005100 <HAL_IRDA_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hirda->Lock = HAL_UNLOCKED;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hirda->MspInitCallback(hirda);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_IRDA_MspInit(hirda);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7fd fa4e 	bl	800259c <HAL_IRDA_MspInit>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */
  }

  hirda->gState = HAL_IRDA_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2224      	movs	r2, #36	; 0x24
 8005104:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Disable the Peripheral to update the configuration registers */
  __HAL_IRDA_DISABLE(hirda);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f022 0201 	bic.w	r2, r2, #1
 8005114:	601a      	str	r2, [r3, #0]

  /* Set the IRDA Communication parameters */
  if (IRDA_SetConfig(hirda) == HAL_ERROR)
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f9dc 	bl	80054d4 <IRDA_SetConfig>
 800511c:	4603      	mov	r3, r0
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <HAL_IRDA_Init+0x4e>
  {
    return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e023      	b.n	800516e <HAL_IRDA_Init+0x96>
  }

  /* In IRDA mode, the following bits must be kept cleared:
  - LINEN, STOP and CLKEN bits in the USART_CR2 register,
  - SCEN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
 8005134:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0228 	bic.w	r2, r2, #40	; 0x28
 8005144:	609a      	str	r2, [r3, #8]

  /* set the UART/USART in IRDA mode */
  hirda->Instance->CR3 |= USART_CR3_IREN;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f042 0202 	orr.w	r2, r2, #2
 8005154:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_IRDA_ENABLE(hirda);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 0201 	orr.w	r2, r2, #1
 8005164:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving hirda->gState and hirda->RxState to Ready */
  return (IRDA_CheckIdleState(hirda));
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 fb0e 	bl	8005788 <IRDA_CheckIdleState>
 800516c:	4603      	mov	r3, r0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3708      	adds	r7, #8
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <HAL_IRDA_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  */
#endif /* CORE_CM0PLUS */
HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005176:	b580      	push	{r7, lr}
 8005178:	b08a      	sub	sp, #40	; 0x28
 800517a:	af02      	add	r7, sp, #8
 800517c:	60f8      	str	r0, [r7, #12]
 800517e:	60b9      	str	r1, [r7, #8]
 8005180:	603b      	str	r3, [r7, #0]
 8005182:	4613      	mov	r3, r2
 8005184:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (hirda->gState == HAL_IRDA_STATE_READY)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800518a:	2b20      	cmp	r3, #32
 800518c:	d17a      	bne.n	8005284 <HAL_IRDA_Transmit+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <HAL_IRDA_Transmit+0x24>
 8005194:	88fb      	ldrh	r3, [r7, #6]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_IRDA_Transmit+0x28>
    {
      return  HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e073      	b.n	8005286 <HAL_IRDA_Transmit+0x110>
      }
    }
#endif /* CORE_CM0PLUS */

    /* Process Locked */
    __HAL_LOCK(hirda);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_IRDA_Transmit+0x36>
 80051a8:	2302      	movs	r3, #2
 80051aa:	e06c      	b.n	8005286 <HAL_IRDA_Transmit+0x110>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	645a      	str	r2, [r3, #68]	; 0x44
    hirda->gState = HAL_IRDA_STATE_BUSY_TX;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2221      	movs	r2, #33	; 0x21
 80051be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051c0:	f7fc fdd8 	bl	8001d74 <HAL_GetTick>
 80051c4:	6178      	str	r0, [r7, #20]

    hirda->TxXferSize = Size;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	88fa      	ldrh	r2, [r7, #6]
 80051ca:	841a      	strh	r2, [r3, #32]
    hirda->TxXferCount = Size;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	88fa      	ldrh	r2, [r7, #6]
 80051d0:	845a      	strh	r2, [r3, #34]	; 0x22

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051da:	d108      	bne.n	80051ee <HAL_IRDA_Transmit+0x78>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d104      	bne.n	80051ee <HAL_IRDA_Transmit+0x78>
    {
      pdata8bits  = NULL;
 80051e4:	2300      	movs	r3, #0
 80051e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData; /* Derogation R.11.3 */
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	61bb      	str	r3, [r7, #24]
 80051ec:	e003      	b.n	80051f6 <HAL_IRDA_Transmit+0x80>
    }
    else
    {
      pdata8bits  = pData;
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051f2:	2300      	movs	r3, #0
 80051f4:	61bb      	str	r3, [r7, #24]
    }

    while (hirda->TxXferCount > 0U)
 80051f6:	e02a      	b.n	800524e <HAL_IRDA_Transmit+0xd8>
    {
      hirda->TxXferCount--;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29a      	uxth	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	845a      	strh	r2, [r3, #34]	; 0x22

      if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	9300      	str	r3, [sp, #0]
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2200      	movs	r2, #0
 800520e:	2180      	movs	r1, #128	; 0x80
 8005210:	68f8      	ldr	r0, [r7, #12]
 8005212:	f000 fafe 	bl	8005812 <IRDA_WaitOnFlagUntilTimeout>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d001      	beq.n	8005220 <HAL_IRDA_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e032      	b.n	8005286 <HAL_IRDA_Transmit+0x110>
      }
      if (pdata8bits == NULL)
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10b      	bne.n	800523e <HAL_IRDA_Transmit+0xc8>
      {
        hirda->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	881b      	ldrh	r3, [r3, #0]
 800522a:	461a      	mov	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005234:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005236:	69bb      	ldr	r3, [r7, #24]
 8005238:	3302      	adds	r3, #2
 800523a:	61bb      	str	r3, [r7, #24]
 800523c:	e007      	b.n	800524e <HAL_IRDA_Transmit+0xd8>
      }
      else
      {
        hirda->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	781a      	ldrb	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	3301      	adds	r3, #1
 800524c:	61fb      	str	r3, [r7, #28]
    while (hirda->TxXferCount > 0U)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1cf      	bne.n	80051f8 <HAL_IRDA_Transmit+0x82>
      }
    }

    if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	2200      	movs	r2, #0
 8005260:	2140      	movs	r1, #64	; 0x40
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 fad5 	bl	8005812 <IRDA_WaitOnFlagUntilTimeout>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <HAL_IRDA_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e009      	b.n	8005286 <HAL_IRDA_Transmit+0x110>
    }

    /* At end of Tx process, restore hirda->gState to Ready */
    hirda->gState = HAL_IRDA_STATE_READY;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2220      	movs	r2, #32
 8005276:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hirda);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005280:	2300      	movs	r3, #0
 8005282:	e000      	b.n	8005286 <HAL_IRDA_Transmit+0x110>
  }
  else
  {
    return HAL_BUSY;
 8005284:	2302      	movs	r3, #2
  }
}
 8005286:	4618      	mov	r0, r3
 8005288:	3720      	adds	r7, #32
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
	...

08005290 <HAL_IRDA_IRQHandler>:
  * @param hirda  Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b088      	sub	sp, #32
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(hirda->Instance->ISR);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	69db      	ldr	r3, [r3, #28]
 800529e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(hirda->Instance->CR1);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its;
  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	f003 030f 	and.w	r3, r3, #15
 80052ae:	617b      	str	r3, [r7, #20]
  if (errorflags == 0U)
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10d      	bne.n	80052d2 <HAL_IRDA_IRQHandler+0x42>
  {
    /* IRDA in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U))
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	f003 0320 	and.w	r3, r3, #32
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d008      	beq.n	80052d2 <HAL_IRDA_IRQHandler+0x42>
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d003      	beq.n	80052d2 <HAL_IRDA_IRQHandler+0x42>
    {
      IRDA_Receive_IT(hirda);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 fb7e 	bl	80059cc <IRDA_Receive_IT>
      return;
 80052d0:	e0df      	b.n	8005492 <HAL_IRDA_IRQHandler+0x202>
    }
  }

  /* If some errors occur */
  cr3its = READ_REG(hirda->Instance->CR3);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	613b      	str	r3, [r7, #16]
  if ((errorflags != 0U)
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80bb 	beq.w	8005458 <HAL_IRDA_IRQHandler+0x1c8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d105      	bne.n	80052f8 <HAL_IRDA_IRQHandler+0x68>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 80b0 	beq.w	8005458 <HAL_IRDA_IRQHandler+0x1c8>
  {
    /* IRDA parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00e      	beq.n	8005320 <HAL_IRDA_IRQHandler+0x90>
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005308:	2b00      	cmp	r3, #0
 800530a:	d009      	beq.n	8005320 <HAL_IRDA_IRQHandler+0x90>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_PEF);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2201      	movs	r2, #1
 8005312:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_PE;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005318:	f043 0201 	orr.w	r2, r3, #1
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* IRDA frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00e      	beq.n	8005348 <HAL_IRDA_IRQHandler+0xb8>
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	2b00      	cmp	r3, #0
 8005332:	d009      	beq.n	8005348 <HAL_IRDA_IRQHandler+0xb8>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_FEF);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2202      	movs	r2, #2
 800533a:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_FE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005340:	f043 0204 	orr.w	r2, r3, #4
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* IRDA noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f003 0304 	and.w	r3, r3, #4
 800534e:	2b00      	cmp	r3, #0
 8005350:	d00e      	beq.n	8005370 <HAL_IRDA_IRQHandler+0xe0>
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d009      	beq.n	8005370 <HAL_IRDA_IRQHandler+0xe0>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_NEF);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2204      	movs	r2, #4
 8005362:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_NE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005368:	f043 0202 	orr.w	r2, r3, #2
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* IRDA Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U) &&
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f003 0308 	and.w	r3, r3, #8
 8005376:	2b00      	cmp	r3, #0
 8005378:	d013      	beq.n	80053a2 <HAL_IRDA_IRQHandler+0x112>
        (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || ((cr3its & USART_CR3_EIE) != 0U)))
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f003 0320 	and.w	r3, r3, #32
    if (((isrflags & USART_ISR_ORE) != 0U) &&
 8005380:	2b00      	cmp	r3, #0
 8005382:	d104      	bne.n	800538e <HAL_IRDA_IRQHandler+0xfe>
        (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || ((cr3its & USART_CR3_EIE) != 0U)))
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d009      	beq.n	80053a2 <HAL_IRDA_IRQHandler+0x112>
    {
      __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_OREF);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2208      	movs	r2, #8
 8005394:	621a      	str	r2, [r3, #32]

      hirda->ErrorCode |= HAL_IRDA_ERROR_ORE;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539a:	f043 0208 	orr.w	r2, r3, #8
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call IRDA Error Call back function if need be --------------------------*/
    if (hirda->ErrorCode != HAL_IRDA_ERROR_NONE)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d072      	beq.n	8005490 <HAL_IRDA_IRQHandler+0x200>
    {
      /* IRDA in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U))
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	f003 0320 	and.w	r3, r3, #32
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d007      	beq.n	80053c4 <HAL_IRDA_IRQHandler+0x134>
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	f003 0320 	and.w	r3, r3, #32
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <HAL_IRDA_IRQHandler+0x134>
      {
        IRDA_Receive_IT(hirda);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fb04 	bl	80059cc <IRDA_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = hirda->ErrorCode;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053c8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) ||
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053d4:	2b40      	cmp	r3, #64	; 0x40
 80053d6:	d004      	beq.n	80053e2 <HAL_IRDA_IRQHandler+0x152>
          ((errorcode & HAL_IRDA_ERROR_ORE) != 0U))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) ||
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d031      	beq.n	8005446 <HAL_IRDA_IRQHandler+0x1b6>
      {
        /* Blocking error : transfer is aborted
           Set the IRDA state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        IRDA_EndRxTransfer(hirda);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fa5d 	bl	80058a2 <IRDA_EndRxTransfer>

        /* Disable the IRDA DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f2:	2b40      	cmp	r3, #64	; 0x40
 80053f4:	d123      	bne.n	800543e <HAL_IRDA_IRQHandler+0x1ae>
        {
          CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689a      	ldr	r2, [r3, #8]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005404:	609a      	str	r2, [r3, #8]

          /* Abort the IRDA DMA Rx channel */
          if (hirda->hdmarx != NULL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800540a:	2b00      	cmp	r3, #0
 800540c:	d013      	beq.n	8005436 <HAL_IRDA_IRQHandler+0x1a6>
          {
            /* Set the IRDA DMA Abort callback :
               will lead to call HAL_IRDA_ErrorCallback() at end of DMA abort procedure */
            hirda->hdmarx->XferAbortCallback = IRDA_DMAAbortOnError;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005412:	4a21      	ldr	r2, [pc, #132]	; (8005498 <HAL_IRDA_IRQHandler+0x208>)
 8005414:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800541a:	4618      	mov	r0, r3
 800541c:	f7fe ffba 	bl	8004394 <HAL_DMA_Abort_IT>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d016      	beq.n	8005454 <HAL_IRDA_IRQHandler+0x1c4>
            {
              /* Call Directly hirda->hdmarx->XferAbortCallback function in case of error */
              hirda->hdmarx->XferAbortCallback(hirda->hdmarx);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800542a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005430:	4610      	mov	r0, r2
 8005432:	4798      	blx	r3
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 8005434:	e00e      	b.n	8005454 <HAL_IRDA_IRQHandler+0x1c4>
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
            /* Call registered user error callback */
            hirda->ErrorCallback(hirda);
#else
            /* Call legacy weak user error callback */
            HAL_IRDA_ErrorCallback(hirda);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f842 	bl	80054c0 <HAL_IRDA_ErrorCallback>
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 800543c:	e00a      	b.n	8005454 <HAL_IRDA_IRQHandler+0x1c4>
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
          /* Call registered user error callback */
          hirda->ErrorCallback(hirda);
#else
          /* Call legacy weak user error callback */
          HAL_IRDA_ErrorCallback(hirda);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f83e 	bl	80054c0 <HAL_IRDA_ErrorCallback>
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 8005444:	e006      	b.n	8005454 <HAL_IRDA_IRQHandler+0x1c4>
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
        /* Call registered user error callback */
        hirda->ErrorCallback(hirda);
#else
        /* Call legacy weak user error callback */
        HAL_IRDA_ErrorCallback(hirda);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f83a 	bl	80054c0 <HAL_IRDA_ErrorCallback>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
        hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005452:	e01d      	b.n	8005490 <HAL_IRDA_IRQHandler+0x200>
        if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR))
 8005454:	bf00      	nop
    return;
 8005456:	e01b      	b.n	8005490 <HAL_IRDA_IRQHandler+0x200>

  } /* End if some error occurs */

  /* IRDA in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U) && ((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U))
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545e:	2b00      	cmp	r3, #0
 8005460:	d008      	beq.n	8005474 <HAL_IRDA_IRQHandler+0x1e4>
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005468:	2b00      	cmp	r3, #0
 800546a:	d003      	beq.n	8005474 <HAL_IRDA_IRQHandler+0x1e4>
  {
    IRDA_Transmit_IT(hirda);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 fa48 	bl	8005902 <IRDA_Transmit_IT>
    return;
 8005472:	e00e      	b.n	8005492 <HAL_IRDA_IRQHandler+0x202>
  }

  /* IRDA in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800547a:	2b00      	cmp	r3, #0
 800547c:	d009      	beq.n	8005492 <HAL_IRDA_IRQHandler+0x202>
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005484:	2b00      	cmp	r3, #0
 8005486:	d004      	beq.n	8005492 <HAL_IRDA_IRQHandler+0x202>
  {
    IRDA_EndTransmit_IT(hirda);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 fa89 	bl	80059a0 <IRDA_EndTransmit_IT>
    return;
 800548e:	e000      	b.n	8005492 <HAL_IRDA_IRQHandler+0x202>
    return;
 8005490:	bf00      	nop
  }

}
 8005492:	3720      	adds	r7, #32
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	080058db 	.word	0x080058db

0800549c <HAL_IRDA_TxCpltCallback>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
__weak void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  UNUSED(hirda);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IRDA_TxCpltCallback can be implemented in the user file.
   */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr

080054ae <HAL_IRDA_RxCpltCallback>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
__weak void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b083      	sub	sp, #12
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  UNUSED(hirda);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IRDA_RxCpltCallback can be implemented in the user file.
   */
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bc80      	pop	{r7}
 80054be:	4770      	bx	lr

080054c0 <HAL_IRDA_ErrorCallback>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
__weak void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UNUSED(hirda);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IRDA_ErrorCallback can be implemented in the user file.
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bc80      	pop	{r7}
 80054d0:	4770      	bx	lr
	...

080054d4 <IRDA_SetConfig>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_SetConfig(IRDA_HandleTypeDef *hirda)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  IRDA_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret = HAL_OK;
 80054dc:	2300      	movs	r3, #0
 80054de:	74bb      	strb	r3, [r7, #18]
  /*-------------------------- USART CR1 Configuration -----------------------*/
  /* Configure the IRDA Word Length, Parity and transfer Mode:
     Set the M bits according to hirda->Init.WordLength value
     Set PCE and PS bits according to hirda->Init.Parity value
     Set TE and RE bits according to hirda->Init.Mode value */
  tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689a      	ldr	r2, [r3, #8]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	431a      	orrs	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	4b9e      	ldr	r3, [pc, #632]	; (8005774 <IRDA_SetConfig+0x2a0>)
 80054fa:	4013      	ands	r3, r2
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	6812      	ldr	r2, [r2, #0]
 8005500:	6979      	ldr	r1, [r7, #20]
 8005502:	430b      	orrs	r3, r1
 8005504:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f023 0204 	bic.w	r2, r3, #4
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	8adb      	ldrh	r3, [r3, #22]
 8005514:	4619      	mov	r1, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	609a      	str	r2, [r3, #8]

  /*--------------------- USART clock PRESC Configuration ----------------*/
  /* Configure
  * - IRDA Clock Prescaler: set PRESCALER according to hirda->Init.ClockPrescaler value */
  MODIFY_REG(hirda->Instance->PRESC, USART_PRESC_PRESCALER, hirda->Init.ClockPrescaler);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005524:	f023 010f 	bic.w	r1, r3, #15
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699a      	ldr	r2, [r3, #24]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART GTPR Configuration ----------------------*/
  MODIFY_REG(hirda->Instance->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)hirda->Init.Prescaler);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	7d1b      	ldrb	r3, [r3, #20]
 8005542:	4619      	mov	r1, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART BRR Configuration -----------------------*/
  IRDA_GETCLOCKSOURCE(hirda, clocksource);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a89      	ldr	r2, [pc, #548]	; (8005778 <IRDA_SetConfig+0x2a4>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d121      	bne.n	800559a <IRDA_SetConfig+0xc6>
 8005556:	2003      	movs	r0, #3
 8005558:	f7ff fdac 	bl	80050b4 <LL_RCC_GetUSARTClockSource>
 800555c:	4603      	mov	r3, r0
 800555e:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8005562:	2b03      	cmp	r3, #3
 8005564:	d816      	bhi.n	8005594 <IRDA_SetConfig+0xc0>
 8005566:	a201      	add	r2, pc, #4	; (adr r2, 800556c <IRDA_SetConfig+0x98>)
 8005568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556c:	0800557d 	.word	0x0800557d
 8005570:	08005589 	.word	0x08005589
 8005574:	08005583 	.word	0x08005583
 8005578:	0800558f 	.word	0x0800558f
 800557c:	2301      	movs	r3, #1
 800557e:	74fb      	strb	r3, [r7, #19]
 8005580:	e047      	b.n	8005612 <IRDA_SetConfig+0x13e>
 8005582:	2302      	movs	r3, #2
 8005584:	74fb      	strb	r3, [r7, #19]
 8005586:	e044      	b.n	8005612 <IRDA_SetConfig+0x13e>
 8005588:	2304      	movs	r3, #4
 800558a:	74fb      	strb	r3, [r7, #19]
 800558c:	e041      	b.n	8005612 <IRDA_SetConfig+0x13e>
 800558e:	2310      	movs	r3, #16
 8005590:	74fb      	strb	r3, [r7, #19]
 8005592:	e03e      	b.n	8005612 <IRDA_SetConfig+0x13e>
 8005594:	2320      	movs	r3, #32
 8005596:	74fb      	strb	r3, [r7, #19]
 8005598:	e03b      	b.n	8005612 <IRDA_SetConfig+0x13e>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a77      	ldr	r2, [pc, #476]	; (800577c <IRDA_SetConfig+0x2a8>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d134      	bne.n	800560e <IRDA_SetConfig+0x13a>
 80055a4:	200c      	movs	r0, #12
 80055a6:	f7ff fd85 	bl	80050b4 <LL_RCC_GetUSARTClockSource>
 80055aa:	4603      	mov	r3, r0
 80055ac:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80055b0:	2b0c      	cmp	r3, #12
 80055b2:	d829      	bhi.n	8005608 <IRDA_SetConfig+0x134>
 80055b4:	a201      	add	r2, pc, #4	; (adr r2, 80055bc <IRDA_SetConfig+0xe8>)
 80055b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ba:	bf00      	nop
 80055bc:	080055f1 	.word	0x080055f1
 80055c0:	08005609 	.word	0x08005609
 80055c4:	08005609 	.word	0x08005609
 80055c8:	08005609 	.word	0x08005609
 80055cc:	080055fd 	.word	0x080055fd
 80055d0:	08005609 	.word	0x08005609
 80055d4:	08005609 	.word	0x08005609
 80055d8:	08005609 	.word	0x08005609
 80055dc:	080055f7 	.word	0x080055f7
 80055e0:	08005609 	.word	0x08005609
 80055e4:	08005609 	.word	0x08005609
 80055e8:	08005609 	.word	0x08005609
 80055ec:	08005603 	.word	0x08005603
 80055f0:	2300      	movs	r3, #0
 80055f2:	74fb      	strb	r3, [r7, #19]
 80055f4:	e00d      	b.n	8005612 <IRDA_SetConfig+0x13e>
 80055f6:	2302      	movs	r3, #2
 80055f8:	74fb      	strb	r3, [r7, #19]
 80055fa:	e00a      	b.n	8005612 <IRDA_SetConfig+0x13e>
 80055fc:	2304      	movs	r3, #4
 80055fe:	74fb      	strb	r3, [r7, #19]
 8005600:	e007      	b.n	8005612 <IRDA_SetConfig+0x13e>
 8005602:	2310      	movs	r3, #16
 8005604:	74fb      	strb	r3, [r7, #19]
 8005606:	e004      	b.n	8005612 <IRDA_SetConfig+0x13e>
 8005608:	2320      	movs	r3, #32
 800560a:	74fb      	strb	r3, [r7, #19]
 800560c:	e001      	b.n	8005612 <IRDA_SetConfig+0x13e>
 800560e:	2320      	movs	r3, #32
 8005610:	74fb      	strb	r3, [r7, #19]
  tmpreg =   0U;
 8005612:	2300      	movs	r3, #0
 8005614:	617b      	str	r3, [r7, #20]
  switch (clocksource)
 8005616:	7cfb      	ldrb	r3, [r7, #19]
 8005618:	2b10      	cmp	r3, #16
 800561a:	f200 8094 	bhi.w	8005746 <IRDA_SetConfig+0x272>
 800561e:	a201      	add	r2, pc, #4	; (adr r2, 8005624 <IRDA_SetConfig+0x150>)
 8005620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005624:	08005669 	.word	0x08005669
 8005628:	08005697 	.word	0x08005697
 800562c:	080056c5 	.word	0x080056c5
 8005630:	08005747 	.word	0x08005747
 8005634:	080056ed 	.word	0x080056ed
 8005638:	08005747 	.word	0x08005747
 800563c:	08005747 	.word	0x08005747
 8005640:	08005747 	.word	0x08005747
 8005644:	08005747 	.word	0x08005747
 8005648:	08005747 	.word	0x08005747
 800564c:	08005747 	.word	0x08005747
 8005650:	08005747 	.word	0x08005747
 8005654:	08005747 	.word	0x08005747
 8005658:	08005747 	.word	0x08005747
 800565c:	08005747 	.word	0x08005747
 8005660:	08005747 	.word	0x08005747
 8005664:	0800571b 	.word	0x0800571b
  {
    case IRDA_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 8005668:	f001 fa32 	bl	8006ad0 <HAL_RCC_GetPCLK1Freq>
 800566c:	60f8      	str	r0, [r7, #12]
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	4a43      	ldr	r2, [pc, #268]	; (8005780 <IRDA_SetConfig+0x2ac>)
 8005674:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005678:	461a      	mov	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	fbb3 f2f2 	udiv	r2, r3, r2
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	085b      	lsrs	r3, r3, #1
 8005686:	441a      	add	r2, r3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005690:	b29b      	uxth	r3, r3
 8005692:	617b      	str	r3, [r7, #20]
      break;
 8005694:	e05a      	b.n	800574c <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 8005696:	f001 fa2d 	bl	8006af4 <HAL_RCC_GetPCLK2Freq>
 800569a:	60f8      	str	r0, [r7, #12]
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	4a37      	ldr	r2, [pc, #220]	; (8005780 <IRDA_SetConfig+0x2ac>)
 80056a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056a6:	461a      	mov	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	085b      	lsrs	r3, r3, #1
 80056b4:	441a      	add	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80056be:	b29b      	uxth	r3, r3
 80056c0:	617b      	str	r3, [r7, #20]
      break;
 80056c2:	e043      	b.n	800574c <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_HSI:
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(HSI_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	4a2d      	ldr	r2, [pc, #180]	; (8005780 <IRDA_SetConfig+0x2ac>)
 80056ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056ce:	461a      	mov	r2, r3
 80056d0:	4b2c      	ldr	r3, [pc, #176]	; (8005784 <IRDA_SetConfig+0x2b0>)
 80056d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	085b      	lsrs	r3, r3, #1
 80056dc:	441a      	add	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	617b      	str	r3, [r7, #20]
      break;
 80056ea:	e02f      	b.n	800574c <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 80056ec:	f001 f93c 	bl	8006968 <HAL_RCC_GetSysClockFreq>
 80056f0:	60f8      	str	r0, [r7, #12]
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	4a22      	ldr	r2, [pc, #136]	; (8005780 <IRDA_SetConfig+0x2ac>)
 80056f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056fc:	461a      	mov	r2, r3
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	fbb3 f2f2 	udiv	r2, r3, r2
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	085b      	lsrs	r3, r3, #1
 800570a:	441a      	add	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	fbb2 f3f3 	udiv	r3, r2, r3
 8005714:	b29b      	uxth	r3, r3
 8005716:	617b      	str	r3, [r7, #20]
      break;
 8005718:	e018      	b.n	800574c <IRDA_SetConfig+0x278>
    case IRDA_CLOCKSOURCE_LSE:
      tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16((uint32_t)LSE_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler));
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	4a18      	ldr	r2, [pc, #96]	; (8005780 <IRDA_SetConfig+0x2ac>)
 8005720:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005724:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005728:	fbb2 f3f3 	udiv	r3, r2, r3
 800572c:	b29b      	uxth	r3, r3
 800572e:	461a      	mov	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	085b      	lsrs	r3, r3, #1
 8005736:	441a      	add	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005740:	b29b      	uxth	r3, r3
 8005742:	617b      	str	r3, [r7, #20]
      break;
 8005744:	e002      	b.n	800574c <IRDA_SetConfig+0x278>
    default:
      ret = HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	74bb      	strb	r3, [r7, #18]
      break;
 800574a:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 */
  if ((tmpreg >= USART_BRR_MIN) && (tmpreg <= USART_BRR_MAX))
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	2b0f      	cmp	r3, #15
 8005750:	d908      	bls.n	8005764 <IRDA_SetConfig+0x290>
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005758:	d204      	bcs.n	8005764 <IRDA_SetConfig+0x290>
  {
    hirda->Instance->BRR = tmpreg;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	60da      	str	r2, [r3, #12]
 8005762:	e001      	b.n	8005768 <IRDA_SetConfig+0x294>
  }
  else
  {
    ret = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	74bb      	strb	r3, [r7, #18]
  }

  return ret;
 8005768:	7cbb      	ldrb	r3, [r7, #18]
}
 800576a:	4618      	mov	r0, r3
 800576c:	3718      	adds	r7, #24
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	efffe9f3 	.word	0xefffe9f3
 8005778:	40013800 	.word	0x40013800
 800577c:	40004400 	.word	0x40004400
 8005780:	0801e964 	.word	0x0801e964
 8005784:	00f42400 	.word	0x00f42400

08005788 <IRDA_CheckIdleState>:
  * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_CheckIdleState(IRDA_HandleTypeDef *hirda)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b086      	sub	sp, #24
 800578c:	af02      	add	r7, sp, #8
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the IRDA ErrorCode */
  hirda->ErrorCode = HAL_IRDA_ERROR_NONE;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	645a      	str	r2, [r3, #68]	; 0x44

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005796:	f7fc faed 	bl	8001d74 <HAL_GetTick>
 800579a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0308 	and.w	r3, r3, #8
 80057a6:	2b08      	cmp	r3, #8
 80057a8:	d10e      	bne.n	80057c8 <IRDA_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_TEACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 80057aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057ae:	9300      	str	r3, [sp, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 f82a 	bl	8005812 <IRDA_WaitOnFlagUntilTimeout>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d001      	beq.n	80057c8 <IRDA_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e020      	b.n	800580a <IRDA_CheckIdleState+0x82>
    }
  }
  /* Check if the Receiver is enabled */
  if ((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 0304 	and.w	r3, r3, #4
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d10e      	bne.n	80057f4 <IRDA_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_REACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK)
 80057d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f814 	bl	8005812 <IRDA_WaitOnFlagUntilTimeout>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d001      	beq.n	80057f4 <IRDA_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e00a      	b.n	800580a <IRDA_CheckIdleState+0x82>
    }
  }

  /* Initialize the IRDA state*/
  hirda->gState  = HAL_IRDA_STATE_READY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2220      	movs	r2, #32
 80057f8:	63da      	str	r2, [r3, #60]	; 0x3c
  hirda->RxState = HAL_IRDA_STATE_READY;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2220      	movs	r2, #32
 80057fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Process Unlocked */
  __HAL_UNLOCK(hirda);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3710      	adds	r7, #16
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <IRDA_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b084      	sub	sp, #16
 8005816:	af00      	add	r7, sp, #0
 8005818:	60f8      	str	r0, [r7, #12]
 800581a:	60b9      	str	r1, [r7, #8]
 800581c:	603b      	str	r3, [r7, #0]
 800581e:	4613      	mov	r3, r2
 8005820:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
 8005822:	e02a      	b.n	800587a <IRDA_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582a:	d026      	beq.n	800587a <IRDA_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800582c:	f7fc faa2 	bl	8001d74 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	429a      	cmp	r2, r3
 800583a:	d302      	bcc.n	8005842 <IRDA_WaitOnFlagUntilTimeout+0x30>
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d11b      	bne.n	800587a <IRDA_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005850:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f022 0201 	bic.w	r2, r2, #1
 8005860:	609a      	str	r2, [r3, #8]

        hirda->gState  = HAL_IRDA_STATE_READY;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2220      	movs	r2, #32
 8005866:	63da      	str	r2, [r3, #60]	; 0x3c
        hirda->RxState = HAL_IRDA_STATE_READY;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2220      	movs	r2, #32
 800586c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hirda);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e00f      	b.n	800589a <IRDA_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	69da      	ldr	r2, [r3, #28]
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	4013      	ands	r3, r2
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	429a      	cmp	r2, r3
 8005888:	bf0c      	ite	eq
 800588a:	2301      	moveq	r3, #1
 800588c:	2300      	movne	r3, #0
 800588e:	b2db      	uxtb	r3, r3
 8005890:	461a      	mov	r2, r3
 8005892:	79fb      	ldrb	r3, [r7, #7]
 8005894:	429a      	cmp	r2, r3
 8005896:	d0c5      	beq.n	8005824 <IRDA_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <IRDA_EndRxTransfer>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda)
{
 80058a2:	b480      	push	{r7}
 80058a4:	b083      	sub	sp, #12
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80058b8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689a      	ldr	r2, [r3, #8]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f022 0201 	bic.w	r2, r2, #1
 80058c8:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore hirda->RxState to Ready */
  hirda->RxState = HAL_IRDA_STATE_READY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2220      	movs	r2, #32
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bc80      	pop	{r7}
 80058d8:	4770      	bx	lr

080058da <IRDA_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void IRDA_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b084      	sub	sp, #16
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e6:	60fb      	str	r3, [r7, #12]
  hirda->RxXferCount = 0U;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	855a      	strh	r2, [r3, #42]	; 0x2a
  hirda->TxXferCount = 0U;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	845a      	strh	r2, [r3, #34]	; 0x22
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
  /* Call registered user error callback */
  hirda->ErrorCallback(hirda);
#else
  /* Call legacy weak user error callback */
  HAL_IRDA_ErrorCallback(hirda);
 80058f4:	68f8      	ldr	r0, [r7, #12]
 80058f6:	f7ff fde3 	bl	80054c0 <HAL_IRDA_ErrorCallback>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
}
 80058fa:	bf00      	nop
 80058fc:	3710      	adds	r7, #16
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <IRDA_Transmit_IT>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda)
{
 8005902:	b480      	push	{r7}
 8005904:	b085      	sub	sp, #20
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (hirda->gState == HAL_IRDA_STATE_BUSY_TX)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800590e:	2b21      	cmp	r3, #33	; 0x21
 8005910:	d141      	bne.n	8005996 <IRDA_Transmit_IT+0x94>
  {
    if (hirda->TxXferCount == 0U)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8005916:	b29b      	uxth	r3, r3
 8005918:	2b00      	cmp	r3, #0
 800591a:	d110      	bne.n	800593e <IRDA_Transmit_IT+0x3c>
    {
      /* Disable the IRDA Transmit Data Register Empty Interrupt */
      CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800592a:	601a      	str	r2, [r3, #0]

      /* Enable the IRDA Transmit Complete Interrupt */
      SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800593a:	601a      	str	r2, [r3, #0]
        hirda->pTxBuffPtr++;
      }
      hirda->TxXferCount--;
    }
  }
}
 800593c:	e02b      	b.n	8005996 <IRDA_Transmit_IT+0x94>
      if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005946:	d114      	bne.n	8005972 <IRDA_Transmit_IT+0x70>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d110      	bne.n	8005972 <IRDA_Transmit_IT+0x70>
        tmp = (const uint16_t *) hirda->pTxBuffPtr; /* Derogation R.11.3 */
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	60fb      	str	r3, [r7, #12]
        hirda->Instance->TDR = (uint16_t)(*tmp & 0x01FFU);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	881b      	ldrh	r3, [r3, #0]
 800595a:	461a      	mov	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005964:	629a      	str	r2, [r3, #40]	; 0x28
        hirda->pTxBuffPtr += 2U;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	1c9a      	adds	r2, r3, #2
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	61da      	str	r2, [r3, #28]
 8005970:	e00a      	b.n	8005988 <IRDA_Transmit_IT+0x86>
        hirda->Instance->TDR = (uint8_t)(*hirda->pTxBuffPtr & 0xFFU);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	69db      	ldr	r3, [r3, #28]
 8005976:	781a      	ldrb	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	629a      	str	r2, [r3, #40]	; 0x28
        hirda->pTxBuffPtr++;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	1c5a      	adds	r2, r3, #1
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	61da      	str	r2, [r3, #28]
      hirda->TxXferCount--;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800598c:	b29b      	uxth	r3, r3
 800598e:	3b01      	subs	r3, #1
 8005990:	b29a      	uxth	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	845a      	strh	r2, [r3, #34]	; 0x22
}
 8005996:	bf00      	nop
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	bc80      	pop	{r7}
 800599e:	4770      	bx	lr

080059a0 <IRDA_EndTransmit_IT>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Disable the IRDA Transmit Complete Interrupt */
  CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TCIE);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059b6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore hirda->gState to Ready */
  hirda->gState = HAL_IRDA_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2220      	movs	r2, #32
 80059bc:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
  /* Call registered Tx complete callback */
  hirda->TxCpltCallback(hirda);
#else
  /* Call legacy weak Tx complete callback */
  HAL_IRDA_TxCpltCallback(hirda);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f7ff fd6c 	bl	800549c <HAL_IRDA_TxCpltCallback>
#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */
}
 80059c4:	bf00      	nop
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <IRDA_Receive_IT>:
  * @param  hirda Pointer to a IRDA_HandleTypeDef structure that contains
  *               the configuration information for the specified IRDA module.
  * @retval None
  */
static void IRDA_Receive_IT(IRDA_HandleTypeDef *hirda)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = hirda->Mask;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059d8:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059de:	2b22      	cmp	r3, #34	; 0x22
 80059e0:	d14c      	bne.n	8005a7c <IRDA_Receive_IT+0xb0>
  {
    uhdata = (uint16_t) READ_REG(hirda->Instance->RDR);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e8:	81bb      	strh	r3, [r7, #12]
    if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE))
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059f2:	d112      	bne.n	8005a1a <IRDA_Receive_IT+0x4e>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10e      	bne.n	8005a1a <IRDA_Receive_IT+0x4e>
    {
      tmp = (uint16_t *) hirda->pRxBuffPtr; /* Derogation R.11.3 */
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a00:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 8005a02:	89ba      	ldrh	r2, [r7, #12]
 8005a04:	89fb      	ldrh	r3, [r7, #14]
 8005a06:	4013      	ands	r3, r2
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	801a      	strh	r2, [r3, #0]
      hirda->pRxBuffPtr  += 2U;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a12:	1c9a      	adds	r2, r3, #2
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	625a      	str	r2, [r3, #36]	; 0x24
 8005a18:	e00d      	b.n	8005a36 <IRDA_Receive_IT+0x6a>
    }
    else
    {
      *hirda->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005a1a:	89bb      	ldrh	r3, [r7, #12]
 8005a1c:	b2d9      	uxtb	r1, r3
 8005a1e:	89fb      	ldrh	r3, [r7, #14]
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a26:	400a      	ands	r2, r1
 8005a28:	b2d2      	uxtb	r2, r2
 8005a2a:	701a      	strb	r2, [r3, #0]
      hirda->pRxBuffPtr++;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a30:	1c5a      	adds	r2, r3, #1
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	625a      	str	r2, [r3, #36]	; 0x24
    }

    hirda->RxXferCount--;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hirda->RxXferCount == 0U)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d11e      	bne.n	8005a8c <IRDA_Receive_IT+0xc0>
    {
      /* Disable the IRDA Parity Error Interrupt and RXNE interrupt */
      CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a5c:	601a      	str	r2, [r3, #0]

      /* Disable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0201 	bic.w	r2, r2, #1
 8005a6c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore hirda->RxState to Ready */
      hirda->RxState = HAL_IRDA_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2220      	movs	r2, #32
 8005a72:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1)
      /* Call registered Rx complete callback */
      hirda->RxCpltCallback(hirda);
#else
      /* Call legacy weak Rx complete callback */
      HAL_IRDA_RxCpltCallback(hirda);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f7ff fd1a 	bl	80054ae <HAL_IRDA_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
  }
}
 8005a7a:	e007      	b.n	8005a8c <IRDA_Receive_IT+0xc0>
    __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	699a      	ldr	r2, [r3, #24]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0208 	orr.w	r2, r2, #8
 8005a8a:	619a      	str	r2, [r3, #24]
}
 8005a8c:	bf00      	nop
 8005a8e:	3710      	adds	r7, #16
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005a94:	b480      	push	{r7}
 8005a96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a98:	4b04      	ldr	r3, [pc, #16]	; (8005aac <HAL_PWR_EnableBkUpAccess+0x18>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a03      	ldr	r2, [pc, #12]	; (8005aac <HAL_PWR_EnableBkUpAccess+0x18>)
 8005a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aa2:	6013      	str	r3, [r2, #0]
}
 8005aa4:	bf00      	nop
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bc80      	pop	{r7}
 8005aaa:	4770      	bx	lr
 8005aac:	58000400 	.word	0x58000400

08005ab0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005ab4:	4b03      	ldr	r3, [pc, #12]	; (8005ac4 <HAL_PWREx_GetVoltageRange+0x14>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bc80      	pop	{r7}
 8005ac2:	4770      	bx	lr
 8005ac4:	58000400 	.word	0x58000400

08005ac8 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005acc:	4b06      	ldr	r3, [pc, #24]	; (8005ae8 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ad8:	d101      	bne.n	8005ade <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005ada:	2301      	movs	r3, #1
 8005adc:	e000      	b.n	8005ae0 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr
 8005ae8:	58000400 	.word	0x58000400

08005aec <LL_RCC_HSE_EnableTcxo>:
{
 8005aec:	b480      	push	{r7}
 8005aee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005af0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005afa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005afe:	6013      	str	r3, [r2, #0]
}
 8005b00:	bf00      	nop
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bc80      	pop	{r7}
 8005b06:	4770      	bx	lr

08005b08 <LL_RCC_HSE_DisableTcxo>:
{
 8005b08:	b480      	push	{r7}
 8005b0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b1a:	6013      	str	r3, [r2, #0]
}
 8005b1c:	bf00      	nop
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bc80      	pop	{r7}
 8005b22:	4770      	bx	lr

08005b24 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005b24:	b480      	push	{r7}
 8005b26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005b28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b36:	d101      	bne.n	8005b3c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e000      	b.n	8005b3e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bc80      	pop	{r7}
 8005b44:	4770      	bx	lr

08005b46 <LL_RCC_HSE_Enable>:
{
 8005b46:	b480      	push	{r7}
 8005b48:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005b4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b58:	6013      	str	r3, [r2, #0]
}
 8005b5a:	bf00      	nop
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr

08005b62 <LL_RCC_HSE_Disable>:
{
 8005b62:	b480      	push	{r7}
 8005b64:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005b66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b74:	6013      	str	r3, [r2, #0]
}
 8005b76:	bf00      	nop
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <LL_RCC_HSE_IsReady>:
{
 8005b7e:	b480      	push	{r7}
 8005b80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005b82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b90:	d101      	bne.n	8005b96 <LL_RCC_HSE_IsReady+0x18>
 8005b92:	2301      	movs	r3, #1
 8005b94:	e000      	b.n	8005b98 <LL_RCC_HSE_IsReady+0x1a>
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr

08005ba0 <LL_RCC_HSI_Enable>:
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005ba4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb2:	6013      	str	r3, [r2, #0]
}
 8005bb4:	bf00      	nop
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bc80      	pop	{r7}
 8005bba:	4770      	bx	lr

08005bbc <LL_RCC_HSI_Disable>:
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bce:	6013      	str	r3, [r2, #0]
}
 8005bd0:	bf00      	nop
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bc80      	pop	{r7}
 8005bd6:	4770      	bx	lr

08005bd8 <LL_RCC_HSI_IsReady>:
{
 8005bd8:	b480      	push	{r7}
 8005bda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bea:	d101      	bne.n	8005bf0 <LL_RCC_HSI_IsReady+0x18>
 8005bec:	2301      	movs	r3, #1
 8005bee:	e000      	b.n	8005bf2 <LL_RCC_HSI_IsReady+0x1a>
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bc80      	pop	{r7}
 8005bf8:	4770      	bx	lr

08005bfa <LL_RCC_HSI_SetCalibTrimming>:
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	061b      	lsls	r3, r3, #24
 8005c10:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c14:	4313      	orrs	r3, r2
 8005c16:	604b      	str	r3, [r1, #4]
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bc80      	pop	{r7}
 8005c20:	4770      	bx	lr

08005c22 <LL_RCC_LSE_IsReady>:
{
 8005c22:	b480      	push	{r7}
 8005c24:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005c26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d101      	bne.n	8005c3a <LL_RCC_LSE_IsReady+0x18>
 8005c36:	2301      	movs	r3, #1
 8005c38:	e000      	b.n	8005c3c <LL_RCC_LSE_IsReady+0x1a>
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bc80      	pop	{r7}
 8005c42:	4770      	bx	lr

08005c44 <LL_RCC_LSI_Enable>:
{
 8005c44:	b480      	push	{r7}
 8005c46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005c48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c54:	f043 0301 	orr.w	r3, r3, #1
 8005c58:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c5c:	bf00      	nop
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bc80      	pop	{r7}
 8005c62:	4770      	bx	lr

08005c64 <LL_RCC_LSI_Disable>:
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005c68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c74:	f023 0301 	bic.w	r3, r3, #1
 8005c78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005c7c:	bf00      	nop
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr

08005c84 <LL_RCC_LSI_IsReady>:
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005c88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c90:	f003 0302 	and.w	r3, r3, #2
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d101      	bne.n	8005c9c <LL_RCC_LSI_IsReady+0x18>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e000      	b.n	8005c9e <LL_RCC_LSI_IsReady+0x1a>
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bc80      	pop	{r7}
 8005ca4:	4770      	bx	lr

08005ca6 <LL_RCC_MSI_Enable>:
{
 8005ca6:	b480      	push	{r7}
 8005ca8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005caa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cb4:	f043 0301 	orr.w	r3, r3, #1
 8005cb8:	6013      	str	r3, [r2, #0]
}
 8005cba:	bf00      	nop
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bc80      	pop	{r7}
 8005cc0:	4770      	bx	lr

08005cc2 <LL_RCC_MSI_Disable>:
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005cc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cd0:	f023 0301 	bic.w	r3, r3, #1
 8005cd4:	6013      	str	r3, [r2, #0]
}
 8005cd6:	bf00      	nop
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bc80      	pop	{r7}
 8005cdc:	4770      	bx	lr

08005cde <LL_RCC_MSI_IsReady>:
{
 8005cde:	b480      	push	{r7}
 8005ce0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005ce2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d101      	bne.n	8005cf4 <LL_RCC_MSI_IsReady+0x16>
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e000      	b.n	8005cf6 <LL_RCC_MSI_IsReady+0x18>
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bc80      	pop	{r7}
 8005cfc:	4770      	bx	lr

08005cfe <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005cfe:	b480      	push	{r7}
 8005d00:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005d02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0308 	and.w	r3, r3, #8
 8005d0c:	2b08      	cmp	r3, #8
 8005d0e:	d101      	bne.n	8005d14 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005d10:	2301      	movs	r3, #1
 8005d12:	e000      	b.n	8005d16 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bc80      	pop	{r7}
 8005d1c:	4770      	bx	lr

08005d1e <LL_RCC_MSI_GetRange>:
{
 8005d1e:	b480      	push	{r7}
 8005d20:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bc80      	pop	{r7}
 8005d32:	4770      	bx	lr

08005d34 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005d34:	b480      	push	{r7}
 8005d36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d40:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bc80      	pop	{r7}
 8005d4a:	4770      	bx	lr

08005d4c <LL_RCC_MSI_SetCalibTrimming>:
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005d54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	021b      	lsls	r3, r3, #8
 8005d62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d66:	4313      	orrs	r3, r2
 8005d68:	604b      	str	r3, [r1, #4]
}
 8005d6a:	bf00      	nop
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bc80      	pop	{r7}
 8005d72:	4770      	bx	lr

08005d74 <LL_RCC_SetSysClkSource>:
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f023 0203 	bic.w	r2, r3, #3
 8005d86:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	608b      	str	r3, [r1, #8]
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bc80      	pop	{r7}
 8005d98:	4770      	bx	lr

08005d9a <LL_RCC_GetSysClkSource>:
{
 8005d9a:	b480      	push	{r7}
 8005d9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005d9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f003 030c 	and.w	r3, r3, #12
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bc80      	pop	{r7}
 8005dae:	4770      	bx	lr

08005db0 <LL_RCC_SetAHBPrescaler>:
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005dc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	608b      	str	r3, [r1, #8]
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bc80      	pop	{r7}
 8005dd4:	4770      	bx	lr

08005dd6 <LL_RCC_SetAHB3Prescaler>:
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	b083      	sub	sp, #12
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005dde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005de2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005de6:	f023 020f 	bic.w	r2, r3, #15
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	091b      	lsrs	r3, r3, #4
 8005dee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005df2:	4313      	orrs	r3, r2
 8005df4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bc80      	pop	{r7}
 8005e00:	4770      	bx	lr

08005e02 <LL_RCC_SetAPB1Prescaler>:
{
 8005e02:	b480      	push	{r7}
 8005e04:	b083      	sub	sp, #12
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005e0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	608b      	str	r3, [r1, #8]
}
 8005e1e:	bf00      	nop
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bc80      	pop	{r7}
 8005e26:	4770      	bx	lr

08005e28 <LL_RCC_SetAPB2Prescaler>:
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	608b      	str	r3, [r1, #8]
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bc80      	pop	{r7}
 8005e4c:	4770      	bx	lr

08005e4e <LL_RCC_GetAHBPrescaler>:
{
 8005e4e:	b480      	push	{r7}
 8005e50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005e52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bc80      	pop	{r7}
 8005e62:	4770      	bx	lr

08005e64 <LL_RCC_GetAHB3Prescaler>:
{
 8005e64:	b480      	push	{r7}
 8005e66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005e68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e6c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bc80      	pop	{r7}
 8005e7c:	4770      	bx	lr

08005e7e <LL_RCC_GetAPB1Prescaler>:
{
 8005e7e:	b480      	push	{r7}
 8005e80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005e82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bc80      	pop	{r7}
 8005e92:	4770      	bx	lr

08005e94 <LL_RCC_GetAPB2Prescaler>:
{
 8005e94:	b480      	push	{r7}
 8005e96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005e98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bc80      	pop	{r7}
 8005ea8:	4770      	bx	lr

08005eaa <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005eb8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ebc:	6013      	str	r3, [r2, #0]
}
 8005ebe:	bf00      	nop
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bc80      	pop	{r7}
 8005ec4:	4770      	bx	lr

08005ec6 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005eca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ed4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ed8:	6013      	str	r3, [r2, #0]
}
 8005eda:	bf00      	nop
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bc80      	pop	{r7}
 8005ee0:	4770      	bx	lr

08005ee2 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ef0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ef4:	d101      	bne.n	8005efa <LL_RCC_PLL_IsReady+0x18>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e000      	b.n	8005efc <LL_RCC_PLL_IsReady+0x1a>
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bc80      	pop	{r7}
 8005f02:	4770      	bx	lr

08005f04 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005f04:	b480      	push	{r7}
 8005f06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005f08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	0a1b      	lsrs	r3, r3, #8
 8005f10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bc80      	pop	{r7}
 8005f1a:	4770      	bx	lr

08005f1c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005f20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bc80      	pop	{r7}
 8005f30:	4770      	bx	lr

08005f32 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005f32:	b480      	push	{r7}
 8005f34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005f36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bc80      	pop	{r7}
 8005f46:	4770      	bx	lr

08005f48 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	f003 0303 	and.w	r3, r3, #3
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bc80      	pop	{r7}
 8005f5c:	4770      	bx	lr

08005f5e <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005f5e:	b480      	push	{r7}
 8005f60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f70:	d101      	bne.n	8005f76 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005f72:	2301      	movs	r3, #1
 8005f74:	e000      	b.n	8005f78 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr

08005f80 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005f84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f88:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f94:	d101      	bne.n	8005f9a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005f96:	2301      	movs	r3, #1
 8005f98:	e000      	b.n	8005f9c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bc80      	pop	{r7}
 8005fa2:	4770      	bx	lr

08005fa4 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005fa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fb2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005fb6:	d101      	bne.n	8005fbc <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e000      	b.n	8005fbe <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bc80      	pop	{r7}
 8005fc4:	4770      	bx	lr

08005fc6 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005fc6:	b480      	push	{r7}
 8005fc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005fca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005fd4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005fd8:	d101      	bne.n	8005fde <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e000      	b.n	8005fe0 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr

08005fe8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b088      	sub	sp, #32
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e38b      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ffa:	f7ff fece 	bl	8005d9a <LL_RCC_GetSysClkSource>
 8005ffe:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006000:	f7ff ffa2 	bl	8005f48 <LL_RCC_PLL_GetMainSource>
 8006004:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0320 	and.w	r3, r3, #32
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 80c9 	beq.w	80061a6 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d005      	beq.n	8006026 <HAL_RCC_OscConfig+0x3e>
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	2b0c      	cmp	r3, #12
 800601e:	d17b      	bne.n	8006118 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d178      	bne.n	8006118 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006026:	f7ff fe5a 	bl	8005cde <LL_RCC_MSI_IsReady>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d005      	beq.n	800603c <HAL_RCC_OscConfig+0x54>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e36a      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0308 	and.w	r3, r3, #8
 800604a:	2b00      	cmp	r3, #0
 800604c:	d005      	beq.n	800605a <HAL_RCC_OscConfig+0x72>
 800604e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006058:	e006      	b.n	8006068 <HAL_RCC_OscConfig+0x80>
 800605a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800605e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006062:	091b      	lsrs	r3, r3, #4
 8006064:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006068:	4293      	cmp	r3, r2
 800606a:	d222      	bcs.n	80060b2 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006070:	4618      	mov	r0, r3
 8006072:	f000 fd51 	bl	8006b18 <RCC_SetFlashLatencyFromMSIRange>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d001      	beq.n	8006080 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e348      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006080:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800608a:	f043 0308 	orr.w	r3, r3, #8
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060a2:	4313      	orrs	r3, r2
 80060a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7ff fe4e 	bl	8005d4c <LL_RCC_MSI_SetCalibTrimming>
 80060b0:	e021      	b.n	80060f6 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80060bc:	f043 0308 	orr.w	r3, r3, #8
 80060c0:	6013      	str	r3, [r2, #0]
 80060c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060d4:	4313      	orrs	r3, r2
 80060d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060dc:	4618      	mov	r0, r3
 80060de:	f7ff fe35 	bl	8005d4c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 fd16 	bl	8006b18 <RCC_SetFlashLatencyFromMSIRange>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d001      	beq.n	80060f6 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e30d      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80060f6:	f000 fcd7 	bl	8006aa8 <HAL_RCC_GetHCLKFreq>
 80060fa:	4603      	mov	r3, r0
 80060fc:	4aa1      	ldr	r2, [pc, #644]	; (8006384 <HAL_RCC_OscConfig+0x39c>)
 80060fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006100:	4ba1      	ldr	r3, [pc, #644]	; (8006388 <HAL_RCC_OscConfig+0x3a0>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4618      	mov	r0, r3
 8006106:	f7fb fe2b 	bl	8001d60 <HAL_InitTick>
 800610a:	4603      	mov	r3, r0
 800610c:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800610e:	7cfb      	ldrb	r3, [r7, #19]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d047      	beq.n	80061a4 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8006114:	7cfb      	ldrb	r3, [r7, #19]
 8006116:	e2fc      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d02c      	beq.n	800617a <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006120:	f7ff fdc1 	bl	8005ca6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006124:	f7fb fe26 	bl	8001d74 <HAL_GetTick>
 8006128:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800612a:	e008      	b.n	800613e <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800612c:	f7fb fe22 	bl	8001d74 <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	2b02      	cmp	r3, #2
 8006138:	d901      	bls.n	800613e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e2e9      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 800613e:	f7ff fdce 	bl	8005cde <LL_RCC_MSI_IsReady>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d0f1      	beq.n	800612c <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006148:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006152:	f043 0308 	orr.w	r3, r3, #8
 8006156:	6013      	str	r3, [r2, #0]
 8006158:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006166:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800616a:	4313      	orrs	r3, r2
 800616c:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006172:	4618      	mov	r0, r3
 8006174:	f7ff fdea 	bl	8005d4c <LL_RCC_MSI_SetCalibTrimming>
 8006178:	e015      	b.n	80061a6 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800617a:	f7ff fda2 	bl	8005cc2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800617e:	f7fb fdf9 	bl	8001d74 <HAL_GetTick>
 8006182:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006184:	e008      	b.n	8006198 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006186:	f7fb fdf5 	bl	8001d74 <HAL_GetTick>
 800618a:	4602      	mov	r2, r0
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	1ad3      	subs	r3, r2, r3
 8006190:	2b02      	cmp	r3, #2
 8006192:	d901      	bls.n	8006198 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006194:	2303      	movs	r3, #3
 8006196:	e2bc      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006198:	f7ff fda1 	bl	8005cde <LL_RCC_MSI_IsReady>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1f1      	bne.n	8006186 <HAL_RCC_OscConfig+0x19e>
 80061a2:	e000      	b.n	80061a6 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80061a4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0301 	and.w	r3, r3, #1
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d05f      	beq.n	8006272 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	d005      	beq.n	80061c4 <HAL_RCC_OscConfig+0x1dc>
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	2b0c      	cmp	r3, #12
 80061bc:	d10d      	bne.n	80061da <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	2b03      	cmp	r3, #3
 80061c2:	d10a      	bne.n	80061da <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061c4:	f7ff fcdb 	bl	8005b7e <LL_RCC_HSE_IsReady>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d050      	beq.n	8006270 <HAL_RCC_OscConfig+0x288>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d14c      	bne.n	8006270 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e29b      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80061da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061ec:	4313      	orrs	r3, r2
 80061ee:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061f8:	d102      	bne.n	8006200 <HAL_RCC_OscConfig+0x218>
 80061fa:	f7ff fca4 	bl	8005b46 <LL_RCC_HSE_Enable>
 80061fe:	e00d      	b.n	800621c <HAL_RCC_OscConfig+0x234>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8006208:	d104      	bne.n	8006214 <HAL_RCC_OscConfig+0x22c>
 800620a:	f7ff fc6f 	bl	8005aec <LL_RCC_HSE_EnableTcxo>
 800620e:	f7ff fc9a 	bl	8005b46 <LL_RCC_HSE_Enable>
 8006212:	e003      	b.n	800621c <HAL_RCC_OscConfig+0x234>
 8006214:	f7ff fca5 	bl	8005b62 <LL_RCC_HSE_Disable>
 8006218:	f7ff fc76 	bl	8005b08 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d012      	beq.n	800624a <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006224:	f7fb fda6 	bl	8001d74 <HAL_GetTick>
 8006228:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800622a:	e008      	b.n	800623e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800622c:	f7fb fda2 	bl	8001d74 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b64      	cmp	r3, #100	; 0x64
 8006238:	d901      	bls.n	800623e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e269      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 800623e:	f7ff fc9e 	bl	8005b7e <LL_RCC_HSE_IsReady>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d0f1      	beq.n	800622c <HAL_RCC_OscConfig+0x244>
 8006248:	e013      	b.n	8006272 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800624a:	f7fb fd93 	bl	8001d74 <HAL_GetTick>
 800624e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006250:	e008      	b.n	8006264 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006252:	f7fb fd8f 	bl	8001d74 <HAL_GetTick>
 8006256:	4602      	mov	r2, r0
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	2b64      	cmp	r3, #100	; 0x64
 800625e:	d901      	bls.n	8006264 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e256      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006264:	f7ff fc8b 	bl	8005b7e <LL_RCC_HSE_IsReady>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1f1      	bne.n	8006252 <HAL_RCC_OscConfig+0x26a>
 800626e:	e000      	b.n	8006272 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006270:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 0302 	and.w	r3, r3, #2
 800627a:	2b00      	cmp	r3, #0
 800627c:	d04b      	beq.n	8006316 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	2b04      	cmp	r3, #4
 8006282:	d005      	beq.n	8006290 <HAL_RCC_OscConfig+0x2a8>
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	2b0c      	cmp	r3, #12
 8006288:	d113      	bne.n	80062b2 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800628a:	69bb      	ldr	r3, [r7, #24]
 800628c:	2b02      	cmp	r3, #2
 800628e:	d110      	bne.n	80062b2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006290:	f7ff fca2 	bl	8005bd8 <LL_RCC_HSI_IsReady>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d005      	beq.n	80062a6 <HAL_RCC_OscConfig+0x2be>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e235      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7ff fca5 	bl	8005bfa <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062b0:	e031      	b.n	8006316 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d019      	beq.n	80062ee <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062ba:	f7ff fc71 	bl	8005ba0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062be:	f7fb fd59 	bl	8001d74 <HAL_GetTick>
 80062c2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80062c4:	e008      	b.n	80062d8 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062c6:	f7fb fd55 	bl	8001d74 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d901      	bls.n	80062d8 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e21c      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 80062d8:	f7ff fc7e 	bl	8005bd8 <LL_RCC_HSI_IsReady>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d0f1      	beq.n	80062c6 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	695b      	ldr	r3, [r3, #20]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7ff fc87 	bl	8005bfa <LL_RCC_HSI_SetCalibTrimming>
 80062ec:	e013      	b.n	8006316 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80062ee:	f7ff fc65 	bl	8005bbc <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062f2:	f7fb fd3f 	bl	8001d74 <HAL_GetTick>
 80062f6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80062f8:	e008      	b.n	800630c <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062fa:	f7fb fd3b 	bl	8001d74 <HAL_GetTick>
 80062fe:	4602      	mov	r2, r0
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	2b02      	cmp	r3, #2
 8006306:	d901      	bls.n	800630c <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e202      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 800630c:	f7ff fc64 	bl	8005bd8 <LL_RCC_HSI_IsReady>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1f1      	bne.n	80062fa <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 0308 	and.w	r3, r3, #8
 800631e:	2b00      	cmp	r3, #0
 8006320:	d06f      	beq.n	8006402 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d057      	beq.n	80063da <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 800632a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800632e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006332:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	69da      	ldr	r2, [r3, #28]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f003 0310 	and.w	r3, r3, #16
 800633e:	429a      	cmp	r2, r3
 8006340:	d036      	beq.n	80063b0 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f003 0302 	and.w	r3, r3, #2
 8006348:	2b00      	cmp	r3, #0
 800634a:	d006      	beq.n	800635a <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e1db      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f003 0301 	and.w	r3, r3, #1
 8006360:	2b00      	cmp	r3, #0
 8006362:	d018      	beq.n	8006396 <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8006364:	f7ff fc7e 	bl	8005c64 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006368:	f7fb fd04 	bl	8001d74 <HAL_GetTick>
 800636c:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800636e:	e00d      	b.n	800638c <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006370:	f7fb fd00 	bl	8001d74 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b11      	cmp	r3, #17
 800637c:	d906      	bls.n	800638c <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e1c7      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
 8006382:	bf00      	nop
 8006384:	20000000 	.word	0x20000000
 8006388:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 800638c:	f7ff fc7a 	bl	8005c84 <LL_RCC_LSI_IsReady>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d1ec      	bne.n	8006370 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006396:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800639a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800639e:	f023 0210 	bic.w	r2, r3, #16
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	69db      	ldr	r3, [r3, #28]
 80063a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063aa:	4313      	orrs	r3, r2
 80063ac:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063b0:	f7ff fc48 	bl	8005c44 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063b4:	f7fb fcde 	bl	8001d74 <HAL_GetTick>
 80063b8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80063ba:	e008      	b.n	80063ce <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063bc:	f7fb fcda 	bl	8001d74 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b11      	cmp	r3, #17
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e1a1      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 80063ce:	f7ff fc59 	bl	8005c84 <LL_RCC_LSI_IsReady>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d0f1      	beq.n	80063bc <HAL_RCC_OscConfig+0x3d4>
 80063d8:	e013      	b.n	8006402 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063da:	f7ff fc43 	bl	8005c64 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063de:	f7fb fcc9 	bl	8001d74 <HAL_GetTick>
 80063e2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80063e4:	e008      	b.n	80063f8 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063e6:	f7fb fcc5 	bl	8001d74 <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	2b11      	cmp	r3, #17
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e18c      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 80063f8:	f7ff fc44 	bl	8005c84 <LL_RCC_LSI_IsReady>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1f1      	bne.n	80063e6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0304 	and.w	r3, r3, #4
 800640a:	2b00      	cmp	r3, #0
 800640c:	f000 80d8 	beq.w	80065c0 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006410:	f7ff fb5a 	bl	8005ac8 <LL_PWR_IsEnabledBkUpAccess>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d113      	bne.n	8006442 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800641a:	f7ff fb3b 	bl	8005a94 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800641e:	f7fb fca9 	bl	8001d74 <HAL_GetTick>
 8006422:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006424:	e008      	b.n	8006438 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006426:	f7fb fca5 	bl	8001d74 <HAL_GetTick>
 800642a:	4602      	mov	r2, r0
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	2b02      	cmp	r3, #2
 8006432:	d901      	bls.n	8006438 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8006434:	2303      	movs	r3, #3
 8006436:	e16c      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006438:	f7ff fb46 	bl	8005ac8 <LL_PWR_IsEnabledBkUpAccess>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d0f1      	beq.n	8006426 <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d07b      	beq.n	8006542 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	2b85      	cmp	r3, #133	; 0x85
 8006450:	d003      	beq.n	800645a <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	2b05      	cmp	r3, #5
 8006458:	d109      	bne.n	800646e <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800645a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800645e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006462:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006466:	f043 0304 	orr.w	r3, r3, #4
 800646a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800646e:	f7fb fc81 	bl	8001d74 <HAL_GetTick>
 8006472:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800647c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006480:	f043 0301 	orr.w	r3, r3, #1
 8006484:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006488:	e00a      	b.n	80064a0 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800648a:	f7fb fc73 	bl	8001d74 <HAL_GetTick>
 800648e:	4602      	mov	r2, r0
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	1ad3      	subs	r3, r2, r3
 8006494:	f241 3288 	movw	r2, #5000	; 0x1388
 8006498:	4293      	cmp	r3, r2
 800649a:	d901      	bls.n	80064a0 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e138      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 80064a0:	f7ff fbbf 	bl	8005c22 <LL_RCC_LSE_IsReady>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d0ef      	beq.n	800648a <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	2b81      	cmp	r3, #129	; 0x81
 80064b0:	d003      	beq.n	80064ba <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	2b85      	cmp	r3, #133	; 0x85
 80064b8:	d121      	bne.n	80064fe <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ba:	f7fb fc5b 	bl	8001d74 <HAL_GetTick>
 80064be:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80064c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80064d4:	e00a      	b.n	80064ec <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064d6:	f7fb fc4d 	bl	8001d74 <HAL_GetTick>
 80064da:	4602      	mov	r2, r0
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d901      	bls.n	80064ec <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e112      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80064ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d0ec      	beq.n	80064d6 <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80064fc:	e060      	b.n	80065c0 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064fe:	f7fb fc39 	bl	8001d74 <HAL_GetTick>
 8006502:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006504:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800650c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006510:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006514:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006518:	e00a      	b.n	8006530 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800651a:	f7fb fc2b 	bl	8001d74 <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	f241 3288 	movw	r2, #5000	; 0x1388
 8006528:	4293      	cmp	r3, r2
 800652a:	d901      	bls.n	8006530 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e0f0      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006530:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006538:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1ec      	bne.n	800651a <HAL_RCC_OscConfig+0x532>
 8006540:	e03e      	b.n	80065c0 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006542:	f7fb fc17 	bl	8001d74 <HAL_GetTick>
 8006546:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800654c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006550:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006554:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006558:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800655c:	e00a      	b.n	8006574 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655e:	f7fb fc09 	bl	8001d74 <HAL_GetTick>
 8006562:	4602      	mov	r2, r0
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	f241 3288 	movw	r2, #5000	; 0x1388
 800656c:	4293      	cmp	r3, r2
 800656e:	d901      	bls.n	8006574 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e0ce      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006574:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800657c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1ec      	bne.n	800655e <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006584:	f7fb fbf6 	bl	8001d74 <HAL_GetTick>
 8006588:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800658a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800658e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006592:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006596:	f023 0301 	bic.w	r3, r3, #1
 800659a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800659e:	e00a      	b.n	80065b6 <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065a0:	f7fb fbe8 	bl	8001d74 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e0ad      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 80065b6:	f7ff fb34 	bl	8005c22 <LL_RCC_LSE_IsReady>
 80065ba:	4603      	mov	r3, r0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1ef      	bne.n	80065a0 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 80a3 	beq.w	8006710 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	2b0c      	cmp	r3, #12
 80065ce:	d076      	beq.n	80066be <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d14b      	bne.n	8006670 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065d8:	f7ff fc75 	bl	8005ec6 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065dc:	f7fb fbca 	bl	8001d74 <HAL_GetTick>
 80065e0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80065e2:	e008      	b.n	80065f6 <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065e4:	f7fb fbc6 	bl	8001d74 <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	2b0a      	cmp	r3, #10
 80065f0:	d901      	bls.n	80065f6 <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e08d      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 80065f6:	f7ff fc74 	bl	8005ee2 <LL_RCC_PLL_IsReady>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1f1      	bne.n	80065e4 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006600:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006604:	68da      	ldr	r2, [r3, #12]
 8006606:	4b45      	ldr	r3, [pc, #276]	; (800671c <HAL_RCC_OscConfig+0x734>)
 8006608:	4013      	ands	r3, r2
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006612:	4311      	orrs	r1, r2
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006618:	0212      	lsls	r2, r2, #8
 800661a:	4311      	orrs	r1, r2
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006620:	4311      	orrs	r1, r2
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006626:	4311      	orrs	r1, r2
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800662c:	430a      	orrs	r2, r1
 800662e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006632:	4313      	orrs	r3, r2
 8006634:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006636:	f7ff fc38 	bl	8005eaa <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800663a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006648:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800664a:	f7fb fb93 	bl	8001d74 <HAL_GetTick>
 800664e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006650:	e008      	b.n	8006664 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006652:	f7fb fb8f 	bl	8001d74 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b0a      	cmp	r3, #10
 800665e:	d901      	bls.n	8006664 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e056      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006664:	f7ff fc3d 	bl	8005ee2 <LL_RCC_PLL_IsReady>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0f1      	beq.n	8006652 <HAL_RCC_OscConfig+0x66a>
 800666e:	e04f      	b.n	8006710 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006670:	f7ff fc29 	bl	8005ec6 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8006674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800667e:	f023 0303 	bic.w	r3, r3, #3
 8006682:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8006684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800668e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8006692:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006696:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006698:	f7fb fb6c 	bl	8001d74 <HAL_GetTick>
 800669c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800669e:	e008      	b.n	80066b2 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066a0:	f7fb fb68 	bl	8001d74 <HAL_GetTick>
 80066a4:	4602      	mov	r2, r0
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	2b0a      	cmp	r3, #10
 80066ac:	d901      	bls.n	80066b2 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e02f      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 80066b2:	f7ff fc16 	bl	8005ee2 <LL_RCC_PLL_IsReady>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1f1      	bne.n	80066a0 <HAL_RCC_OscConfig+0x6b8>
 80066bc:	e028      	b.n	8006710 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d101      	bne.n	80066ca <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e023      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80066ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	f003 0203 	and.w	r2, r3, #3
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066dc:	429a      	cmp	r2, r3
 80066de:	d115      	bne.n	800670c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d10e      	bne.n	800670c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f8:	021b      	lsls	r3, r3, #8
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d106      	bne.n	800670c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006708:	429a      	cmp	r2, r3
 800670a:	d001      	beq.n	8006710 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e000      	b.n	8006712 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3720      	adds	r7, #32
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	11c1808c 	.word	0x11c1808c

08006720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e10f      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006734:	4b89      	ldr	r3, [pc, #548]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0307 	and.w	r3, r3, #7
 800673c:	683a      	ldr	r2, [r7, #0]
 800673e:	429a      	cmp	r2, r3
 8006740:	d91b      	bls.n	800677a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006742:	4b86      	ldr	r3, [pc, #536]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f023 0207 	bic.w	r2, r3, #7
 800674a:	4984      	ldr	r1, [pc, #528]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	4313      	orrs	r3, r2
 8006750:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006752:	f7fb fb0f 	bl	8001d74 <HAL_GetTick>
 8006756:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006758:	e008      	b.n	800676c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800675a:	f7fb fb0b 	bl	8001d74 <HAL_GetTick>
 800675e:	4602      	mov	r2, r0
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	2b02      	cmp	r3, #2
 8006766:	d901      	bls.n	800676c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006768:	2303      	movs	r3, #3
 800676a:	e0f3      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800676c:	4b7b      	ldr	r3, [pc, #492]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0307 	and.w	r3, r3, #7
 8006774:	683a      	ldr	r2, [r7, #0]
 8006776:	429a      	cmp	r2, r3
 8006778:	d1ef      	bne.n	800675a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0302 	and.w	r3, r3, #2
 8006782:	2b00      	cmp	r3, #0
 8006784:	d016      	beq.n	80067b4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	4618      	mov	r0, r3
 800678c:	f7ff fb10 	bl	8005db0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006790:	f7fb faf0 	bl	8001d74 <HAL_GetTick>
 8006794:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006796:	e008      	b.n	80067aa <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006798:	f7fb faec 	bl	8001d74 <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d901      	bls.n	80067aa <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e0d4      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80067aa:	f7ff fbd8 	bl	8005f5e <LL_RCC_IsActiveFlag_HPRE>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d0f1      	beq.n	8006798 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d016      	beq.n	80067ee <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7ff fb06 	bl	8005dd6 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80067ca:	f7fb fad3 	bl	8001d74 <HAL_GetTick>
 80067ce:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80067d0:	e008      	b.n	80067e4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80067d2:	f7fb facf 	bl	8001d74 <HAL_GetTick>
 80067d6:	4602      	mov	r2, r0
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d901      	bls.n	80067e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e0b7      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80067e4:	f7ff fbcc 	bl	8005f80 <LL_RCC_IsActiveFlag_SHDHPRE>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0f1      	beq.n	80067d2 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0304 	and.w	r3, r3, #4
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d016      	beq.n	8006828 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	4618      	mov	r0, r3
 8006800:	f7ff faff 	bl	8005e02 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006804:	f7fb fab6 	bl	8001d74 <HAL_GetTick>
 8006808:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800680a:	e008      	b.n	800681e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800680c:	f7fb fab2 	bl	8001d74 <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	2b02      	cmp	r3, #2
 8006818:	d901      	bls.n	800681e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e09a      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800681e:	f7ff fbc1 	bl	8005fa4 <LL_RCC_IsActiveFlag_PPRE1>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0f1      	beq.n	800680c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0308 	and.w	r3, r3, #8
 8006830:	2b00      	cmp	r3, #0
 8006832:	d017      	beq.n	8006864 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	4618      	mov	r0, r3
 800683c:	f7ff faf4 	bl	8005e28 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006840:	f7fb fa98 	bl	8001d74 <HAL_GetTick>
 8006844:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006846:	e008      	b.n	800685a <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006848:	f7fb fa94 	bl	8001d74 <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d901      	bls.n	800685a <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e07c      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800685a:	f7ff fbb4 	bl	8005fc6 <LL_RCC_IsActiveFlag_PPRE2>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d0f1      	beq.n	8006848 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	2b00      	cmp	r3, #0
 800686e:	d043      	beq.n	80068f8 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	2b02      	cmp	r3, #2
 8006876:	d106      	bne.n	8006886 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006878:	f7ff f981 	bl	8005b7e <LL_RCC_HSE_IsReady>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d11e      	bne.n	80068c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e066      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	2b03      	cmp	r3, #3
 800688c:	d106      	bne.n	800689c <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800688e:	f7ff fb28 	bl	8005ee2 <LL_RCC_PLL_IsReady>
 8006892:	4603      	mov	r3, r0
 8006894:	2b00      	cmp	r3, #0
 8006896:	d113      	bne.n	80068c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	e05b      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d106      	bne.n	80068b2 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80068a4:	f7ff fa1b 	bl	8005cde <LL_RCC_MSI_IsReady>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d108      	bne.n	80068c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e050      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80068b2:	f7ff f991 	bl	8005bd8 <LL_RCC_HSI_IsReady>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d101      	bne.n	80068c0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e049      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff fa55 	bl	8005d74 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068ca:	f7fb fa53 	bl	8001d74 <HAL_GetTick>
 80068ce:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068d0:	e00a      	b.n	80068e8 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068d2:	f7fb fa4f 	bl	8001d74 <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e035      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068e8:	f7ff fa57 	bl	8005d9a <LL_RCC_GetSysClkSource>
 80068ec:	4602      	mov	r2, r0
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d1ec      	bne.n	80068d2 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80068f8:	4b18      	ldr	r3, [pc, #96]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f003 0307 	and.w	r3, r3, #7
 8006900:	683a      	ldr	r2, [r7, #0]
 8006902:	429a      	cmp	r2, r3
 8006904:	d21b      	bcs.n	800693e <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006906:	4b15      	ldr	r3, [pc, #84]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f023 0207 	bic.w	r2, r3, #7
 800690e:	4913      	ldr	r1, [pc, #76]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	4313      	orrs	r3, r2
 8006914:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006916:	f7fb fa2d 	bl	8001d74 <HAL_GetTick>
 800691a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800691c:	e008      	b.n	8006930 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800691e:	f7fb fa29 	bl	8001d74 <HAL_GetTick>
 8006922:	4602      	mov	r2, r0
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	2b02      	cmp	r3, #2
 800692a:	d901      	bls.n	8006930 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e011      	b.n	8006954 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006930:	4b0a      	ldr	r3, [pc, #40]	; (800695c <HAL_RCC_ClockConfig+0x23c>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	683a      	ldr	r2, [r7, #0]
 800693a:	429a      	cmp	r2, r3
 800693c:	d1ef      	bne.n	800691e <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800693e:	f000 f8b3 	bl	8006aa8 <HAL_RCC_GetHCLKFreq>
 8006942:	4603      	mov	r3, r0
 8006944:	4a06      	ldr	r2, [pc, #24]	; (8006960 <HAL_RCC_ClockConfig+0x240>)
 8006946:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006948:	4b06      	ldr	r3, [pc, #24]	; (8006964 <HAL_RCC_ClockConfig+0x244>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4618      	mov	r0, r3
 800694e:	f7fb fa07 	bl	8001d60 <HAL_InitTick>
 8006952:	4603      	mov	r3, r0
}
 8006954:	4618      	mov	r0, r3
 8006956:	3710      	adds	r7, #16
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	58004000 	.word	0x58004000
 8006960:	20000000 	.word	0x20000000
 8006964:	20000004 	.word	0x20000004

08006968 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006968:	b590      	push	{r4, r7, lr}
 800696a:	b087      	sub	sp, #28
 800696c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800696e:	2300      	movs	r3, #0
 8006970:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006972:	2300      	movs	r3, #0
 8006974:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006976:	f7ff fa10 	bl	8005d9a <LL_RCC_GetSysClkSource>
 800697a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800697c:	f7ff fae4 	bl	8005f48 <LL_RCC_PLL_GetMainSource>
 8006980:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d005      	beq.n	8006994 <HAL_RCC_GetSysClockFreq+0x2c>
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2b0c      	cmp	r3, #12
 800698c:	d139      	bne.n	8006a02 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d136      	bne.n	8006a02 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006994:	f7ff f9b3 	bl	8005cfe <LL_RCC_MSI_IsEnabledRangeSelect>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d115      	bne.n	80069ca <HAL_RCC_GetSysClockFreq+0x62>
 800699e:	f7ff f9ae 	bl	8005cfe <LL_RCC_MSI_IsEnabledRangeSelect>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d106      	bne.n	80069b6 <HAL_RCC_GetSysClockFreq+0x4e>
 80069a8:	f7ff f9b9 	bl	8005d1e <LL_RCC_MSI_GetRange>
 80069ac:	4603      	mov	r3, r0
 80069ae:	0a1b      	lsrs	r3, r3, #8
 80069b0:	f003 030f 	and.w	r3, r3, #15
 80069b4:	e005      	b.n	80069c2 <HAL_RCC_GetSysClockFreq+0x5a>
 80069b6:	f7ff f9bd 	bl	8005d34 <LL_RCC_MSI_GetRangeAfterStandby>
 80069ba:	4603      	mov	r3, r0
 80069bc:	0a1b      	lsrs	r3, r3, #8
 80069be:	f003 030f 	and.w	r3, r3, #15
 80069c2:	4a36      	ldr	r2, [pc, #216]	; (8006a9c <HAL_RCC_GetSysClockFreq+0x134>)
 80069c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069c8:	e014      	b.n	80069f4 <HAL_RCC_GetSysClockFreq+0x8c>
 80069ca:	f7ff f998 	bl	8005cfe <LL_RCC_MSI_IsEnabledRangeSelect>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d106      	bne.n	80069e2 <HAL_RCC_GetSysClockFreq+0x7a>
 80069d4:	f7ff f9a3 	bl	8005d1e <LL_RCC_MSI_GetRange>
 80069d8:	4603      	mov	r3, r0
 80069da:	091b      	lsrs	r3, r3, #4
 80069dc:	f003 030f 	and.w	r3, r3, #15
 80069e0:	e005      	b.n	80069ee <HAL_RCC_GetSysClockFreq+0x86>
 80069e2:	f7ff f9a7 	bl	8005d34 <LL_RCC_MSI_GetRangeAfterStandby>
 80069e6:	4603      	mov	r3, r0
 80069e8:	091b      	lsrs	r3, r3, #4
 80069ea:	f003 030f 	and.w	r3, r3, #15
 80069ee:	4a2b      	ldr	r2, [pc, #172]	; (8006a9c <HAL_RCC_GetSysClockFreq+0x134>)
 80069f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069f4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d115      	bne.n	8006a28 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006a00:	e012      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	2b04      	cmp	r3, #4
 8006a06:	d102      	bne.n	8006a0e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a08:	4b25      	ldr	r3, [pc, #148]	; (8006aa0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a0a:	617b      	str	r3, [r7, #20]
 8006a0c:	e00c      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	2b08      	cmp	r3, #8
 8006a12:	d109      	bne.n	8006a28 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a14:	f7ff f886 	bl	8005b24 <LL_RCC_HSE_IsEnabledDiv2>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d102      	bne.n	8006a24 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006a1e:	4b20      	ldr	r3, [pc, #128]	; (8006aa0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a20:	617b      	str	r3, [r7, #20]
 8006a22:	e001      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006a24:	4b1f      	ldr	r3, [pc, #124]	; (8006aa4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006a26:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a28:	f7ff f9b7 	bl	8005d9a <LL_RCC_GetSysClkSource>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b0c      	cmp	r3, #12
 8006a30:	d12f      	bne.n	8006a92 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006a32:	f7ff fa89 	bl	8005f48 <LL_RCC_PLL_GetMainSource>
 8006a36:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d003      	beq.n	8006a46 <HAL_RCC_GetSysClockFreq+0xde>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b03      	cmp	r3, #3
 8006a42:	d003      	beq.n	8006a4c <HAL_RCC_GetSysClockFreq+0xe4>
 8006a44:	e00d      	b.n	8006a62 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006a46:	4b16      	ldr	r3, [pc, #88]	; (8006aa0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a48:	60fb      	str	r3, [r7, #12]
        break;
 8006a4a:	e00d      	b.n	8006a68 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a4c:	f7ff f86a 	bl	8005b24 <LL_RCC_HSE_IsEnabledDiv2>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d102      	bne.n	8006a5c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006a56:	4b12      	ldr	r3, [pc, #72]	; (8006aa0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a58:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006a5a:	e005      	b.n	8006a68 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006a5c:	4b11      	ldr	r3, [pc, #68]	; (8006aa4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006a5e:	60fb      	str	r3, [r7, #12]
        break;
 8006a60:	e002      	b.n	8006a68 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	60fb      	str	r3, [r7, #12]
        break;
 8006a66:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006a68:	f7ff fa4c 	bl	8005f04 <LL_RCC_PLL_GetN>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	fb03 f402 	mul.w	r4, r3, r2
 8006a74:	f7ff fa5d 	bl	8005f32 <LL_RCC_PLL_GetDivider>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	091b      	lsrs	r3, r3, #4
 8006a7c:	3301      	adds	r3, #1
 8006a7e:	fbb4 f4f3 	udiv	r4, r4, r3
 8006a82:	f7ff fa4b 	bl	8005f1c <LL_RCC_PLL_GetR>
 8006a86:	4603      	mov	r3, r0
 8006a88:	0f5b      	lsrs	r3, r3, #29
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	fbb4 f3f3 	udiv	r3, r4, r3
 8006a90:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006a92:	697b      	ldr	r3, [r7, #20]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	371c      	adds	r7, #28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd90      	pop	{r4, r7, pc}
 8006a9c:	0801e8d4 	.word	0x0801e8d4
 8006aa0:	00f42400 	.word	0x00f42400
 8006aa4:	01e84800 	.word	0x01e84800

08006aa8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006aa8:	b598      	push	{r3, r4, r7, lr}
 8006aaa:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006aac:	f7ff ff5c 	bl	8006968 <HAL_RCC_GetSysClockFreq>
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	f7ff f9cc 	bl	8005e4e <LL_RCC_GetAHBPrescaler>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	091b      	lsrs	r3, r3, #4
 8006aba:	f003 030f 	and.w	r3, r3, #15
 8006abe:	4a03      	ldr	r2, [pc, #12]	; (8006acc <HAL_RCC_GetHCLKFreq+0x24>)
 8006ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ac4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	bd98      	pop	{r3, r4, r7, pc}
 8006acc:	0801e874 	.word	0x0801e874

08006ad0 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ad0:	b598      	push	{r3, r4, r7, lr}
 8006ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006ad4:	f7ff ffe8 	bl	8006aa8 <HAL_RCC_GetHCLKFreq>
 8006ad8:	4604      	mov	r4, r0
 8006ada:	f7ff f9d0 	bl	8005e7e <LL_RCC_GetAPB1Prescaler>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	0a1b      	lsrs	r3, r3, #8
 8006ae2:	4a03      	ldr	r2, [pc, #12]	; (8006af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ae8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	bd98      	pop	{r3, r4, r7, pc}
 8006af0:	0801e8b4 	.word	0x0801e8b4

08006af4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006af4:	b598      	push	{r3, r4, r7, lr}
 8006af6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006af8:	f7ff ffd6 	bl	8006aa8 <HAL_RCC_GetHCLKFreq>
 8006afc:	4604      	mov	r4, r0
 8006afe:	f7ff f9c9 	bl	8005e94 <LL_RCC_GetAPB2Prescaler>
 8006b02:	4603      	mov	r3, r0
 8006b04:	0adb      	lsrs	r3, r3, #11
 8006b06:	4a03      	ldr	r2, [pc, #12]	; (8006b14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b0c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	bd98      	pop	{r3, r4, r7, pc}
 8006b14:	0801e8b4 	.word	0x0801e8b4

08006b18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006b18:	b590      	push	{r4, r7, lr}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	091b      	lsrs	r3, r3, #4
 8006b24:	f003 030f 	and.w	r3, r3, #15
 8006b28:	4a10      	ldr	r2, [pc, #64]	; (8006b6c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b2e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006b30:	f7ff f998 	bl	8005e64 <LL_RCC_GetAHB3Prescaler>
 8006b34:	4603      	mov	r3, r0
 8006b36:	091b      	lsrs	r3, r3, #4
 8006b38:	f003 030f 	and.w	r3, r3, #15
 8006b3c:	4a0c      	ldr	r2, [pc, #48]	; (8006b70 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b48:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	4a09      	ldr	r2, [pc, #36]	; (8006b74 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b52:	0c9c      	lsrs	r4, r3, #18
 8006b54:	f7fe ffac 	bl	8005ab0 <HAL_PWREx_GetVoltageRange>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f000 f80b 	bl	8006b78 <RCC_SetFlashLatency>
 8006b62:	4603      	mov	r3, r0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd90      	pop	{r4, r7, pc}
 8006b6c:	0801e8d4 	.word	0x0801e8d4
 8006b70:	0801e874 	.word	0x0801e874
 8006b74:	431bde83 	.word	0x431bde83

08006b78 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b08e      	sub	sp, #56	; 0x38
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006b82:	4a3a      	ldr	r2, [pc, #232]	; (8006c6c <RCC_SetFlashLatency+0xf4>)
 8006b84:	f107 0320 	add.w	r3, r7, #32
 8006b88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006b8c:	6018      	str	r0, [r3, #0]
 8006b8e:	3304      	adds	r3, #4
 8006b90:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006b92:	4a37      	ldr	r2, [pc, #220]	; (8006c70 <RCC_SetFlashLatency+0xf8>)
 8006b94:	f107 0318 	add.w	r3, r7, #24
 8006b98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006b9c:	6018      	str	r0, [r3, #0]
 8006b9e:	3304      	adds	r3, #4
 8006ba0:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006ba2:	4a34      	ldr	r2, [pc, #208]	; (8006c74 <RCC_SetFlashLatency+0xfc>)
 8006ba4:	f107 030c 	add.w	r3, r7, #12
 8006ba8:	ca07      	ldmia	r2, {r0, r1, r2}
 8006baa:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006bae:	2300      	movs	r3, #0
 8006bb0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bb8:	d11b      	bne.n	8006bf2 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006bba:	2300      	movs	r3, #0
 8006bbc:	633b      	str	r3, [r7, #48]	; 0x30
 8006bbe:	e014      	b.n	8006bea <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc2:	005b      	lsls	r3, r3, #1
 8006bc4:	3338      	adds	r3, #56	; 0x38
 8006bc6:	443b      	add	r3, r7
 8006bc8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006bcc:	461a      	mov	r2, r3
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d807      	bhi.n	8006be4 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	3338      	adds	r3, #56	; 0x38
 8006bda:	443b      	add	r3, r7
 8006bdc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006be0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006be2:	e021      	b.n	8006c28 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be6:	3301      	adds	r3, #1
 8006be8:	633b      	str	r3, [r7, #48]	; 0x30
 8006bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	d9e7      	bls.n	8006bc0 <RCC_SetFlashLatency+0x48>
 8006bf0:	e01a      	b.n	8006c28 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bf6:	e014      	b.n	8006c22 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	3338      	adds	r3, #56	; 0x38
 8006bfe:	443b      	add	r3, r7
 8006c00:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006c04:	461a      	mov	r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d807      	bhi.n	8006c1c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c0e:	009b      	lsls	r3, r3, #2
 8006c10:	3338      	adds	r3, #56	; 0x38
 8006c12:	443b      	add	r3, r7
 8006c14:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006c18:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c1a:	e005      	b.n	8006c28 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c1e:	3301      	adds	r3, #1
 8006c20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c24:	2b02      	cmp	r3, #2
 8006c26:	d9e7      	bls.n	8006bf8 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006c28:	4b13      	ldr	r3, [pc, #76]	; (8006c78 <RCC_SetFlashLatency+0x100>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f023 0207 	bic.w	r2, r3, #7
 8006c30:	4911      	ldr	r1, [pc, #68]	; (8006c78 <RCC_SetFlashLatency+0x100>)
 8006c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c34:	4313      	orrs	r3, r2
 8006c36:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006c38:	f7fb f89c 	bl	8001d74 <HAL_GetTick>
 8006c3c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c3e:	e008      	b.n	8006c52 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c40:	f7fb f898 	bl	8001d74 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d901      	bls.n	8006c52 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e007      	b.n	8006c62 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c52:	4b09      	ldr	r3, [pc, #36]	; (8006c78 <RCC_SetFlashLatency+0x100>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0307 	and.w	r3, r3, #7
 8006c5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d1ef      	bne.n	8006c40 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3738      	adds	r7, #56	; 0x38
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	0801df58 	.word	0x0801df58
 8006c70:	0801df60 	.word	0x0801df60
 8006c74:	0801df68 	.word	0x0801df68
 8006c78:	58004000 	.word	0x58004000

08006c7c <LL_RCC_LSE_IsReady>:
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c88:	f003 0302 	and.w	r3, r3, #2
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d101      	bne.n	8006c94 <LL_RCC_LSE_IsReady+0x18>
 8006c90:	2301      	movs	r3, #1
 8006c92:	e000      	b.n	8006c96 <LL_RCC_LSE_IsReady+0x1a>
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bc80      	pop	{r7}
 8006c9c:	4770      	bx	lr

08006c9e <LL_RCC_SetUSARTClockSource>:
{
 8006c9e:	b480      	push	{r7}
 8006ca0:	b083      	sub	sp, #12
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006ca6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006caa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	0c1b      	lsrs	r3, r3, #16
 8006cb2:	43db      	mvns	r3, r3
 8006cb4:	401a      	ands	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bc80      	pop	{r7}
 8006ccc:	4770      	bx	lr

08006cce <LL_RCC_SetI2SClockSource>:
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b083      	sub	sp, #12
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006cd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cde:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ce2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006cee:	bf00      	nop
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bc80      	pop	{r7}
 8006cf6:	4770      	bx	lr

08006cf8 <LL_RCC_SetLPUARTClockSource>:
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006d00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d08:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d0c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d18:	bf00      	nop
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bc80      	pop	{r7}
 8006d20:	4770      	bx	lr

08006d22 <LL_RCC_SetI2CClockSource>:
{
 8006d22:	b480      	push	{r7}
 8006d24:	b083      	sub	sp, #12
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006d2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d2e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	091b      	lsrs	r3, r3, #4
 8006d36:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006d3a:	43db      	mvns	r3, r3
 8006d3c:	401a      	ands	r2, r3
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	011b      	lsls	r3, r3, #4
 8006d42:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006d46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bc80      	pop	{r7}
 8006d58:	4770      	bx	lr

08006d5a <LL_RCC_SetLPTIMClockSource>:
{
 8006d5a:	b480      	push	{r7}
 8006d5c:	b083      	sub	sp, #12
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006d62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d66:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	0c1b      	lsrs	r3, r3, #16
 8006d6e:	041b      	lsls	r3, r3, #16
 8006d70:	43db      	mvns	r3, r3
 8006d72:	401a      	ands	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	041b      	lsls	r3, r3, #16
 8006d78:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d82:	bf00      	nop
 8006d84:	370c      	adds	r7, #12
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bc80      	pop	{r7}
 8006d8a:	4770      	bx	lr

08006d8c <LL_RCC_SetRNGClockSource>:
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b083      	sub	sp, #12
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006d94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d9c:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006da0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4313      	orrs	r3, r2
 8006da8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bc80      	pop	{r7}
 8006db4:	4770      	bx	lr

08006db6 <LL_RCC_SetADCClockSource>:
{
 8006db6:	b480      	push	{r7}
 8006db8:	b083      	sub	sp, #12
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006dbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006dca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006dd6:	bf00      	nop
 8006dd8:	370c      	adds	r7, #12
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bc80      	pop	{r7}
 8006dde:	4770      	bx	lr

08006de0 <LL_RCC_SetRTCClockSource>:
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006de8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006df4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006e00:	bf00      	nop
 8006e02:	370c      	adds	r7, #12
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bc80      	pop	{r7}
 8006e08:	4770      	bx	lr

08006e0a <LL_RCC_GetRTCClockSource>:
{
 8006e0a:	b480      	push	{r7}
 8006e0c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e16:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bc80      	pop	{r7}
 8006e20:	4770      	bx	lr

08006e22 <LL_RCC_ForceBackupDomainReset>:
{
 8006e22:	b480      	push	{r7}
 8006e24:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006e26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006e3a:	bf00      	nop
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bc80      	pop	{r7}
 8006e40:	4770      	bx	lr

08006e42 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006e42:	b480      	push	{r7}
 8006e44:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006e46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006e5a:	bf00      	nop
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bc80      	pop	{r7}
 8006e60:	4770      	bx	lr
	...

08006e64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b086      	sub	sp, #24
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006e70:	2300      	movs	r3, #0
 8006e72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006e74:	2300      	movs	r3, #0
 8006e76:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d058      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006e84:	f7fe fe06 	bl	8005a94 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e88:	f7fa ff74 	bl	8001d74 <HAL_GetTick>
 8006e8c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006e8e:	e009      	b.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e90:	f7fa ff70 	bl	8001d74 <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d902      	bls.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	74fb      	strb	r3, [r7, #19]
        break;
 8006ea2:	e006      	b.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006ea4:	4b7b      	ldr	r3, [pc, #492]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eb0:	d1ee      	bne.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006eb2:	7cfb      	ldrb	r3, [r7, #19]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d13c      	bne.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006eb8:	f7ff ffa7 	bl	8006e0a <LL_RCC_GetRTCClockSource>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d00f      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006ec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ed2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ed4:	f7ff ffa5 	bl	8006e22 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ed8:	f7ff ffb3 	bl	8006e42 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006edc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	f003 0302 	and.w	r3, r3, #2
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d014      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ef0:	f7fa ff40 	bl	8001d74 <HAL_GetTick>
 8006ef4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006ef6:	e00b      	b.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ef8:	f7fa ff3c 	bl	8001d74 <HAL_GetTick>
 8006efc:	4602      	mov	r2, r0
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	1ad3      	subs	r3, r2, r3
 8006f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d902      	bls.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	74fb      	strb	r3, [r7, #19]
            break;
 8006f0e:	e004      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006f10:	f7ff feb4 	bl	8006c7c <LL_RCC_LSE_IsReady>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d1ee      	bne.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006f1a:	7cfb      	ldrb	r3, [r7, #19]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d105      	bne.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f24:	4618      	mov	r0, r3
 8006f26:	f7ff ff5b 	bl	8006de0 <LL_RCC_SetRTCClockSource>
 8006f2a:	e004      	b.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f2c:	7cfb      	ldrb	r3, [r7, #19]
 8006f2e:	74bb      	strb	r3, [r7, #18]
 8006f30:	e001      	b.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f32:	7cfb      	ldrb	r3, [r7, #19]
 8006f34:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d004      	beq.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7ff fea9 	bl	8006c9e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f003 0302 	and.w	r3, r3, #2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d004      	beq.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7ff fe9e 	bl	8006c9e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d004      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7ff fec0 	bl	8006cf8 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d004      	beq.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff fee6 	bl	8006d5a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d004      	beq.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7ff fedb 	bl	8006d5a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d004      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f7ff fed0 	bl	8006d5a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d004      	beq.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7ff fea9 	bl	8006d22 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d004      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7ff fe9e 	bl	8006d22 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d004      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	69db      	ldr	r3, [r3, #28]
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7ff fe93 	bl	8006d22 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0310 	and.w	r3, r3, #16
 8007004:	2b00      	cmp	r3, #0
 8007006:	d011      	beq.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	4618      	mov	r0, r3
 800700e:	f7ff fe5e 	bl	8006cce <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800701a:	d107      	bne.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800701c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007026:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800702a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007034:	2b00      	cmp	r3, #0
 8007036:	d010      	beq.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800703c:	4618      	mov	r0, r3
 800703e:	f7ff fea5 	bl	8006d8c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007046:	2b00      	cmp	r3, #0
 8007048:	d107      	bne.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800704a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007054:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007058:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d011      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800706a:	4618      	mov	r0, r3
 800706c:	f7ff fea3 	bl	8006db6 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007074:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007078:	d107      	bne.n	800708a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800707a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007088:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800708a:	7cbb      	ldrb	r3, [r7, #18]
}
 800708c:	4618      	mov	r0, r3
 800708e:	3718      	adds	r7, #24
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	58000400 	.word	0x58000400

08007098 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d068      	beq.n	800717c <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d106      	bne.n	80070c4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7fa fbd8 	bl	8001874 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2202      	movs	r2, #2
 80070c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80070cc:	4b2e      	ldr	r3, [pc, #184]	; (8007188 <HAL_RTC_Init+0xf0>)
 80070ce:	22ca      	movs	r2, #202	; 0xca
 80070d0:	625a      	str	r2, [r3, #36]	; 0x24
 80070d2:	4b2d      	ldr	r3, [pc, #180]	; (8007188 <HAL_RTC_Init+0xf0>)
 80070d4:	2253      	movs	r2, #83	; 0x53
 80070d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fa0f 	bl	80074fc <RTC_EnterInitMode>
 80070de:	4603      	mov	r3, r0
 80070e0:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80070e2:	7bfb      	ldrb	r3, [r7, #15]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d13f      	bne.n	8007168 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80070e8:	4b27      	ldr	r3, [pc, #156]	; (8007188 <HAL_RTC_Init+0xf0>)
 80070ea:	699b      	ldr	r3, [r3, #24]
 80070ec:	4a26      	ldr	r2, [pc, #152]	; (8007188 <HAL_RTC_Init+0xf0>)
 80070ee:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80070f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070f6:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80070f8:	4b23      	ldr	r3, [pc, #140]	; (8007188 <HAL_RTC_Init+0xf0>)
 80070fa:	699a      	ldr	r2, [r3, #24]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6859      	ldr	r1, [r3, #4]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	4319      	orrs	r1, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	430b      	orrs	r3, r1
 800710c:	491e      	ldr	r1, [pc, #120]	; (8007188 <HAL_RTC_Init+0xf0>)
 800710e:	4313      	orrs	r3, r2
 8007110:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68da      	ldr	r2, [r3, #12]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	041b      	lsls	r3, r3, #16
 800711c:	491a      	ldr	r1, [pc, #104]	; (8007188 <HAL_RTC_Init+0xf0>)
 800711e:	4313      	orrs	r3, r2
 8007120:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8007122:	4b19      	ldr	r3, [pc, #100]	; (8007188 <HAL_RTC_Init+0xf0>)
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007132:	430b      	orrs	r3, r1
 8007134:	4914      	ldr	r1, [pc, #80]	; (8007188 <HAL_RTC_Init+0xf0>)
 8007136:	4313      	orrs	r3, r2
 8007138:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fa12 	bl	8007564 <RTC_ExitInitMode>
 8007140:	4603      	mov	r3, r0
 8007142:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8007144:	7bfb      	ldrb	r3, [r7, #15]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10e      	bne.n	8007168 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800714a:	4b0f      	ldr	r3, [pc, #60]	; (8007188 <HAL_RTC_Init+0xf0>)
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a19      	ldr	r1, [r3, #32]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	69db      	ldr	r3, [r3, #28]
 800715a:	4319      	orrs	r1, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	695b      	ldr	r3, [r3, #20]
 8007160:	430b      	orrs	r3, r1
 8007162:	4909      	ldr	r1, [pc, #36]	; (8007188 <HAL_RTC_Init+0xf0>)
 8007164:	4313      	orrs	r3, r2
 8007166:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007168:	4b07      	ldr	r3, [pc, #28]	; (8007188 <HAL_RTC_Init+0xf0>)
 800716a:	22ff      	movs	r2, #255	; 0xff
 800716c:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800716e:	7bfb      	ldrb	r3, [r7, #15]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d103      	bne.n	800717c <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800717c:	7bfb      	ldrb	r3, [r7, #15]
}
 800717e:	4618      	mov	r0, r3
 8007180:	3710      	adds	r7, #16
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	40002800 	.word	0x40002800

0800718c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800718c:	b590      	push	{r4, r7, lr}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007198:	2300      	movs	r3, #0
 800719a:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d101      	bne.n	80071aa <HAL_RTC_SetAlarm_IT+0x1e>
 80071a6:	2302      	movs	r3, #2
 80071a8:	e0f3      	b.n	8007392 <HAL_RTC_SetAlarm_IT+0x206>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2201      	movs	r2, #1
 80071ae:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2202      	movs	r2, #2
 80071b6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80071ba:	4b78      	ldr	r3, [pc, #480]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071c2:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071ca:	d06a      	beq.n	80072a2 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d13a      	bne.n	8007248 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80071d2:	4b72      	ldr	r3, [pc, #456]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d102      	bne.n	80071e4 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	2200      	movs	r2, #0
 80071e2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f000 f9f5 	bl	80075e0 <RTC_ByteToBcd2>
 80071f6:	4603      	mov	r3, r0
 80071f8:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	785b      	ldrb	r3, [r3, #1]
 80071fe:	4618      	mov	r0, r3
 8007200:	f000 f9ee 	bl	80075e0 <RTC_ByteToBcd2>
 8007204:	4603      	mov	r3, r0
 8007206:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007208:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	789b      	ldrb	r3, [r3, #2]
 800720e:	4618      	mov	r0, r3
 8007210:	f000 f9e6 	bl	80075e0 <RTC_ByteToBcd2>
 8007214:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007216:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	78db      	ldrb	r3, [r3, #3]
 800721e:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007220:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800722a:	4618      	mov	r0, r3
 800722c:	f000 f9d8 	bl	80075e0 <RTC_ByteToBcd2>
 8007230:	4603      	mov	r3, r0
 8007232:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007234:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800723c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007242:	4313      	orrs	r3, r2
 8007244:	617b      	str	r3, [r7, #20]
 8007246:	e02c      	b.n	80072a2 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	695b      	ldr	r3, [r3, #20]
 800724c:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 8007250:	d00d      	beq.n	800726e <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	695b      	ldr	r3, [r3, #20]
 8007256:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800725a:	d008      	beq.n	800726e <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800725c:	4b4f      	ldr	r3, [pc, #316]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007264:	2b00      	cmp	r3, #0
 8007266:	d102      	bne.n	800726e <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	2200      	movs	r2, #0
 800726c:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	785b      	ldrb	r3, [r3, #1]
 8007278:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800727a:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800727c:	68ba      	ldr	r2, [r7, #8]
 800727e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007280:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	78db      	ldrb	r3, [r3, #3]
 8007286:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007288:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007290:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007292:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007298:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800729e:	4313      	orrs	r3, r2
 80072a0:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072a2:	4b3e      	ldr	r3, [pc, #248]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072a4:	22ca      	movs	r2, #202	; 0xca
 80072a6:	625a      	str	r2, [r3, #36]	; 0x24
 80072a8:	4b3c      	ldr	r3, [pc, #240]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072aa:	2253      	movs	r2, #83	; 0x53
 80072ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072b6:	d12c      	bne.n	8007312 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80072b8:	4b38      	ldr	r3, [pc, #224]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	4a37      	ldr	r2, [pc, #220]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80072c2:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80072c4:	4b35      	ldr	r3, [pc, #212]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072c6:	2201      	movs	r2, #1
 80072c8:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072d0:	d107      	bne.n	80072e2 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	699a      	ldr	r2, [r3, #24]
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	69db      	ldr	r3, [r3, #28]
 80072da:	4930      	ldr	r1, [pc, #192]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072dc:	4313      	orrs	r3, r2
 80072de:	644b      	str	r3, [r1, #68]	; 0x44
 80072e0:	e006      	b.n	80072f0 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80072e2:	4a2e      	ldr	r2, [pc, #184]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80072e8:	4a2c      	ldr	r2, [pc, #176]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80072f0:	4a2a      	ldr	r2, [pc, #168]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072fc:	f043 0201 	orr.w	r2, r3, #1
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007304:	4b25      	ldr	r3, [pc, #148]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007306:	699b      	ldr	r3, [r3, #24]
 8007308:	4a24      	ldr	r2, [pc, #144]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 800730a:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800730e:	6193      	str	r3, [r2, #24]
 8007310:	e02b      	b.n	800736a <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007312:	4b22      	ldr	r3, [pc, #136]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	4a21      	ldr	r2, [pc, #132]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007318:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800731c:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800731e:	4b1f      	ldr	r3, [pc, #124]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007320:	2202      	movs	r2, #2
 8007322:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800732a:	d107      	bne.n	800733c <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	699a      	ldr	r2, [r3, #24]
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	69db      	ldr	r3, [r3, #28]
 8007334:	4919      	ldr	r1, [pc, #100]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007336:	4313      	orrs	r3, r2
 8007338:	64cb      	str	r3, [r1, #76]	; 0x4c
 800733a:	e006      	b.n	800734a <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800733c:	4a17      	ldr	r2, [pc, #92]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8007342:	4a16      	ldr	r2, [pc, #88]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	699b      	ldr	r3, [r3, #24]
 8007348:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800734a:	4a14      	ldr	r2, [pc, #80]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007356:	f043 0202 	orr.w	r2, r3, #2
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800735e:	4b0f      	ldr	r3, [pc, #60]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	4a0e      	ldr	r2, [pc, #56]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 8007364:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8007368:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800736a:	4b0d      	ldr	r3, [pc, #52]	; (80073a0 <HAL_RTC_SetAlarm_IT+0x214>)
 800736c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007370:	4a0b      	ldr	r2, [pc, #44]	; (80073a0 <HAL_RTC_SetAlarm_IT+0x214>)
 8007372:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007376:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800737a:	4b08      	ldr	r3, [pc, #32]	; (800739c <HAL_RTC_SetAlarm_IT+0x210>)
 800737c:	22ff      	movs	r2, #255	; 0xff
 800737e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2200      	movs	r2, #0
 800738c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	bd90      	pop	{r4, r7, pc}
 800739a:	bf00      	nop
 800739c:	40002800 	.word	0x40002800
 80073a0:	58000800 	.word	0x58000800

080073a4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d101      	bne.n	80073bc <HAL_RTC_DeactivateAlarm+0x18>
 80073b8:	2302      	movs	r3, #2
 80073ba:	e048      	b.n	800744e <HAL_RTC_DeactivateAlarm+0xaa>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2202      	movs	r2, #2
 80073c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073cc:	4b22      	ldr	r3, [pc, #136]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 80073ce:	22ca      	movs	r2, #202	; 0xca
 80073d0:	625a      	str	r2, [r3, #36]	; 0x24
 80073d2:	4b21      	ldr	r3, [pc, #132]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 80073d4:	2253      	movs	r2, #83	; 0x53
 80073d6:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073de:	d115      	bne.n	800740c <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80073e0:	4b1d      	ldr	r3, [pc, #116]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	4a1c      	ldr	r2, [pc, #112]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 80073e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80073ea:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80073ec:	4b1a      	ldr	r3, [pc, #104]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 80073ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073f0:	4a19      	ldr	r2, [pc, #100]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 80073f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80073f6:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	f023 0201 	bic.w	r2, r3, #1
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007404:	4b14      	ldr	r3, [pc, #80]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007406:	2201      	movs	r2, #1
 8007408:	65da      	str	r2, [r3, #92]	; 0x5c
 800740a:	e014      	b.n	8007436 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800740c:	4b12      	ldr	r3, [pc, #72]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	4a11      	ldr	r2, [pc, #68]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007412:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8007416:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007418:	4b0f      	ldr	r3, [pc, #60]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 800741a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800741c:	4a0e      	ldr	r2, [pc, #56]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 800741e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007422:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007428:	f023 0202 	bic.w	r2, r3, #2
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007430:	4b09      	ldr	r3, [pc, #36]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007432:	2202      	movs	r2, #2
 8007434:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007436:	4b08      	ldr	r3, [pc, #32]	; (8007458 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007438:	22ff      	movs	r2, #255	; 0xff
 800743a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	370c      	adds	r7, #12
 8007452:	46bd      	mov	sp, r7
 8007454:	bc80      	pop	{r7}
 8007456:	4770      	bx	lr
 8007458:	40002800 	.word	0x40002800

0800745c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007464:	4b11      	ldr	r3, [pc, #68]	; (80074ac <HAL_RTC_AlarmIRQHandler+0x50>)
 8007466:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800746c:	4013      	ands	r3, r2
 800746e:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	2b00      	cmp	r3, #0
 8007478:	d005      	beq.n	8007486 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800747a:	4b0c      	ldr	r3, [pc, #48]	; (80074ac <HAL_RTC_AlarmIRQHandler+0x50>)
 800747c:	2201      	movs	r2, #1
 800747e:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f7fa feda 	bl	800223a <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	2b00      	cmp	r3, #0
 800748e:	d005      	beq.n	800749c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007490:	4b06      	ldr	r3, [pc, #24]	; (80074ac <HAL_RTC_AlarmIRQHandler+0x50>)
 8007492:	2202      	movs	r2, #2
 8007494:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f94a 	bl	8007730 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80074a4:	bf00      	nop
 80074a6:	3710      	adds	r7, #16
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}
 80074ac:	40002800 	.word	0x40002800

080074b0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80074b8:	4b0f      	ldr	r3, [pc, #60]	; (80074f8 <HAL_RTC_WaitForSynchro+0x48>)
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	4a0e      	ldr	r2, [pc, #56]	; (80074f8 <HAL_RTC_WaitForSynchro+0x48>)
 80074be:	f023 0320 	bic.w	r3, r3, #32
 80074c2:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80074c4:	f7fa fc56 	bl	8001d74 <HAL_GetTick>
 80074c8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80074ca:	e009      	b.n	80074e0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80074cc:	f7fa fc52 	bl	8001d74 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074da:	d901      	bls.n	80074e0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e006      	b.n	80074ee <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80074e0:	4b05      	ldr	r3, [pc, #20]	; (80074f8 <HAL_RTC_WaitForSynchro+0x48>)
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	f003 0320 	and.w	r3, r3, #32
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0ef      	beq.n	80074cc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	bf00      	nop
 80074f8:	40002800 	.word	0x40002800

080074fc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007504:	2300      	movs	r3, #0
 8007506:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007508:	4b15      	ldr	r3, [pc, #84]	; (8007560 <RTC_EnterInitMode+0x64>)
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007510:	2b00      	cmp	r3, #0
 8007512:	d120      	bne.n	8007556 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007514:	4b12      	ldr	r3, [pc, #72]	; (8007560 <RTC_EnterInitMode+0x64>)
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	4a11      	ldr	r2, [pc, #68]	; (8007560 <RTC_EnterInitMode+0x64>)
 800751a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800751e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007520:	f7fa fc28 	bl	8001d74 <HAL_GetTick>
 8007524:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007526:	e00d      	b.n	8007544 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007528:	f7fa fc24 	bl	8001d74 <HAL_GetTick>
 800752c:	4602      	mov	r2, r0
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007536:	d905      	bls.n	8007544 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007538:	2303      	movs	r3, #3
 800753a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2203      	movs	r2, #3
 8007540:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007544:	4b06      	ldr	r3, [pc, #24]	; (8007560 <RTC_EnterInitMode+0x64>)
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800754c:	2b00      	cmp	r3, #0
 800754e:	d102      	bne.n	8007556 <RTC_EnterInitMode+0x5a>
 8007550:	7bfb      	ldrb	r3, [r7, #15]
 8007552:	2b03      	cmp	r3, #3
 8007554:	d1e8      	bne.n	8007528 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007556:	7bfb      	ldrb	r3, [r7, #15]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}
 8007560:	40002800 	.word	0x40002800

08007564 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007570:	4b1a      	ldr	r3, [pc, #104]	; (80075dc <RTC_ExitInitMode+0x78>)
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	4a19      	ldr	r2, [pc, #100]	; (80075dc <RTC_ExitInitMode+0x78>)
 8007576:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800757a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800757c:	4b17      	ldr	r3, [pc, #92]	; (80075dc <RTC_ExitInitMode+0x78>)
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	f003 0320 	and.w	r3, r3, #32
 8007584:	2b00      	cmp	r3, #0
 8007586:	d10c      	bne.n	80075a2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f7ff ff91 	bl	80074b0 <HAL_RTC_WaitForSynchro>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d01e      	beq.n	80075d2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2203      	movs	r2, #3
 8007598:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800759c:	2303      	movs	r3, #3
 800759e:	73fb      	strb	r3, [r7, #15]
 80075a0:	e017      	b.n	80075d2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80075a2:	4b0e      	ldr	r3, [pc, #56]	; (80075dc <RTC_ExitInitMode+0x78>)
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	4a0d      	ldr	r2, [pc, #52]	; (80075dc <RTC_ExitInitMode+0x78>)
 80075a8:	f023 0320 	bic.w	r3, r3, #32
 80075ac:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7ff ff7e 	bl	80074b0 <HAL_RTC_WaitForSynchro>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d005      	beq.n	80075c6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2203      	movs	r2, #3
 80075be:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80075c6:	4b05      	ldr	r3, [pc, #20]	; (80075dc <RTC_ExitInitMode+0x78>)
 80075c8:	699b      	ldr	r3, [r3, #24]
 80075ca:	4a04      	ldr	r2, [pc, #16]	; (80075dc <RTC_ExitInitMode+0x78>)
 80075cc:	f043 0320 	orr.w	r3, r3, #32
 80075d0:	6193      	str	r3, [r2, #24]
  }

  return status;
 80075d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	40002800 	.word	0x40002800

080075e0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b085      	sub	sp, #20
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	4603      	mov	r3, r0
 80075e8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80075ea:	2300      	movs	r3, #0
 80075ec:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80075ee:	79fb      	ldrb	r3, [r7, #7]
 80075f0:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80075f2:	e005      	b.n	8007600 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	3301      	adds	r3, #1
 80075f8:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80075fa:	7afb      	ldrb	r3, [r7, #11]
 80075fc:	3b0a      	subs	r3, #10
 80075fe:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007600:	7afb      	ldrb	r3, [r7, #11]
 8007602:	2b09      	cmp	r3, #9
 8007604:	d8f6      	bhi.n	80075f4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	011b      	lsls	r3, r3, #4
 800760c:	b2da      	uxtb	r2, r3
 800760e:	7afb      	ldrb	r3, [r7, #11]
 8007610:	4313      	orrs	r3, r2
 8007612:	b2db      	uxtb	r3, r3
}
 8007614:	4618      	mov	r0, r3
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	bc80      	pop	{r7}
 800761c:	4770      	bx	lr
	...

08007620 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007620:	b480      	push	{r7}
 8007622:	b083      	sub	sp, #12
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800762e:	2b01      	cmp	r3, #1
 8007630:	d101      	bne.n	8007636 <HAL_RTCEx_EnableBypassShadow+0x16>
 8007632:	2302      	movs	r3, #2
 8007634:	e01f      	b.n	8007676 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2202      	movs	r2, #2
 8007642:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007646:	4b0e      	ldr	r3, [pc, #56]	; (8007680 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007648:	22ca      	movs	r2, #202	; 0xca
 800764a:	625a      	str	r2, [r3, #36]	; 0x24
 800764c:	4b0c      	ldr	r3, [pc, #48]	; (8007680 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800764e:	2253      	movs	r2, #83	; 0x53
 8007650:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007652:	4b0b      	ldr	r3, [pc, #44]	; (8007680 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	4a0a      	ldr	r2, [pc, #40]	; (8007680 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007658:	f043 0320 	orr.w	r3, r3, #32
 800765c:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800765e:	4b08      	ldr	r3, [pc, #32]	; (8007680 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007660:	22ff      	movs	r2, #255	; 0xff
 8007662:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2201      	movs	r2, #1
 8007668:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	370c      	adds	r7, #12
 800767a:	46bd      	mov	sp, r7
 800767c:	bc80      	pop	{r7}
 800767e:	4770      	bx	lr
 8007680:	40002800 	.word	0x40002800

08007684 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007684:	b480      	push	{r7}
 8007686:	b083      	sub	sp, #12
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007692:	2b01      	cmp	r3, #1
 8007694:	d101      	bne.n	800769a <HAL_RTCEx_SetSSRU_IT+0x16>
 8007696:	2302      	movs	r3, #2
 8007698:	e027      	b.n	80076ea <HAL_RTCEx_SetSSRU_IT+0x66>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2201      	movs	r2, #1
 800769e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2202      	movs	r2, #2
 80076a6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076aa:	4b12      	ldr	r3, [pc, #72]	; (80076f4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076ac:	22ca      	movs	r2, #202	; 0xca
 80076ae:	625a      	str	r2, [r3, #36]	; 0x24
 80076b0:	4b10      	ldr	r3, [pc, #64]	; (80076f4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076b2:	2253      	movs	r2, #83	; 0x53
 80076b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80076b6:	4b0f      	ldr	r3, [pc, #60]	; (80076f4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076b8:	699b      	ldr	r3, [r3, #24]
 80076ba:	4a0e      	ldr	r2, [pc, #56]	; (80076f4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076c0:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80076c2:	4b0d      	ldr	r3, [pc, #52]	; (80076f8 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80076c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076c8:	4a0b      	ldr	r2, [pc, #44]	; (80076f8 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80076ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076ce:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076d2:	4b08      	ldr	r3, [pc, #32]	; (80076f4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076d4:	22ff      	movs	r2, #255	; 0xff
 80076d6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80076e8:	2300      	movs	r3, #0
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	370c      	adds	r7, #12
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bc80      	pop	{r7}
 80076f2:	4770      	bx	lr
 80076f4:	40002800 	.word	0x40002800
 80076f8:	58000800 	.word	0x58000800

080076fc <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b082      	sub	sp, #8
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007704:	4b09      	ldr	r3, [pc, #36]	; (800772c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800770c:	2b00      	cmp	r3, #0
 800770e:	d005      	beq.n	800771c <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007710:	4b06      	ldr	r3, [pc, #24]	; (800772c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007712:	2240      	movs	r2, #64	; 0x40
 8007714:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f7fa fd99 	bl	800224e <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8007724:	bf00      	nop
 8007726:	3708      	adds	r7, #8
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	40002800 	.word	0x40002800

08007730 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	bc80      	pop	{r7}
 8007740:	4770      	bx	lr
	...

08007744 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007744:	b480      	push	{r7}
 8007746:	b087      	sub	sp, #28
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007750:	4b07      	ldr	r3, [pc, #28]	; (8007770 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007752:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	697a      	ldr	r2, [r7, #20]
 800775a:	4413      	add	r3, r2
 800775c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	601a      	str	r2, [r3, #0]
}
 8007764:	bf00      	nop
 8007766:	371c      	adds	r7, #28
 8007768:	46bd      	mov	sp, r7
 800776a:	bc80      	pop	{r7}
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop
 8007770:	4000b100 	.word	0x4000b100

08007774 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800777e:	4b07      	ldr	r3, [pc, #28]	; (800779c <HAL_RTCEx_BKUPRead+0x28>)
 8007780:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	68fa      	ldr	r2, [r7, #12]
 8007788:	4413      	add	r3, r2
 800778a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
}
 8007790:	4618      	mov	r0, r3
 8007792:	3714      	adds	r7, #20
 8007794:	46bd      	mov	sp, r7
 8007796:	bc80      	pop	{r7}
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	4000b100 	.word	0x4000b100

080077a0 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b083      	sub	sp, #12
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80077a8:	4b06      	ldr	r3, [pc, #24]	; (80077c4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80077b0:	4904      	ldr	r1, [pc, #16]	; (80077c4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	608b      	str	r3, [r1, #8]
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	bc80      	pop	{r7}
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	58000400 	.word	0x58000400

080077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 80077c8:	b480      	push	{r7}
 80077ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80077cc:	4b05      	ldr	r3, [pc, #20]	; (80077e4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80077ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077d2:	4a04      	ldr	r2, [pc, #16]	; (80077e4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80077d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80077dc:	bf00      	nop
 80077de:	46bd      	mov	sp, r7
 80077e0:	bc80      	pop	{r7}
 80077e2:	4770      	bx	lr
 80077e4:	58000400 	.word	0x58000400

080077e8 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 80077e8:	b480      	push	{r7}
 80077ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80077ec:	4b05      	ldr	r3, [pc, #20]	; (8007804 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80077ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077f2:	4a04      	ldr	r2, [pc, #16]	; (8007804 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80077f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80077f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80077fc:	bf00      	nop
 80077fe:	46bd      	mov	sp, r7
 8007800:	bc80      	pop	{r7}
 8007802:	4770      	bx	lr
 8007804:	58000400 	.word	0x58000400

08007808 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8007808:	b480      	push	{r7}
 800780a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800780c:	4b03      	ldr	r3, [pc, #12]	; (800781c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800780e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007812:	619a      	str	r2, [r3, #24]
}
 8007814:	bf00      	nop
 8007816:	46bd      	mov	sp, r7
 8007818:	bc80      	pop	{r7}
 800781a:	4770      	bx	lr
 800781c:	58000400 	.word	0x58000400

08007820 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8007820:	b480      	push	{r7}
 8007822:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007824:	4b06      	ldr	r3, [pc, #24]	; (8007840 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007826:	695b      	ldr	r3, [r3, #20]
 8007828:	f003 0302 	and.w	r3, r3, #2
 800782c:	2b02      	cmp	r3, #2
 800782e:	d101      	bne.n	8007834 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007830:	2301      	movs	r3, #1
 8007832:	e000      	b.n	8007836 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	46bd      	mov	sp, r7
 800783a:	bc80      	pop	{r7}
 800783c:	4770      	bx	lr
 800783e:	bf00      	nop
 8007840:	58000400 	.word	0x58000400

08007844 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8007844:	b480      	push	{r7}
 8007846:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007848:	4b06      	ldr	r3, [pc, #24]	; (8007864 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800784a:	695b      	ldr	r3, [r3, #20]
 800784c:	f003 0304 	and.w	r3, r3, #4
 8007850:	2b04      	cmp	r3, #4
 8007852:	d101      	bne.n	8007858 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007854:	2301      	movs	r3, #1
 8007856:	e000      	b.n	800785a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007858:	2300      	movs	r3, #0
}
 800785a:	4618      	mov	r0, r3
 800785c:	46bd      	mov	sp, r7
 800785e:	bc80      	pop	{r7}
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	58000400 	.word	0x58000400

08007868 <LL_RCC_RF_DisableReset>:
{
 8007868:	b480      	push	{r7}
 800786a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800786c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007870:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007874:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007878:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800787c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8007880:	bf00      	nop
 8007882:	46bd      	mov	sp, r7
 8007884:	bc80      	pop	{r7}
 8007886:	4770      	bx	lr

08007888 <LL_RCC_IsRFUnderReset>:
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800788c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007890:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007894:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007898:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800789c:	d101      	bne.n	80078a2 <LL_RCC_IsRFUnderReset+0x1a>
 800789e:	2301      	movs	r3, #1
 80078a0:	e000      	b.n	80078a4 <LL_RCC_IsRFUnderReset+0x1c>
 80078a2:	2300      	movs	r3, #0
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr

080078ac <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80078b4:	4b06      	ldr	r3, [pc, #24]	; (80078d0 <LL_EXTI_EnableIT_32_63+0x24>)
 80078b6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80078ba:	4905      	ldr	r1, [pc, #20]	; (80078d0 <LL_EXTI_EnableIT_32_63+0x24>)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4313      	orrs	r3, r2
 80078c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80078c4:	bf00      	nop
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bc80      	pop	{r7}
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop
 80078d0:	58000800 	.word	0x58000800

080078d4 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d103      	bne.n	80078ea <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	73fb      	strb	r3, [r7, #15]
    return status;
 80078e6:	7bfb      	ldrb	r3, [r7, #15]
 80078e8:	e04b      	b.n	8007982 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 80078ea:	2300      	movs	r3, #0
 80078ec:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	799b      	ldrb	r3, [r3, #6]
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d105      	bne.n	8007904 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2200      	movs	r2, #0
 80078fc:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f7fa f89a 	bl	8001a38 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2202      	movs	r2, #2
 8007908:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800790a:	f7ff ffad 	bl	8007868 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800790e:	4b1f      	ldr	r3, [pc, #124]	; (800798c <HAL_SUBGHZ_Init+0xb8>)
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	4613      	mov	r3, r2
 8007914:	00db      	lsls	r3, r3, #3
 8007916:	1a9b      	subs	r3, r3, r2
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	0cdb      	lsrs	r3, r3, #19
 800791c:	2264      	movs	r2, #100	; 0x64
 800791e:	fb02 f303 	mul.w	r3, r2, r3
 8007922:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d105      	bne.n	8007936 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	609a      	str	r2, [r3, #8]
      break;
 8007934:	e007      	b.n	8007946 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	3b01      	subs	r3, #1
 800793a:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800793c:	f7ff ffa4 	bl	8007888 <LL_RCC_IsRFUnderReset>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d1ee      	bne.n	8007924 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8007946:	f7ff ff3f 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800794a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800794e:	f7ff ffad 	bl	80078ac <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007952:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007956:	f7ff ff23 	bl	80077a0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800795a:	f7ff ff55 	bl	8007808 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800795e:	7bfb      	ldrb	r3, [r7, #15]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10a      	bne.n	800797a <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4618      	mov	r0, r3
 800796a:	f000 faad 	bl	8007ec8 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	719a      	strb	r2, [r3, #6]

  return status;
 8007980:	7bfb      	ldrb	r3, [r7, #15]
}
 8007982:	4618      	mov	r0, r3
 8007984:	3710      	adds	r7, #16
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	20000000 	.word	0x20000000

08007990 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b086      	sub	sp, #24
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	607a      	str	r2, [r7, #4]
 800799a:	461a      	mov	r2, r3
 800799c:	460b      	mov	r3, r1
 800799e:	817b      	strh	r3, [r7, #10]
 80079a0:	4613      	mov	r3, r2
 80079a2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	799b      	ldrb	r3, [r3, #6]
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d14a      	bne.n	8007a44 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	795b      	ldrb	r3, [r3, #5]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d101      	bne.n	80079ba <HAL_SUBGHZ_WriteRegisters+0x2a>
 80079b6:	2302      	movs	r3, #2
 80079b8:	e045      	b.n	8007a46 <HAL_SUBGHZ_WriteRegisters+0xb6>
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2201      	movs	r2, #1
 80079be:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2202      	movs	r2, #2
 80079c4:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f000 fb4c 	bl	8008064 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80079cc:	f7ff ff0c 	bl	80077e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 80079d0:	210d      	movs	r1, #13
 80079d2:	68f8      	ldr	r0, [r7, #12]
 80079d4:	f000 fa98 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80079d8:	897b      	ldrh	r3, [r7, #10]
 80079da:	0a1b      	lsrs	r3, r3, #8
 80079dc:	b29b      	uxth	r3, r3
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	4619      	mov	r1, r3
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f000 fa90 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80079e8:	897b      	ldrh	r3, [r7, #10]
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	4619      	mov	r1, r3
 80079ee:	68f8      	ldr	r0, [r7, #12]
 80079f0:	f000 fa8a 	bl	8007f08 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80079f4:	2300      	movs	r3, #0
 80079f6:	82bb      	strh	r3, [r7, #20]
 80079f8:	e00a      	b.n	8007a10 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80079fa:	8abb      	ldrh	r3, [r7, #20]
 80079fc:	687a      	ldr	r2, [r7, #4]
 80079fe:	4413      	add	r3, r2
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	4619      	mov	r1, r3
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f000 fa7f 	bl	8007f08 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007a0a:	8abb      	ldrh	r3, [r7, #20]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	82bb      	strh	r3, [r7, #20]
 8007a10:	8aba      	ldrh	r2, [r7, #20]
 8007a12:	893b      	ldrh	r3, [r7, #8]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d3f0      	bcc.n	80079fa <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007a18:	f7ff fed6 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f000 fb45 	bl	80080ac <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d002      	beq.n	8007a30 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	75fb      	strb	r3, [r7, #23]
 8007a2e:	e001      	b.n	8007a34 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007a30:	2300      	movs	r3, #0
 8007a32:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2201      	movs	r2, #1
 8007a38:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	715a      	strb	r2, [r3, #5]

    return status;
 8007a40:	7dfb      	ldrb	r3, [r7, #23]
 8007a42:	e000      	b.n	8007a46 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007a44:	2302      	movs	r3, #2
  }
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b088      	sub	sp, #32
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	60f8      	str	r0, [r7, #12]
 8007a56:	607a      	str	r2, [r7, #4]
 8007a58:	461a      	mov	r2, r3
 8007a5a:	460b      	mov	r3, r1
 8007a5c:	817b      	strh	r3, [r7, #10]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	799b      	ldrb	r3, [r3, #6]
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d14a      	bne.n	8007b06 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	795b      	ldrb	r3, [r3, #5]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d101      	bne.n	8007a7c <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007a78:	2302      	movs	r3, #2
 8007a7a:	e045      	b.n	8007b08 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007a82:	68f8      	ldr	r0, [r7, #12]
 8007a84:	f000 faee 	bl	8008064 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007a88:	f7ff feae 	bl	80077e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007a8c:	211d      	movs	r1, #29
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f000 fa3a 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007a94:	897b      	ldrh	r3, [r7, #10]
 8007a96:	0a1b      	lsrs	r3, r3, #8
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f000 fa32 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007aa4:	897b      	ldrh	r3, [r7, #10]
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f000 fa2c 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007ab0:	2100      	movs	r1, #0
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 fa28 	bl	8007f08 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ab8:	2300      	movs	r3, #0
 8007aba:	82fb      	strh	r3, [r7, #22]
 8007abc:	e009      	b.n	8007ad2 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007abe:	69b9      	ldr	r1, [r7, #24]
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f000 fa77 	bl	8007fb4 <SUBGHZSPI_Receive>
      pData++;
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007acc:	8afb      	ldrh	r3, [r7, #22]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	82fb      	strh	r3, [r7, #22]
 8007ad2:	8afa      	ldrh	r2, [r7, #22]
 8007ad4:	893b      	ldrh	r3, [r7, #8]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d3f1      	bcc.n	8007abe <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ada:	f7ff fe75 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007ade:	68f8      	ldr	r0, [r7, #12]
 8007ae0:	f000 fae4 	bl	80080ac <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d002      	beq.n	8007af2 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	77fb      	strb	r3, [r7, #31]
 8007af0:	e001      	b.n	8007af6 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007af2:	2300      	movs	r3, #0
 8007af4:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2201      	movs	r2, #1
 8007afa:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2200      	movs	r2, #0
 8007b00:	715a      	strb	r2, [r3, #5]

    return status;
 8007b02:	7ffb      	ldrb	r3, [r7, #31]
 8007b04:	e000      	b.n	8007b08 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007b06:	2302      	movs	r3, #2
  }
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3720      	adds	r7, #32
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	607a      	str	r2, [r7, #4]
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	72fb      	strb	r3, [r7, #11]
 8007b20:	4613      	mov	r3, r2
 8007b22:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	799b      	ldrb	r3, [r3, #6]
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d14a      	bne.n	8007bc4 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	795b      	ldrb	r3, [r3, #5]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d101      	bne.n	8007b3a <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007b36:	2302      	movs	r3, #2
 8007b38:	e045      	b.n	8007bc6 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f000 fa8f 	bl	8008064 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007b46:	7afb      	ldrb	r3, [r7, #11]
 8007b48:	2b84      	cmp	r3, #132	; 0x84
 8007b4a:	d002      	beq.n	8007b52 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007b4c:	7afb      	ldrb	r3, [r7, #11]
 8007b4e:	2b94      	cmp	r3, #148	; 0x94
 8007b50:	d103      	bne.n	8007b5a <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2201      	movs	r2, #1
 8007b56:	711a      	strb	r2, [r3, #4]
 8007b58:	e002      	b.n	8007b60 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007b60:	f7ff fe42 	bl	80077e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007b64:	7afb      	ldrb	r3, [r7, #11]
 8007b66:	4619      	mov	r1, r3
 8007b68:	68f8      	ldr	r0, [r7, #12]
 8007b6a:	f000 f9cd 	bl	8007f08 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007b6e:	2300      	movs	r3, #0
 8007b70:	82bb      	strh	r3, [r7, #20]
 8007b72:	e00a      	b.n	8007b8a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007b74:	8abb      	ldrh	r3, [r7, #20]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	4413      	add	r3, r2
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	68f8      	ldr	r0, [r7, #12]
 8007b80:	f000 f9c2 	bl	8007f08 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007b84:	8abb      	ldrh	r3, [r7, #20]
 8007b86:	3301      	adds	r3, #1
 8007b88:	82bb      	strh	r3, [r7, #20]
 8007b8a:	8aba      	ldrh	r2, [r7, #20]
 8007b8c:	893b      	ldrh	r3, [r7, #8]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d3f0      	bcc.n	8007b74 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007b92:	f7ff fe19 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007b96:	7afb      	ldrb	r3, [r7, #11]
 8007b98:	2b84      	cmp	r3, #132	; 0x84
 8007b9a:	d002      	beq.n	8007ba2 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007b9c:	68f8      	ldr	r0, [r7, #12]
 8007b9e:	f000 fa85 	bl	80080ac <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d002      	beq.n	8007bb0 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	75fb      	strb	r3, [r7, #23]
 8007bae:	e001      	b.n	8007bb4 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	715a      	strb	r2, [r3, #5]

    return status;
 8007bc0:	7dfb      	ldrb	r3, [r7, #23]
 8007bc2:	e000      	b.n	8007bc6 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007bc4:	2302      	movs	r3, #2
  }
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3718      	adds	r7, #24
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b088      	sub	sp, #32
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	60f8      	str	r0, [r7, #12]
 8007bd6:	607a      	str	r2, [r7, #4]
 8007bd8:	461a      	mov	r2, r3
 8007bda:	460b      	mov	r3, r1
 8007bdc:	72fb      	strb	r3, [r7, #11]
 8007bde:	4613      	mov	r3, r2
 8007be0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	799b      	ldrb	r3, [r3, #6]
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d13d      	bne.n	8007c6c <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	795b      	ldrb	r3, [r3, #5]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d101      	bne.n	8007bfc <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007bf8:	2302      	movs	r3, #2
 8007bfa:	e038      	b.n	8007c6e <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007c02:	68f8      	ldr	r0, [r7, #12]
 8007c04:	f000 fa2e 	bl	8008064 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007c08:	f7ff fdee 	bl	80077e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007c0c:	7afb      	ldrb	r3, [r7, #11]
 8007c0e:	4619      	mov	r1, r3
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 f979 	bl	8007f08 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007c16:	2100      	movs	r1, #0
 8007c18:	68f8      	ldr	r0, [r7, #12]
 8007c1a:	f000 f975 	bl	8007f08 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007c1e:	2300      	movs	r3, #0
 8007c20:	82fb      	strh	r3, [r7, #22]
 8007c22:	e009      	b.n	8007c38 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007c24:	69b9      	ldr	r1, [r7, #24]
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	f000 f9c4 	bl	8007fb4 <SUBGHZSPI_Receive>
      pData++;
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	3301      	adds	r3, #1
 8007c30:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007c32:	8afb      	ldrh	r3, [r7, #22]
 8007c34:	3301      	adds	r3, #1
 8007c36:	82fb      	strh	r3, [r7, #22]
 8007c38:	8afa      	ldrh	r2, [r7, #22]
 8007c3a:	893b      	ldrh	r3, [r7, #8]
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d3f1      	bcc.n	8007c24 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c40:	f7ff fdc2 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 fa31 	bl	80080ac <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d002      	beq.n	8007c58 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	77fb      	strb	r3, [r7, #31]
 8007c56:	e001      	b.n	8007c5c <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	715a      	strb	r2, [r3, #5]

    return status;
 8007c68:	7ffb      	ldrb	r3, [r7, #31]
 8007c6a:	e000      	b.n	8007c6e <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007c6c:	2302      	movs	r3, #2
  }
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3720      	adds	r7, #32
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b086      	sub	sp, #24
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	60f8      	str	r0, [r7, #12]
 8007c7e:	607a      	str	r2, [r7, #4]
 8007c80:	461a      	mov	r2, r3
 8007c82:	460b      	mov	r3, r1
 8007c84:	72fb      	strb	r3, [r7, #11]
 8007c86:	4613      	mov	r3, r2
 8007c88:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	799b      	ldrb	r3, [r3, #6]
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d13e      	bne.n	8007d12 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	795b      	ldrb	r3, [r3, #5]
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d101      	bne.n	8007ca0 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007c9c:	2302      	movs	r3, #2
 8007c9e:	e039      	b.n	8007d14 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f000 f9dc 	bl	8008064 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007cac:	f7ff fd9c 	bl	80077e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007cb0:	210e      	movs	r1, #14
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f000 f928 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007cb8:	7afb      	ldrb	r3, [r7, #11]
 8007cba:	4619      	mov	r1, r3
 8007cbc:	68f8      	ldr	r0, [r7, #12]
 8007cbe:	f000 f923 	bl	8007f08 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	82bb      	strh	r3, [r7, #20]
 8007cc6:	e00a      	b.n	8007cde <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007cc8:	8abb      	ldrh	r3, [r7, #20]
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	4413      	add	r3, r2
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	68f8      	ldr	r0, [r7, #12]
 8007cd4:	f000 f918 	bl	8007f08 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007cd8:	8abb      	ldrh	r3, [r7, #20]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	82bb      	strh	r3, [r7, #20]
 8007cde:	8aba      	ldrh	r2, [r7, #20]
 8007ce0:	893b      	ldrh	r3, [r7, #8]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d3f0      	bcc.n	8007cc8 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ce6:	f7ff fd6f 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f000 f9de 	bl	80080ac <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	75fb      	strb	r3, [r7, #23]
 8007cfc:	e001      	b.n	8007d02 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2201      	movs	r2, #1
 8007d06:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	715a      	strb	r2, [r3, #5]

    return status;
 8007d0e:	7dfb      	ldrb	r3, [r7, #23]
 8007d10:	e000      	b.n	8007d14 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007d12:	2302      	movs	r3, #2
  }
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3718      	adds	r7, #24
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}

08007d1c <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b088      	sub	sp, #32
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	607a      	str	r2, [r7, #4]
 8007d26:	461a      	mov	r2, r3
 8007d28:	460b      	mov	r3, r1
 8007d2a:	72fb      	strb	r3, [r7, #11]
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	799b      	ldrb	r3, [r3, #6]
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d141      	bne.n	8007dc2 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	795b      	ldrb	r3, [r3, #5]
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d101      	bne.n	8007d4a <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007d46:	2302      	movs	r3, #2
 8007d48:	e03c      	b.n	8007dc4 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d50:	68f8      	ldr	r0, [r7, #12]
 8007d52:	f000 f987 	bl	8008064 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d56:	f7ff fd47 	bl	80077e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007d5a:	211e      	movs	r1, #30
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f000 f8d3 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007d62:	7afb      	ldrb	r3, [r7, #11]
 8007d64:	4619      	mov	r1, r3
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f000 f8ce 	bl	8007f08 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f000 f8ca 	bl	8007f08 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d74:	2300      	movs	r3, #0
 8007d76:	82fb      	strh	r3, [r7, #22]
 8007d78:	e009      	b.n	8007d8e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007d7a:	69b9      	ldr	r1, [r7, #24]
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 f919 	bl	8007fb4 <SUBGHZSPI_Receive>
      pData++;
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	3301      	adds	r3, #1
 8007d86:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007d88:	8afb      	ldrh	r3, [r7, #22]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	82fb      	strh	r3, [r7, #22]
 8007d8e:	8afa      	ldrh	r2, [r7, #22]
 8007d90:	893b      	ldrh	r3, [r7, #8]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d3f1      	bcc.n	8007d7a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d96:	f7ff fd17 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 f986 	bl	80080ac <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d002      	beq.n	8007dae <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	77fb      	strb	r3, [r7, #31]
 8007dac:	e001      	b.n	8007db2 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007dae:	2300      	movs	r3, #0
 8007db0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2201      	movs	r2, #1
 8007db6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	715a      	strb	r2, [r3, #5]

    return status;
 8007dbe:	7ffb      	ldrb	r3, [r7, #31]
 8007dc0:	e000      	b.n	8007dc4 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007dc2:	2302      	movs	r3, #2
  }
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3720      	adds	r7, #32
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8007dd8:	f107 020c 	add.w	r2, r7, #12
 8007ddc:	2302      	movs	r3, #2
 8007dde:	2112      	movs	r1, #18
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f7ff fef4 	bl	8007bce <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007de6:	7b3b      	ldrb	r3, [r7, #12]
 8007de8:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8007dea:	89fb      	ldrh	r3, [r7, #14]
 8007dec:	021b      	lsls	r3, r3, #8
 8007dee:	b21a      	sxth	r2, r3
 8007df0:	7b7b      	ldrb	r3, [r7, #13]
 8007df2:	b21b      	sxth	r3, r3
 8007df4:	4313      	orrs	r3, r2
 8007df6:	b21b      	sxth	r3, r3
 8007df8:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007dfa:	89fb      	ldrh	r3, [r7, #14]
 8007dfc:	f003 0301 	and.w	r3, r3, #1
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d002      	beq.n	8007e0a <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f013 ff79 	bl	801bcfc <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007e0a:	89fb      	ldrh	r3, [r7, #14]
 8007e0c:	085b      	lsrs	r3, r3, #1
 8007e0e:	f003 0301 	and.w	r3, r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d002      	beq.n	8007e1c <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f013 ff7e 	bl	801bd18 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007e1c:	89fb      	ldrh	r3, [r7, #14]
 8007e1e:	089b      	lsrs	r3, r3, #2
 8007e20:	f003 0301 	and.w	r3, r3, #1
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d002      	beq.n	8007e2e <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f013 ffcd 	bl	801bdc8 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007e2e:	89fb      	ldrh	r3, [r7, #14]
 8007e30:	08db      	lsrs	r3, r3, #3
 8007e32:	f003 0301 	and.w	r3, r3, #1
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d002      	beq.n	8007e40 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f013 ffd2 	bl	801bde4 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007e40:	89fb      	ldrh	r3, [r7, #14]
 8007e42:	091b      	lsrs	r3, r3, #4
 8007e44:	f003 0301 	and.w	r3, r3, #1
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d002      	beq.n	8007e52 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f013 ffd7 	bl	801be00 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007e52:	89fb      	ldrh	r3, [r7, #14]
 8007e54:	095b      	lsrs	r3, r3, #5
 8007e56:	f003 0301 	and.w	r3, r3, #1
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d002      	beq.n	8007e64 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f013 ffa4 	bl	801bdac <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007e64:	89fb      	ldrh	r3, [r7, #14]
 8007e66:	099b      	lsrs	r3, r3, #6
 8007e68:	f003 0301 	and.w	r3, r3, #1
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d002      	beq.n	8007e76 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f013 ff5f 	bl	801bd34 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007e76:	89fb      	ldrh	r3, [r7, #14]
 8007e78:	09db      	lsrs	r3, r3, #7
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00e      	beq.n	8007ea0 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007e82:	89fb      	ldrh	r3, [r7, #14]
 8007e84:	0a1b      	lsrs	r3, r3, #8
 8007e86:	f003 0301 	and.w	r3, r3, #1
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d004      	beq.n	8007e98 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007e8e:	2101      	movs	r1, #1
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f013 ff5d 	bl	801bd50 <HAL_SUBGHZ_CADStatusCallback>
 8007e96:	e003      	b.n	8007ea0 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007e98:	2100      	movs	r1, #0
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f013 ff58 	bl	801bd50 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007ea0:	89fb      	ldrh	r3, [r7, #14]
 8007ea2:	0a5b      	lsrs	r3, r3, #9
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d002      	beq.n	8007eb2 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f013 ff6d 	bl	801bd8c <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007eb2:	f107 020c 	add.w	r2, r7, #12
 8007eb6:	2302      	movs	r3, #2
 8007eb8:	2102      	movs	r1, #2
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f7ff fe28 	bl	8007b10 <HAL_SUBGHZ_ExecSetCmd>
}
 8007ec0:	bf00      	nop
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007ed0:	4b0c      	ldr	r3, [pc, #48]	; (8007f04 <SUBGHZSPI_Init+0x3c>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a0b      	ldr	r2, [pc, #44]	; (8007f04 <SUBGHZSPI_Init+0x3c>)
 8007ed6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eda:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007edc:	4a09      	ldr	r2, [pc, #36]	; (8007f04 <SUBGHZSPI_Init+0x3c>)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8007ee4:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007ee6:	4b07      	ldr	r3, [pc, #28]	; (8007f04 <SUBGHZSPI_Init+0x3c>)
 8007ee8:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8007eec:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007eee:	4b05      	ldr	r3, [pc, #20]	; (8007f04 <SUBGHZSPI_Init+0x3c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a04      	ldr	r2, [pc, #16]	; (8007f04 <SUBGHZSPI_Init+0x3c>)
 8007ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ef8:	6013      	str	r3, [r2, #0]
}
 8007efa:	bf00      	nop
 8007efc:	370c      	adds	r7, #12
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bc80      	pop	{r7}
 8007f02:	4770      	bx	lr
 8007f04:	58010000 	.word	0x58010000

08007f08 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b087      	sub	sp, #28
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	460b      	mov	r3, r1
 8007f12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007f14:	2300      	movs	r3, #0
 8007f16:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007f18:	4b23      	ldr	r3, [pc, #140]	; (8007fa8 <SUBGHZSPI_Transmit+0xa0>)
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	00db      	lsls	r3, r3, #3
 8007f20:	1a9b      	subs	r3, r3, r2
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	0cdb      	lsrs	r3, r3, #19
 8007f26:	2264      	movs	r2, #100	; 0x64
 8007f28:	fb02 f303 	mul.w	r3, r2, r3
 8007f2c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d105      	bne.n	8007f40 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	609a      	str	r2, [r3, #8]
      break;
 8007f3e:	e008      	b.n	8007f52 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3b01      	subs	r3, #1
 8007f44:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007f46:	4b19      	ldr	r3, [pc, #100]	; (8007fac <SUBGHZSPI_Transmit+0xa4>)
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	f003 0302 	and.w	r3, r3, #2
 8007f4e:	2b02      	cmp	r3, #2
 8007f50:	d1ed      	bne.n	8007f2e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007f52:	4b17      	ldr	r3, [pc, #92]	; (8007fb0 <SUBGHZSPI_Transmit+0xa8>)
 8007f54:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	78fa      	ldrb	r2, [r7, #3]
 8007f5a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007f5c:	4b12      	ldr	r3, [pc, #72]	; (8007fa8 <SUBGHZSPI_Transmit+0xa0>)
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	4613      	mov	r3, r2
 8007f62:	00db      	lsls	r3, r3, #3
 8007f64:	1a9b      	subs	r3, r3, r2
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	0cdb      	lsrs	r3, r3, #19
 8007f6a:	2264      	movs	r2, #100	; 0x64
 8007f6c:	fb02 f303 	mul.w	r3, r2, r3
 8007f70:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d105      	bne.n	8007f84 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	609a      	str	r2, [r3, #8]
      break;
 8007f82:	e008      	b.n	8007f96 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	3b01      	subs	r3, #1
 8007f88:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007f8a:	4b08      	ldr	r3, [pc, #32]	; (8007fac <SUBGHZSPI_Transmit+0xa4>)
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	f003 0301 	and.w	r3, r3, #1
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d1ed      	bne.n	8007f72 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007f96:	4b05      	ldr	r3, [pc, #20]	; (8007fac <SUBGHZSPI_Transmit+0xa4>)
 8007f98:	68db      	ldr	r3, [r3, #12]

  return status;
 8007f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	371c      	adds	r7, #28
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bc80      	pop	{r7}
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop
 8007fa8:	20000000 	.word	0x20000000
 8007fac:	58010000 	.word	0x58010000
 8007fb0:	5801000c 	.word	0x5801000c

08007fb4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b087      	sub	sp, #28
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007fc2:	4b25      	ldr	r3, [pc, #148]	; (8008058 <SUBGHZSPI_Receive+0xa4>)
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	4613      	mov	r3, r2
 8007fc8:	00db      	lsls	r3, r3, #3
 8007fca:	1a9b      	subs	r3, r3, r2
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	0cdb      	lsrs	r3, r3, #19
 8007fd0:	2264      	movs	r2, #100	; 0x64
 8007fd2:	fb02 f303 	mul.w	r3, r2, r3
 8007fd6:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d105      	bne.n	8007fea <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	609a      	str	r2, [r3, #8]
      break;
 8007fe8:	e008      	b.n	8007ffc <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	3b01      	subs	r3, #1
 8007fee:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007ff0:	4b1a      	ldr	r3, [pc, #104]	; (800805c <SUBGHZSPI_Receive+0xa8>)
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	d1ed      	bne.n	8007fd8 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007ffc:	4b18      	ldr	r3, [pc, #96]	; (8008060 <SUBGHZSPI_Receive+0xac>)
 8007ffe:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	22ff      	movs	r2, #255	; 0xff
 8008004:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008006:	4b14      	ldr	r3, [pc, #80]	; (8008058 <SUBGHZSPI_Receive+0xa4>)
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	4613      	mov	r3, r2
 800800c:	00db      	lsls	r3, r3, #3
 800800e:	1a9b      	subs	r3, r3, r2
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	0cdb      	lsrs	r3, r3, #19
 8008014:	2264      	movs	r2, #100	; 0x64
 8008016:	fb02 f303 	mul.w	r3, r2, r3
 800801a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d105      	bne.n	800802e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	609a      	str	r2, [r3, #8]
      break;
 800802c:	e008      	b.n	8008040 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	3b01      	subs	r3, #1
 8008032:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008034:	4b09      	ldr	r3, [pc, #36]	; (800805c <SUBGHZSPI_Receive+0xa8>)
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b01      	cmp	r3, #1
 800803e:	d1ed      	bne.n	800801c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8008040:	4b06      	ldr	r3, [pc, #24]	; (800805c <SUBGHZSPI_Receive+0xa8>)
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	b2da      	uxtb	r2, r3
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	701a      	strb	r2, [r3, #0]

  return status;
 800804a:	7dfb      	ldrb	r3, [r7, #23]
}
 800804c:	4618      	mov	r0, r3
 800804e:	371c      	adds	r7, #28
 8008050:	46bd      	mov	sp, r7
 8008052:	bc80      	pop	{r7}
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	20000000 	.word	0x20000000
 800805c:	58010000 	.word	0x58010000
 8008060:	5801000c 	.word	0x5801000c

08008064 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	791b      	ldrb	r3, [r3, #4]
 8008070:	2b01      	cmp	r3, #1
 8008072:	d111      	bne.n	8008098 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8008074:	4b0c      	ldr	r3, [pc, #48]	; (80080a8 <SUBGHZ_CheckDeviceReady+0x44>)
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	4613      	mov	r3, r2
 800807a:	005b      	lsls	r3, r3, #1
 800807c:	4413      	add	r3, r2
 800807e:	00db      	lsls	r3, r3, #3
 8008080:	0c1b      	lsrs	r3, r3, #16
 8008082:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008084:	f7ff fbb0 	bl	80077e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	3b01      	subs	r3, #1
 800808c:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1f9      	bne.n	8008088 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008094:	f7ff fb98 	bl	80077c8 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 f807 	bl	80080ac <SUBGHZ_WaitOnBusy>
 800809e:	4603      	mov	r3, r0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3710      	adds	r7, #16
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}
 80080a8:	20000000 	.word	0x20000000

080080ac <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b086      	sub	sp, #24
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80080b4:	2300      	movs	r3, #0
 80080b6:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80080b8:	4b12      	ldr	r3, [pc, #72]	; (8008104 <SUBGHZ_WaitOnBusy+0x58>)
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	4613      	mov	r3, r2
 80080be:	005b      	lsls	r3, r3, #1
 80080c0:	4413      	add	r3, r2
 80080c2:	00db      	lsls	r3, r3, #3
 80080c4:	0d1b      	lsrs	r3, r3, #20
 80080c6:	2264      	movs	r2, #100	; 0x64
 80080c8:	fb02 f303 	mul.w	r3, r2, r3
 80080cc:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 80080ce:	f7ff fbb9 	bl	8007844 <LL_PWR_IsActiveFlag_RFBUSYMS>
 80080d2:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d105      	bne.n	80080e6 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2202      	movs	r2, #2
 80080e2:	609a      	str	r2, [r3, #8]
      break;
 80080e4:	e009      	b.n	80080fa <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	3b01      	subs	r3, #1
 80080ea:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80080ec:	f7ff fb98 	bl	8007820 <LL_PWR_IsActiveFlag_RFBUSYS>
 80080f0:	4602      	mov	r2, r0
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	4013      	ands	r3, r2
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d0e9      	beq.n	80080ce <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80080fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3718      	adds	r7, #24
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}
 8008104:	20000000 	.word	0x20000000

08008108 <LL_RCC_GetUSARTClockSource>:
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008114:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	401a      	ands	r2, r3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	041b      	lsls	r3, r3, #16
 8008120:	4313      	orrs	r3, r2
}
 8008122:	4618      	mov	r0, r3
 8008124:	370c      	adds	r7, #12
 8008126:	46bd      	mov	sp, r7
 8008128:	bc80      	pop	{r7}
 800812a:	4770      	bx	lr

0800812c <LL_RCC_GetLPUARTClockSource>:
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008134:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008138:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	4013      	ands	r3, r2
}
 8008140:	4618      	mov	r0, r3
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	bc80      	pop	{r7}
 8008148:	4770      	bx	lr

0800814a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800814a:	b580      	push	{r7, lr}
 800814c:	b082      	sub	sp, #8
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e042      	b.n	80081e2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008162:	2b00      	cmp	r3, #0
 8008164:	d106      	bne.n	8008174 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f7fa fa90 	bl	8002694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2224      	movs	r2, #36	; 0x24
 8008178:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f022 0201 	bic.w	r2, r2, #1
 800818a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fc4b 	bl	8008a28 <UART_SetConfig>
 8008192:	4603      	mov	r3, r0
 8008194:	2b01      	cmp	r3, #1
 8008196:	d101      	bne.n	800819c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	e022      	b.n	80081e2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d002      	beq.n	80081aa <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 feb3 	bl	8008f10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	689a      	ldr	r2, [r3, #8]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80081c8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f042 0201 	orr.w	r2, r2, #1
 80081d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 ff39 	bl	8009052 <UART_CheckIdleState>
 80081e0:	4603      	mov	r3, r0
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3708      	adds	r7, #8
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
	...

080081ec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b08a      	sub	sp, #40	; 0x28
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	4613      	mov	r3, r2
 80081f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008200:	2b20      	cmp	r3, #32
 8008202:	d142      	bne.n	800828a <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d002      	beq.n	8008210 <HAL_UART_Receive_IT+0x24>
 800820a:	88fb      	ldrh	r3, [r7, #6]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d101      	bne.n	8008214 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e03b      	b.n	800828c <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800821a:	2b01      	cmp	r3, #1
 800821c:	d101      	bne.n	8008222 <HAL_UART_Receive_IT+0x36>
 800821e:	2302      	movs	r3, #2
 8008220:	e034      	b.n	800828c <HAL_UART_Receive_IT+0xa0>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2200      	movs	r2, #0
 800822e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a17      	ldr	r2, [pc, #92]	; (8008294 <HAL_UART_Receive_IT+0xa8>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d01f      	beq.n	800827a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d018      	beq.n	800827a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	e853 3f00 	ldrex	r3, [r3]
 8008254:	613b      	str	r3, [r7, #16]
   return(result);
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800825c:	627b      	str	r3, [r7, #36]	; 0x24
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	461a      	mov	r2, r3
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008266:	623b      	str	r3, [r7, #32]
 8008268:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826a:	69f9      	ldr	r1, [r7, #28]
 800826c:	6a3a      	ldr	r2, [r7, #32]
 800826e:	e841 2300 	strex	r3, r2, [r1]
 8008272:	61bb      	str	r3, [r7, #24]
   return(result);
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1e6      	bne.n	8008248 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800827a:	88fb      	ldrh	r3, [r7, #6]
 800827c:	461a      	mov	r2, r3
 800827e:	68b9      	ldr	r1, [r7, #8]
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f000 fff9 	bl	8009278 <UART_Start_Receive_IT>
 8008286:	4603      	mov	r3, r0
 8008288:	e000      	b.n	800828c <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800828a:	2302      	movs	r3, #2
  }
}
 800828c:	4618      	mov	r0, r3
 800828e:	3728      	adds	r7, #40	; 0x28
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}
 8008294:	40008000 	.word	0x40008000

08008298 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b08a      	sub	sp, #40	; 0x28
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	4613      	mov	r3, r2
 80082a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082ac:	2b20      	cmp	r3, #32
 80082ae:	d17a      	bne.n	80083a6 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d002      	beq.n	80082bc <HAL_UART_Transmit_DMA+0x24>
 80082b6:	88fb      	ldrh	r3, [r7, #6]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d101      	bne.n	80082c0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	e073      	b.n	80083a8 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d101      	bne.n	80082ce <HAL_UART_Transmit_DMA+0x36>
 80082ca:	2302      	movs	r3, #2
 80082cc:	e06c      	b.n	80083a8 <HAL_UART_Transmit_DMA+0x110>
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2201      	movs	r2, #1
 80082d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	68ba      	ldr	r2, [r7, #8]
 80082da:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	88fa      	ldrh	r2, [r7, #6]
 80082e0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	88fa      	ldrh	r2, [r7, #6]
 80082e8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2221      	movs	r2, #33	; 0x21
 80082f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008300:	2b00      	cmp	r3, #0
 8008302:	d02c      	beq.n	800835e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008308:	4a29      	ldr	r2, [pc, #164]	; (80083b0 <HAL_UART_Transmit_DMA+0x118>)
 800830a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008310:	4a28      	ldr	r2, [pc, #160]	; (80083b4 <HAL_UART_Transmit_DMA+0x11c>)
 8008312:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008318:	4a27      	ldr	r2, [pc, #156]	; (80083b8 <HAL_UART_Transmit_DMA+0x120>)
 800831a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008320:	2200      	movs	r2, #0
 8008322:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800832c:	4619      	mov	r1, r3
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	3328      	adds	r3, #40	; 0x28
 8008334:	461a      	mov	r2, r3
 8008336:	88fb      	ldrh	r3, [r7, #6]
 8008338:	f7fb ff50 	bl	80041dc <HAL_DMA_Start_IT>
 800833c:	4603      	mov	r3, r0
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00d      	beq.n	800835e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2210      	movs	r2, #16
 8008346:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2200      	movs	r2, #0
 800834e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2220      	movs	r2, #32
 8008356:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e024      	b.n	80083a8 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2240      	movs	r2, #64	; 0x40
 8008364:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2200      	movs	r2, #0
 800836a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	3308      	adds	r3, #8
 8008374:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	e853 3f00 	ldrex	r3, [r3]
 800837c:	613b      	str	r3, [r7, #16]
   return(result);
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008384:	627b      	str	r3, [r7, #36]	; 0x24
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	3308      	adds	r3, #8
 800838c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800838e:	623a      	str	r2, [r7, #32]
 8008390:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008392:	69f9      	ldr	r1, [r7, #28]
 8008394:	6a3a      	ldr	r2, [r7, #32]
 8008396:	e841 2300 	strex	r3, r2, [r1]
 800839a:	61bb      	str	r3, [r7, #24]
   return(result);
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d1e5      	bne.n	800836e <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 80083a2:	2300      	movs	r3, #0
 80083a4:	e000      	b.n	80083a8 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 80083a6:	2302      	movs	r3, #2
  }
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	3728      	adds	r7, #40	; 0x28
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}
 80083b0:	08009613 	.word	0x08009613
 80083b4:	080096ad 	.word	0x080096ad
 80083b8:	080096c9 	.word	0x080096c9

080083bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b0ba      	sub	sp, #232	; 0xe8
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	69db      	ldr	r3, [r3, #28]
 80083ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80083e6:	f640 030f 	movw	r3, #2063	; 0x80f
 80083ea:	4013      	ands	r3, r2
 80083ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80083f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d11b      	bne.n	8008430 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80083f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083fc:	f003 0320 	and.w	r3, r3, #32
 8008400:	2b00      	cmp	r3, #0
 8008402:	d015      	beq.n	8008430 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008408:	f003 0320 	and.w	r3, r3, #32
 800840c:	2b00      	cmp	r3, #0
 800840e:	d105      	bne.n	800841c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008410:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008414:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d009      	beq.n	8008430 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008420:	2b00      	cmp	r3, #0
 8008422:	f000 82d6 	beq.w	80089d2 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	4798      	blx	r3
      }
      return;
 800842e:	e2d0      	b.n	80089d2 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008430:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 811f 	beq.w	8008678 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800843a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800843e:	4b8b      	ldr	r3, [pc, #556]	; (800866c <HAL_UART_IRQHandler+0x2b0>)
 8008440:	4013      	ands	r3, r2
 8008442:	2b00      	cmp	r3, #0
 8008444:	d106      	bne.n	8008454 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008446:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800844a:	4b89      	ldr	r3, [pc, #548]	; (8008670 <HAL_UART_IRQHandler+0x2b4>)
 800844c:	4013      	ands	r3, r2
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 8112 	beq.w	8008678 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008458:	f003 0301 	and.w	r3, r3, #1
 800845c:	2b00      	cmp	r3, #0
 800845e:	d011      	beq.n	8008484 <HAL_UART_IRQHandler+0xc8>
 8008460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00b      	beq.n	8008484 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2201      	movs	r2, #1
 8008472:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800847a:	f043 0201 	orr.w	r2, r3, #1
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008488:	f003 0302 	and.w	r3, r3, #2
 800848c:	2b00      	cmp	r3, #0
 800848e:	d011      	beq.n	80084b4 <HAL_UART_IRQHandler+0xf8>
 8008490:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008494:	f003 0301 	and.w	r3, r3, #1
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00b      	beq.n	80084b4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2202      	movs	r2, #2
 80084a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084aa:	f043 0204 	orr.w	r2, r3, #4
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084b8:	f003 0304 	and.w	r3, r3, #4
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d011      	beq.n	80084e4 <HAL_UART_IRQHandler+0x128>
 80084c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084c4:	f003 0301 	and.w	r3, r3, #1
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00b      	beq.n	80084e4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2204      	movs	r2, #4
 80084d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084da:	f043 0202 	orr.w	r2, r3, #2
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80084e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084e8:	f003 0308 	and.w	r3, r3, #8
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d017      	beq.n	8008520 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80084f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084f4:	f003 0320 	and.w	r3, r3, #32
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d105      	bne.n	8008508 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80084fc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008500:	4b5a      	ldr	r3, [pc, #360]	; (800866c <HAL_UART_IRQHandler+0x2b0>)
 8008502:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00b      	beq.n	8008520 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	2208      	movs	r2, #8
 800850e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008516:	f043 0208 	orr.w	r2, r3, #8
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008524:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008528:	2b00      	cmp	r3, #0
 800852a:	d012      	beq.n	8008552 <HAL_UART_IRQHandler+0x196>
 800852c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008530:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00c      	beq.n	8008552 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008540:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008548:	f043 0220 	orr.w	r2, r3, #32
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008558:	2b00      	cmp	r3, #0
 800855a:	f000 823c 	beq.w	80089d6 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800855e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008562:	f003 0320 	and.w	r3, r3, #32
 8008566:	2b00      	cmp	r3, #0
 8008568:	d013      	beq.n	8008592 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800856a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800856e:	f003 0320 	and.w	r3, r3, #32
 8008572:	2b00      	cmp	r3, #0
 8008574:	d105      	bne.n	8008582 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008576:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800857a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800857e:	2b00      	cmp	r3, #0
 8008580:	d007      	beq.n	8008592 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008586:	2b00      	cmp	r3, #0
 8008588:	d003      	beq.n	8008592 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008598:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085a6:	2b40      	cmp	r3, #64	; 0x40
 80085a8:	d005      	beq.n	80085b6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80085aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80085ae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d04f      	beq.n	8008656 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 ffc6 	bl	8009548 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085c6:	2b40      	cmp	r3, #64	; 0x40
 80085c8:	d141      	bne.n	800864e <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	3308      	adds	r3, #8
 80085d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80085d8:	e853 3f00 	ldrex	r3, [r3]
 80085dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80085e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80085e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	3308      	adds	r3, #8
 80085f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80085f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80085fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008602:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008606:	e841 2300 	strex	r3, r2, [r1]
 800860a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800860e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1d9      	bne.n	80085ca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800861a:	2b00      	cmp	r3, #0
 800861c:	d013      	beq.n	8008646 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008622:	4a14      	ldr	r2, [pc, #80]	; (8008674 <HAL_UART_IRQHandler+0x2b8>)
 8008624:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800862a:	4618      	mov	r0, r3
 800862c:	f7fb feb2 	bl	8004394 <HAL_DMA_Abort_IT>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d017      	beq.n	8008666 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800863a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8008640:	4610      	mov	r0, r2
 8008642:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008644:	e00f      	b.n	8008666 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f9d9 	bl	80089fe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800864c:	e00b      	b.n	8008666 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 f9d5 	bl	80089fe <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008654:	e007      	b.n	8008666 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 f9d1 	bl	80089fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2200      	movs	r2, #0
 8008660:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8008664:	e1b7      	b.n	80089d6 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008666:	bf00      	nop
    return;
 8008668:	e1b5      	b.n	80089d6 <HAL_UART_IRQHandler+0x61a>
 800866a:	bf00      	nop
 800866c:	10000001 	.word	0x10000001
 8008670:	04000120 	.word	0x04000120
 8008674:	08009749 	.word	0x08009749

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800867c:	2b01      	cmp	r3, #1
 800867e:	f040 814a 	bne.w	8008916 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8008682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008686:	f003 0310 	and.w	r3, r3, #16
 800868a:	2b00      	cmp	r3, #0
 800868c:	f000 8143 	beq.w	8008916 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008694:	f003 0310 	and.w	r3, r3, #16
 8008698:	2b00      	cmp	r3, #0
 800869a:	f000 813c 	beq.w	8008916 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2210      	movs	r2, #16
 80086a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086b0:	2b40      	cmp	r3, #64	; 0x40
 80086b2:	f040 80b5 	bne.w	8008820 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	685b      	ldr	r3, [r3, #4]
 80086be:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if (  (nb_remaining_rx_data > 0U)
 80086c2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	f000 8187 	beq.w	80089da <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80086d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80086d6:	429a      	cmp	r2, r3
 80086d8:	f080 817f 	bcs.w	80089da <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80086e2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f003 0320 	and.w	r3, r3, #32
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f040 8086 	bne.w	8008804 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008700:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008704:	e853 3f00 	ldrex	r3, [r3]
 8008708:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800870c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008710:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008714:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	461a      	mov	r2, r3
 800871e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008722:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008726:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800872e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008732:	e841 2300 	strex	r3, r2, [r1]
 8008736:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800873a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1da      	bne.n	80086f8 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3308      	adds	r3, #8
 8008748:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800874c:	e853 3f00 	ldrex	r3, [r3]
 8008750:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008752:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008754:	f023 0301 	bic.w	r3, r3, #1
 8008758:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	3308      	adds	r3, #8
 8008762:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008766:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800876a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800876e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008772:	e841 2300 	strex	r3, r2, [r1]
 8008776:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008778:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1e1      	bne.n	8008742 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3308      	adds	r3, #8
 8008784:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800878e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008790:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008794:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	3308      	adds	r3, #8
 800879e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80087a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80087a4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80087a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80087b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e3      	bne.n	800877e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2220      	movs	r2, #32
 80087ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087cc:	e853 3f00 	ldrex	r3, [r3]
 80087d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80087d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087d4:	f023 0310 	bic.w	r3, r3, #16
 80087d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	461a      	mov	r2, r3
 80087e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80087e6:	65bb      	str	r3, [r7, #88]	; 0x58
 80087e8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80087ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80087ee:	e841 2300 	strex	r3, r2, [r1]
 80087f2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80087f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1e4      	bne.n	80087c4 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087fe:	4618      	mov	r0, r3
 8008800:	f7fb fd6a 	bl	80042d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008810:	b29b      	uxth	r3, r3
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	b29b      	uxth	r3, r3
 8008816:	4619      	mov	r1, r3
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f000 f8f9 	bl	8008a10 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800881e:	e0dc      	b.n	80089da <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800882c:	b29b      	uxth	r3, r3
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if (  (huart->RxXferCount > 0U)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800883a:	b29b      	uxth	r3, r3
 800883c:	2b00      	cmp	r3, #0
 800883e:	f000 80ce 	beq.w	80089de <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 8008842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008846:	2b00      	cmp	r3, #0
 8008848:	f000 80c9 	beq.w	80089de <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008854:	e853 3f00 	ldrex	r3, [r3]
 8008858:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800885a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008860:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	461a      	mov	r2, r3
 800886a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800886e:	647b      	str	r3, [r7, #68]	; 0x44
 8008870:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008872:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008874:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008876:	e841 2300 	strex	r3, r2, [r1]
 800887a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800887c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1e4      	bne.n	800884c <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	3308      	adds	r3, #8
 8008888:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800888a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888c:	e853 3f00 	ldrex	r3, [r3]
 8008890:	623b      	str	r3, [r7, #32]
   return(result);
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008898:	f023 0301 	bic.w	r3, r3, #1
 800889c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	3308      	adds	r3, #8
 80088a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80088aa:	633a      	str	r2, [r7, #48]	; 0x30
 80088ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088b2:	e841 2300 	strex	r3, r2, [r1]
 80088b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80088b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1e1      	bne.n	8008882 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2220      	movs	r2, #32
 80088c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	e853 3f00 	ldrex	r3, [r3]
 80088de:	60fb      	str	r3, [r7, #12]
   return(result);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f023 0310 	bic.w	r3, r3, #16
 80088e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80088f4:	61fb      	str	r3, [r7, #28]
 80088f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f8:	69b9      	ldr	r1, [r7, #24]
 80088fa:	69fa      	ldr	r2, [r7, #28]
 80088fc:	e841 2300 	strex	r3, r2, [r1]
 8008900:	617b      	str	r3, [r7, #20]
   return(result);
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1e4      	bne.n	80088d2 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008908:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800890c:	4619      	mov	r1, r3
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 f87e 	bl	8008a10 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008914:	e063      	b.n	80089de <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800891a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00e      	beq.n	8008940 <HAL_UART_IRQHandler+0x584>
 8008922:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008926:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800892a:	2b00      	cmp	r3, #0
 800892c:	d008      	beq.n	8008940 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008936:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f001 fba3 	bl	800a084 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800893e:	e051      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008948:	2b00      	cmp	r3, #0
 800894a:	d014      	beq.n	8008976 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800894c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008954:	2b00      	cmp	r3, #0
 8008956:	d105      	bne.n	8008964 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800895c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008960:	2b00      	cmp	r3, #0
 8008962:	d008      	beq.n	8008976 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008968:	2b00      	cmp	r3, #0
 800896a:	d03a      	beq.n	80089e2 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	4798      	blx	r3
    }
    return;
 8008974:	e035      	b.n	80089e2 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800897a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800897e:	2b00      	cmp	r3, #0
 8008980:	d009      	beq.n	8008996 <HAL_UART_IRQHandler+0x5da>
 8008982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800898a:	2b00      	cmp	r3, #0
 800898c:	d003      	beq.n	8008996 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 fef0 	bl	8009774 <UART_EndTransmit_IT>
    return;
 8008994:	e026      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800899a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d009      	beq.n	80089b6 <HAL_UART_IRQHandler+0x5fa>
 80089a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089a6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d003      	beq.n	80089b6 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f001 fb7a 	bl	800a0a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089b4:	e016      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80089b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d010      	beq.n	80089e4 <HAL_UART_IRQHandler+0x628>
 80089c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	da0c      	bge.n	80089e4 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f001 fb63 	bl	800a096 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089d0:	e008      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
      return;
 80089d2:	bf00      	nop
 80089d4:	e006      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
    return;
 80089d6:	bf00      	nop
 80089d8:	e004      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
      return;
 80089da:	bf00      	nop
 80089dc:	e002      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
      return;
 80089de:	bf00      	nop
 80089e0:	e000      	b.n	80089e4 <HAL_UART_IRQHandler+0x628>
    return;
 80089e2:	bf00      	nop
  }
}
 80089e4:	37e8      	adds	r7, #232	; 0xe8
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop

080089ec <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bc80      	pop	{r7}
 80089fc:	4770      	bx	lr

080089fe <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089fe:	b480      	push	{r7}
 8008a00:	b083      	sub	sp, #12
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a06:	bf00      	nop
 8008a08:	370c      	adds	r7, #12
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bc80      	pop	{r7}
 8008a0e:	4770      	bx	lr

08008a10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	460b      	mov	r3, r1
 8008a1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bc80      	pop	{r7}
 8008a24:	4770      	bx	lr
	...

08008a28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a2c:	b08c      	sub	sp, #48	; 0x30
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a32:	2300      	movs	r3, #0
 8008a34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	689a      	ldr	r2, [r3, #8]
 8008a3c:	697b      	ldr	r3, [r7, #20]
 8008a3e:	691b      	ldr	r3, [r3, #16]
 8008a40:	431a      	orrs	r2, r3
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	695b      	ldr	r3, [r3, #20]
 8008a46:	431a      	orrs	r2, r3
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	69db      	ldr	r3, [r3, #28]
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	4b94      	ldr	r3, [pc, #592]	; (8008ca8 <UART_SetConfig+0x280>)
 8008a58:	4013      	ands	r3, r2
 8008a5a:	697a      	ldr	r2, [r7, #20]
 8008a5c:	6812      	ldr	r2, [r2, #0]
 8008a5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a60:	430b      	orrs	r3, r1
 8008a62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	68da      	ldr	r2, [r3, #12]
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	430a      	orrs	r2, r1
 8008a78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a89      	ldr	r2, [pc, #548]	; (8008cac <UART_SetConfig+0x284>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d004      	beq.n	8008a94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	6a1b      	ldr	r3, [r3, #32]
 8008a8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a90:	4313      	orrs	r3, r2
 8008a92:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008a9e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008aa2:	697a      	ldr	r2, [r7, #20]
 8008aa4:	6812      	ldr	r2, [r2, #0]
 8008aa6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008aa8:	430b      	orrs	r3, r1
 8008aaa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ab2:	f023 010f 	bic.w	r1, r3, #15
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	430a      	orrs	r2, r1
 8008ac0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a7a      	ldr	r2, [pc, #488]	; (8008cb0 <UART_SetConfig+0x288>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d127      	bne.n	8008b1c <UART_SetConfig+0xf4>
 8008acc:	2003      	movs	r0, #3
 8008ace:	f7ff fb1b 	bl	8008108 <LL_RCC_GetUSARTClockSource>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8008ad8:	2b03      	cmp	r3, #3
 8008ada:	d81b      	bhi.n	8008b14 <UART_SetConfig+0xec>
 8008adc:	a201      	add	r2, pc, #4	; (adr r2, 8008ae4 <UART_SetConfig+0xbc>)
 8008ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae2:	bf00      	nop
 8008ae4:	08008af5 	.word	0x08008af5
 8008ae8:	08008b05 	.word	0x08008b05
 8008aec:	08008afd 	.word	0x08008afd
 8008af0:	08008b0d 	.word	0x08008b0d
 8008af4:	2301      	movs	r3, #1
 8008af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008afa:	e080      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008afc:	2302      	movs	r3, #2
 8008afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b02:	e07c      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b04:	2304      	movs	r3, #4
 8008b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b0a:	e078      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b0c:	2308      	movs	r3, #8
 8008b0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b12:	e074      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b14:	2310      	movs	r3, #16
 8008b16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b1a:	e070      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a64      	ldr	r2, [pc, #400]	; (8008cb4 <UART_SetConfig+0x28c>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d138      	bne.n	8008b98 <UART_SetConfig+0x170>
 8008b26:	200c      	movs	r0, #12
 8008b28:	f7ff faee 	bl	8008108 <LL_RCC_GetUSARTClockSource>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8008b32:	2b0c      	cmp	r3, #12
 8008b34:	d82c      	bhi.n	8008b90 <UART_SetConfig+0x168>
 8008b36:	a201      	add	r2, pc, #4	; (adr r2, 8008b3c <UART_SetConfig+0x114>)
 8008b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3c:	08008b71 	.word	0x08008b71
 8008b40:	08008b91 	.word	0x08008b91
 8008b44:	08008b91 	.word	0x08008b91
 8008b48:	08008b91 	.word	0x08008b91
 8008b4c:	08008b81 	.word	0x08008b81
 8008b50:	08008b91 	.word	0x08008b91
 8008b54:	08008b91 	.word	0x08008b91
 8008b58:	08008b91 	.word	0x08008b91
 8008b5c:	08008b79 	.word	0x08008b79
 8008b60:	08008b91 	.word	0x08008b91
 8008b64:	08008b91 	.word	0x08008b91
 8008b68:	08008b91 	.word	0x08008b91
 8008b6c:	08008b89 	.word	0x08008b89
 8008b70:	2300      	movs	r3, #0
 8008b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b76:	e042      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b78:	2302      	movs	r3, #2
 8008b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b7e:	e03e      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b80:	2304      	movs	r3, #4
 8008b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b86:	e03a      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b88:	2308      	movs	r3, #8
 8008b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b8e:	e036      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b90:	2310      	movs	r3, #16
 8008b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b96:	e032      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a43      	ldr	r2, [pc, #268]	; (8008cac <UART_SetConfig+0x284>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d12a      	bne.n	8008bf8 <UART_SetConfig+0x1d0>
 8008ba2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008ba6:	f7ff fac1 	bl	800812c <LL_RCC_GetLPUARTClockSource>
 8008baa:	4603      	mov	r3, r0
 8008bac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bb0:	d01a      	beq.n	8008be8 <UART_SetConfig+0x1c0>
 8008bb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bb6:	d81b      	bhi.n	8008bf0 <UART_SetConfig+0x1c8>
 8008bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bbc:	d00c      	beq.n	8008bd8 <UART_SetConfig+0x1b0>
 8008bbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bc2:	d815      	bhi.n	8008bf0 <UART_SetConfig+0x1c8>
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d003      	beq.n	8008bd0 <UART_SetConfig+0x1a8>
 8008bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bcc:	d008      	beq.n	8008be0 <UART_SetConfig+0x1b8>
 8008bce:	e00f      	b.n	8008bf0 <UART_SetConfig+0x1c8>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bd6:	e012      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008bd8:	2302      	movs	r3, #2
 8008bda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bde:	e00e      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008be0:	2304      	movs	r3, #4
 8008be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008be6:	e00a      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008be8:	2308      	movs	r3, #8
 8008bea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bee:	e006      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008bf0:	2310      	movs	r3, #16
 8008bf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bf6:	e002      	b.n	8008bfe <UART_SetConfig+0x1d6>
 8008bf8:	2310      	movs	r3, #16
 8008bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a2a      	ldr	r2, [pc, #168]	; (8008cac <UART_SetConfig+0x284>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	f040 80a4 	bne.w	8008d52 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008c0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c0e:	2b08      	cmp	r3, #8
 8008c10:	d823      	bhi.n	8008c5a <UART_SetConfig+0x232>
 8008c12:	a201      	add	r2, pc, #4	; (adr r2, 8008c18 <UART_SetConfig+0x1f0>)
 8008c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c18:	08008c3d 	.word	0x08008c3d
 8008c1c:	08008c5b 	.word	0x08008c5b
 8008c20:	08008c45 	.word	0x08008c45
 8008c24:	08008c5b 	.word	0x08008c5b
 8008c28:	08008c4b 	.word	0x08008c4b
 8008c2c:	08008c5b 	.word	0x08008c5b
 8008c30:	08008c5b 	.word	0x08008c5b
 8008c34:	08008c5b 	.word	0x08008c5b
 8008c38:	08008c53 	.word	0x08008c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c3c:	f7fd ff48 	bl	8006ad0 <HAL_RCC_GetPCLK1Freq>
 8008c40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c42:	e010      	b.n	8008c66 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c44:	4b1c      	ldr	r3, [pc, #112]	; (8008cb8 <UART_SetConfig+0x290>)
 8008c46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c48:	e00d      	b.n	8008c66 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c4a:	f7fd fe8d 	bl	8006968 <HAL_RCC_GetSysClockFreq>
 8008c4e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c50:	e009      	b.n	8008c66 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c58:	e005      	b.n	8008c66 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008c64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	f000 8137 	beq.w	8008edc <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c72:	4a12      	ldr	r2, [pc, #72]	; (8008cbc <UART_SetConfig+0x294>)
 8008c74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c78:	461a      	mov	r2, r3
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c80:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	685a      	ldr	r2, [r3, #4]
 8008c86:	4613      	mov	r3, r2
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	4413      	add	r3, r2
 8008c8c:	69ba      	ldr	r2, [r7, #24]
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d305      	bcc.n	8008c9e <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c98:	69ba      	ldr	r2, [r7, #24]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d910      	bls.n	8008cc0 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008ca4:	e11a      	b.n	8008edc <UART_SetConfig+0x4b4>
 8008ca6:	bf00      	nop
 8008ca8:	cfff69f3 	.word	0xcfff69f3
 8008cac:	40008000 	.word	0x40008000
 8008cb0:	40013800 	.word	0x40013800
 8008cb4:	40004400 	.word	0x40004400
 8008cb8:	00f42400 	.word	0x00f42400
 8008cbc:	0801e97c 	.word	0x0801e97c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	60bb      	str	r3, [r7, #8]
 8008cc6:	60fa      	str	r2, [r7, #12]
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ccc:	4a8e      	ldr	r2, [pc, #568]	; (8008f08 <UART_SetConfig+0x4e0>)
 8008cce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	603b      	str	r3, [r7, #0]
 8008cd8:	607a      	str	r2, [r7, #4]
 8008cda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cde:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008ce2:	f7f7 ffb5 	bl	8000c50 <__aeabi_uldivmod>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	460b      	mov	r3, r1
 8008cea:	4610      	mov	r0, r2
 8008cec:	4619      	mov	r1, r3
 8008cee:	f04f 0200 	mov.w	r2, #0
 8008cf2:	f04f 0300 	mov.w	r3, #0
 8008cf6:	020b      	lsls	r3, r1, #8
 8008cf8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008cfc:	0202      	lsls	r2, r0, #8
 8008cfe:	6979      	ldr	r1, [r7, #20]
 8008d00:	6849      	ldr	r1, [r1, #4]
 8008d02:	0849      	lsrs	r1, r1, #1
 8008d04:	2000      	movs	r0, #0
 8008d06:	460c      	mov	r4, r1
 8008d08:	4605      	mov	r5, r0
 8008d0a:	eb12 0804 	adds.w	r8, r2, r4
 8008d0e:	eb43 0905 	adc.w	r9, r3, r5
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	685b      	ldr	r3, [r3, #4]
 8008d16:	2200      	movs	r2, #0
 8008d18:	469a      	mov	sl, r3
 8008d1a:	4693      	mov	fp, r2
 8008d1c:	4652      	mov	r2, sl
 8008d1e:	465b      	mov	r3, fp
 8008d20:	4640      	mov	r0, r8
 8008d22:	4649      	mov	r1, r9
 8008d24:	f7f7 ff94 	bl	8000c50 <__aeabi_uldivmod>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	4613      	mov	r3, r2
 8008d2e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d30:	6a3b      	ldr	r3, [r7, #32]
 8008d32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d36:	d308      	bcc.n	8008d4a <UART_SetConfig+0x322>
 8008d38:	6a3b      	ldr	r3, [r7, #32]
 8008d3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d3e:	d204      	bcs.n	8008d4a <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6a3a      	ldr	r2, [r7, #32]
 8008d46:	60da      	str	r2, [r3, #12]
 8008d48:	e0c8      	b.n	8008edc <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008d50:	e0c4      	b.n	8008edc <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	69db      	ldr	r3, [r3, #28]
 8008d56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d5a:	d168      	bne.n	8008e2e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8008d5c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d60:	2b08      	cmp	r3, #8
 8008d62:	d828      	bhi.n	8008db6 <UART_SetConfig+0x38e>
 8008d64:	a201      	add	r2, pc, #4	; (adr r2, 8008d6c <UART_SetConfig+0x344>)
 8008d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d6a:	bf00      	nop
 8008d6c:	08008d91 	.word	0x08008d91
 8008d70:	08008d99 	.word	0x08008d99
 8008d74:	08008da1 	.word	0x08008da1
 8008d78:	08008db7 	.word	0x08008db7
 8008d7c:	08008da7 	.word	0x08008da7
 8008d80:	08008db7 	.word	0x08008db7
 8008d84:	08008db7 	.word	0x08008db7
 8008d88:	08008db7 	.word	0x08008db7
 8008d8c:	08008daf 	.word	0x08008daf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d90:	f7fd fe9e 	bl	8006ad0 <HAL_RCC_GetPCLK1Freq>
 8008d94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d96:	e014      	b.n	8008dc2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d98:	f7fd feac 	bl	8006af4 <HAL_RCC_GetPCLK2Freq>
 8008d9c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d9e:	e010      	b.n	8008dc2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008da0:	4b5a      	ldr	r3, [pc, #360]	; (8008f0c <UART_SetConfig+0x4e4>)
 8008da2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008da4:	e00d      	b.n	8008dc2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008da6:	f7fd fddf 	bl	8006968 <HAL_RCC_GetSysClockFreq>
 8008daa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008dac:	e009      	b.n	8008dc2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008db2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008db4:	e005      	b.n	8008dc2 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8008db6:	2300      	movs	r3, #0
 8008db8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
 8008dbc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008dc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	f000 8089 	beq.w	8008edc <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dce:	4a4e      	ldr	r2, [pc, #312]	; (8008f08 <UART_SetConfig+0x4e0>)
 8008dd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ddc:	005a      	lsls	r2, r3, #1
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	085b      	lsrs	r3, r3, #1
 8008de4:	441a      	add	r2, r3
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008df2:	6a3b      	ldr	r3, [r7, #32]
 8008df4:	2b0f      	cmp	r3, #15
 8008df6:	d916      	bls.n	8008e26 <UART_SetConfig+0x3fe>
 8008df8:	6a3b      	ldr	r3, [r7, #32]
 8008dfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dfe:	d212      	bcs.n	8008e26 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008e00:	6a3b      	ldr	r3, [r7, #32]
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	f023 030f 	bic.w	r3, r3, #15
 8008e08:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008e0a:	6a3b      	ldr	r3, [r7, #32]
 8008e0c:	085b      	lsrs	r3, r3, #1
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	f003 0307 	and.w	r3, r3, #7
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	8bfb      	ldrh	r3, [r7, #30]
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	8bfa      	ldrh	r2, [r7, #30]
 8008e22:	60da      	str	r2, [r3, #12]
 8008e24:	e05a      	b.n	8008edc <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008e26:	2301      	movs	r3, #1
 8008e28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008e2c:	e056      	b.n	8008edc <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008e2e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008e32:	2b08      	cmp	r3, #8
 8008e34:	d827      	bhi.n	8008e86 <UART_SetConfig+0x45e>
 8008e36:	a201      	add	r2, pc, #4	; (adr r2, 8008e3c <UART_SetConfig+0x414>)
 8008e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e3c:	08008e61 	.word	0x08008e61
 8008e40:	08008e69 	.word	0x08008e69
 8008e44:	08008e71 	.word	0x08008e71
 8008e48:	08008e87 	.word	0x08008e87
 8008e4c:	08008e77 	.word	0x08008e77
 8008e50:	08008e87 	.word	0x08008e87
 8008e54:	08008e87 	.word	0x08008e87
 8008e58:	08008e87 	.word	0x08008e87
 8008e5c:	08008e7f 	.word	0x08008e7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e60:	f7fd fe36 	bl	8006ad0 <HAL_RCC_GetPCLK1Freq>
 8008e64:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e66:	e014      	b.n	8008e92 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e68:	f7fd fe44 	bl	8006af4 <HAL_RCC_GetPCLK2Freq>
 8008e6c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e6e:	e010      	b.n	8008e92 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e70:	4b26      	ldr	r3, [pc, #152]	; (8008f0c <UART_SetConfig+0x4e4>)
 8008e72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e74:	e00d      	b.n	8008e92 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e76:	f7fd fd77 	bl	8006968 <HAL_RCC_GetSysClockFreq>
 8008e7a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e7c:	e009      	b.n	8008e92 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e84:	e005      	b.n	8008e92 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008e90:	bf00      	nop
    }

    if (pclk != 0U)
 8008e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d021      	beq.n	8008edc <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e9c:	4a1a      	ldr	r2, [pc, #104]	; (8008f08 <UART_SetConfig+0x4e0>)
 8008e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ea6:	fbb3 f2f2 	udiv	r2, r3, r2
 8008eaa:	697b      	ldr	r3, [r7, #20]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	085b      	lsrs	r3, r3, #1
 8008eb0:	441a      	add	r2, r3
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ebe:	6a3b      	ldr	r3, [r7, #32]
 8008ec0:	2b0f      	cmp	r3, #15
 8008ec2:	d908      	bls.n	8008ed6 <UART_SetConfig+0x4ae>
 8008ec4:	6a3b      	ldr	r3, [r7, #32]
 8008ec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008eca:	d204      	bcs.n	8008ed6 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	6a3a      	ldr	r2, [r7, #32]
 8008ed2:	60da      	str	r2, [r3, #12]
 8008ed4:	e002      	b.n	8008edc <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	2201      	movs	r2, #1
 8008ee0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008ef8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3730      	adds	r7, #48	; 0x30
 8008f00:	46bd      	mov	sp, r7
 8008f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f06:	bf00      	nop
 8008f08:	0801e97c 	.word	0x0801e97c
 8008f0c:	00f42400 	.word	0x00f42400

08008f10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f1c:	f003 0301 	and.w	r3, r3, #1
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00a      	beq.n	8008f3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f3e:	f003 0302 	and.w	r3, r3, #2
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00a      	beq.n	8008f5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	685b      	ldr	r3, [r3, #4]
 8008f4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	430a      	orrs	r2, r1
 8008f5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f60:	f003 0304 	and.w	r3, r3, #4
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d00a      	beq.n	8008f7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	430a      	orrs	r2, r1
 8008f7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f82:	f003 0308 	and.w	r3, r3, #8
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00a      	beq.n	8008fa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	430a      	orrs	r2, r1
 8008f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fa4:	f003 0310 	and.w	r3, r3, #16
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d00a      	beq.n	8008fc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	430a      	orrs	r2, r1
 8008fc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fc6:	f003 0320 	and.w	r3, r3, #32
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00a      	beq.n	8008fe4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	430a      	orrs	r2, r1
 8008fe2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d01a      	beq.n	8009026 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	430a      	orrs	r2, r1
 8009004:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800900a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800900e:	d10a      	bne.n	8009026 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	430a      	orrs	r2, r1
 8009024:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800902a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800902e:	2b00      	cmp	r3, #0
 8009030:	d00a      	beq.n	8009048 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	430a      	orrs	r2, r1
 8009046:	605a      	str	r2, [r3, #4]
  }
}
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	bc80      	pop	{r7}
 8009050:	4770      	bx	lr

08009052 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009052:	b580      	push	{r7, lr}
 8009054:	b086      	sub	sp, #24
 8009056:	af02      	add	r7, sp, #8
 8009058:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009062:	f7f8 fe87 	bl	8001d74 <HAL_GetTick>
 8009066:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f003 0308 	and.w	r3, r3, #8
 8009072:	2b08      	cmp	r3, #8
 8009074:	d10e      	bne.n	8009094 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009076:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800907a:	9300      	str	r3, [sp, #0]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 f82f 	bl	80090e8 <UART_WaitOnFlagUntilTimeout>
 800908a:	4603      	mov	r3, r0
 800908c:	2b00      	cmp	r3, #0
 800908e:	d001      	beq.n	8009094 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009090:	2303      	movs	r3, #3
 8009092:	e025      	b.n	80090e0 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f003 0304 	and.w	r3, r3, #4
 800909e:	2b04      	cmp	r3, #4
 80090a0:	d10e      	bne.n	80090c0 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80090a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80090a6:	9300      	str	r3, [sp, #0]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2200      	movs	r2, #0
 80090ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 f819 	bl	80090e8 <UART_WaitOnFlagUntilTimeout>
 80090b6:	4603      	mov	r3, r0
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d001      	beq.n	80090c0 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80090bc:	2303      	movs	r3, #3
 80090be:	e00f      	b.n	80090e0 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2220      	movs	r2, #32
 80090c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2220      	movs	r2, #32
 80090cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2200      	movs	r2, #0
 80090da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80090de:	2300      	movs	r3, #0
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3710      	adds	r7, #16
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b09c      	sub	sp, #112	; 0x70
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	60b9      	str	r1, [r7, #8]
 80090f2:	603b      	str	r3, [r7, #0]
 80090f4:	4613      	mov	r3, r2
 80090f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090f8:	e0a9      	b.n	800924e <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009100:	f000 80a5 	beq.w	800924e <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009104:	f7f8 fe36 	bl	8001d74 <HAL_GetTick>
 8009108:	4602      	mov	r2, r0
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	1ad3      	subs	r3, r2, r3
 800910e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009110:	429a      	cmp	r2, r3
 8009112:	d302      	bcc.n	800911a <UART_WaitOnFlagUntilTimeout+0x32>
 8009114:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009116:	2b00      	cmp	r3, #0
 8009118:	d140      	bne.n	800919c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009120:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009122:	e853 3f00 	ldrex	r3, [r3]
 8009126:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800912a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800912e:	667b      	str	r3, [r7, #100]	; 0x64
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	461a      	mov	r2, r3
 8009136:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009138:	65fb      	str	r3, [r7, #92]	; 0x5c
 800913a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800913e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009140:	e841 2300 	strex	r3, r2, [r1]
 8009144:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009146:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1e6      	bne.n	800911a <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3308      	adds	r3, #8
 8009152:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009156:	e853 3f00 	ldrex	r3, [r3]
 800915a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800915c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800915e:	f023 0301 	bic.w	r3, r3, #1
 8009162:	663b      	str	r3, [r7, #96]	; 0x60
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3308      	adds	r3, #8
 800916a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800916c:	64ba      	str	r2, [r7, #72]	; 0x48
 800916e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009170:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009172:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009174:	e841 2300 	strex	r3, r2, [r1]
 8009178:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800917a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800917c:	2b00      	cmp	r3, #0
 800917e:	d1e5      	bne.n	800914c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2220      	movs	r2, #32
 8009184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2220      	movs	r2, #32
 800918c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2200      	movs	r2, #0
 8009194:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009198:	2303      	movs	r3, #3
 800919a:	e069      	b.n	8009270 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f003 0304 	and.w	r3, r3, #4
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d051      	beq.n	800924e <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	69db      	ldr	r3, [r3, #28]
 80091b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80091b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091b8:	d149      	bne.n	800924e <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80091c2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091cc:	e853 3f00 	ldrex	r3, [r3]
 80091d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80091d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091e2:	637b      	str	r3, [r7, #52]	; 0x34
 80091e4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091ea:	e841 2300 	strex	r3, r2, [r1]
 80091ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80091f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d1e6      	bne.n	80091c4 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	3308      	adds	r3, #8
 80091fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	e853 3f00 	ldrex	r3, [r3]
 8009204:	613b      	str	r3, [r7, #16]
   return(result);
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	f023 0301 	bic.w	r3, r3, #1
 800920c:	66bb      	str	r3, [r7, #104]	; 0x68
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	3308      	adds	r3, #8
 8009214:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009216:	623a      	str	r2, [r7, #32]
 8009218:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921a:	69f9      	ldr	r1, [r7, #28]
 800921c:	6a3a      	ldr	r2, [r7, #32]
 800921e:	e841 2300 	strex	r3, r2, [r1]
 8009222:	61bb      	str	r3, [r7, #24]
   return(result);
 8009224:	69bb      	ldr	r3, [r7, #24]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1e5      	bne.n	80091f6 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2220      	movs	r2, #32
 800922e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2220      	movs	r2, #32
 8009236:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2220      	movs	r2, #32
 800923e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2200      	movs	r2, #0
 8009246:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800924a:	2303      	movs	r3, #3
 800924c:	e010      	b.n	8009270 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	69da      	ldr	r2, [r3, #28]
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	4013      	ands	r3, r2
 8009258:	68ba      	ldr	r2, [r7, #8]
 800925a:	429a      	cmp	r2, r3
 800925c:	bf0c      	ite	eq
 800925e:	2301      	moveq	r3, #1
 8009260:	2300      	movne	r3, #0
 8009262:	b2db      	uxtb	r3, r3
 8009264:	461a      	mov	r2, r3
 8009266:	79fb      	ldrb	r3, [r7, #7]
 8009268:	429a      	cmp	r2, r3
 800926a:	f43f af46 	beq.w	80090fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3770      	adds	r7, #112	; 0x70
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009278:	b480      	push	{r7}
 800927a:	b0a3      	sub	sp, #140	; 0x8c
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	4613      	mov	r3, r2
 8009284:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	68ba      	ldr	r2, [r7, #8]
 800928a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	88fa      	ldrh	r2, [r7, #6]
 8009290:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	88fa      	ldrh	r2, [r7, #6]
 8009298:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2200      	movs	r2, #0
 80092a0:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092aa:	d10e      	bne.n	80092ca <UART_Start_Receive_IT+0x52>
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	691b      	ldr	r3, [r3, #16]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d105      	bne.n	80092c0 <UART_Start_Receive_IT+0x48>
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80092ba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092be:	e02d      	b.n	800931c <UART_Start_Receive_IT+0xa4>
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	22ff      	movs	r2, #255	; 0xff
 80092c4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092c8:	e028      	b.n	800931c <UART_Start_Receive_IT+0xa4>
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10d      	bne.n	80092ee <UART_Start_Receive_IT+0x76>
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	691b      	ldr	r3, [r3, #16]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d104      	bne.n	80092e4 <UART_Start_Receive_IT+0x6c>
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	22ff      	movs	r2, #255	; 0xff
 80092de:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092e2:	e01b      	b.n	800931c <UART_Start_Receive_IT+0xa4>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	227f      	movs	r2, #127	; 0x7f
 80092e8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80092ec:	e016      	b.n	800931c <UART_Start_Receive_IT+0xa4>
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	689b      	ldr	r3, [r3, #8]
 80092f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80092f6:	d10d      	bne.n	8009314 <UART_Start_Receive_IT+0x9c>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	691b      	ldr	r3, [r3, #16]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d104      	bne.n	800930a <UART_Start_Receive_IT+0x92>
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	227f      	movs	r2, #127	; 0x7f
 8009304:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009308:	e008      	b.n	800931c <UART_Start_Receive_IT+0xa4>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	223f      	movs	r2, #63	; 0x3f
 800930e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009312:	e003      	b.n	800931c <UART_Start_Receive_IT+0xa4>
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2200      	movs	r2, #0
 8009318:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2200      	movs	r2, #0
 8009320:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2222      	movs	r2, #34	; 0x22
 8009328:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	3308      	adds	r3, #8
 8009332:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009334:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009336:	e853 3f00 	ldrex	r3, [r3]
 800933a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800933c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800933e:	f043 0301 	orr.w	r3, r3, #1
 8009342:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3308      	adds	r3, #8
 800934c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009350:	673a      	str	r2, [r7, #112]	; 0x70
 8009352:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009354:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8009356:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009358:	e841 2300 	strex	r3, r2, [r1]
 800935c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800935e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009360:	2b00      	cmp	r3, #0
 8009362:	d1e3      	bne.n	800932c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009368:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800936c:	d153      	bne.n	8009416 <UART_Start_Receive_IT+0x19e>
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009374:	88fa      	ldrh	r2, [r7, #6]
 8009376:	429a      	cmp	r2, r3
 8009378:	d34d      	bcc.n	8009416 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009382:	d107      	bne.n	8009394 <UART_Start_Receive_IT+0x11c>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d103      	bne.n	8009394 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	4a4a      	ldr	r2, [pc, #296]	; (80094b8 <UART_Start_Receive_IT+0x240>)
 8009390:	671a      	str	r2, [r3, #112]	; 0x70
 8009392:	e002      	b.n	800939a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	4a49      	ldr	r2, [pc, #292]	; (80094bc <UART_Start_Receive_IT+0x244>)
 8009398:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2200      	movs	r2, #0
 800939e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	691b      	ldr	r3, [r3, #16]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d01a      	beq.n	80093e0 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093b2:	e853 3f00 	ldrex	r3, [r3]
 80093b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80093b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	461a      	mov	r2, r3
 80093c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80093cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093ce:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80093d2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80093d4:	e841 2300 	strex	r3, r2, [r1]
 80093d8:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80093da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d1e4      	bne.n	80093aa <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	3308      	adds	r3, #8
 80093e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093ea:	e853 3f00 	ldrex	r3, [r3]
 80093ee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80093f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093f6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	3308      	adds	r3, #8
 80093fe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009400:	64ba      	str	r2, [r7, #72]	; 0x48
 8009402:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009404:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009406:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009408:	e841 2300 	strex	r3, r2, [r1]
 800940c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800940e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009410:	2b00      	cmp	r3, #0
 8009412:	d1e5      	bne.n	80093e0 <UART_Start_Receive_IT+0x168>
 8009414:	e04a      	b.n	80094ac <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	689b      	ldr	r3, [r3, #8]
 800941a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800941e:	d107      	bne.n	8009430 <UART_Start_Receive_IT+0x1b8>
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d103      	bne.n	8009430 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	4a25      	ldr	r2, [pc, #148]	; (80094c0 <UART_Start_Receive_IT+0x248>)
 800942c:	671a      	str	r2, [r3, #112]	; 0x70
 800942e:	e002      	b.n	8009436 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	4a24      	ldr	r2, [pc, #144]	; (80094c4 <UART_Start_Receive_IT+0x24c>)
 8009434:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2200      	movs	r2, #0
 800943a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d019      	beq.n	800947a <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800944e:	e853 3f00 	ldrex	r3, [r3]
 8009452:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009456:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800945a:	677b      	str	r3, [r7, #116]	; 0x74
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	461a      	mov	r2, r3
 8009462:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009464:	637b      	str	r3, [r7, #52]	; 0x34
 8009466:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009468:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800946a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800946c:	e841 2300 	strex	r3, r2, [r1]
 8009470:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1e6      	bne.n	8009446 <UART_Start_Receive_IT+0x1ce>
 8009478:	e018      	b.n	80094ac <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	e853 3f00 	ldrex	r3, [r3]
 8009486:	613b      	str	r3, [r7, #16]
   return(result);
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	f043 0320 	orr.w	r3, r3, #32
 800948e:	67bb      	str	r3, [r7, #120]	; 0x78
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	461a      	mov	r2, r3
 8009496:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009498:	623b      	str	r3, [r7, #32]
 800949a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949c:	69f9      	ldr	r1, [r7, #28]
 800949e:	6a3a      	ldr	r2, [r7, #32]
 80094a0:	e841 2300 	strex	r3, r2, [r1]
 80094a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d1e6      	bne.n	800947a <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	378c      	adds	r7, #140	; 0x8c
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bc80      	pop	{r7}
 80094b6:	4770      	bx	lr
 80094b8:	08009d85 	.word	0x08009d85
 80094bc:	08009a8d 	.word	0x08009a8d
 80094c0:	0800992b 	.word	0x0800992b
 80094c4:	080097cb 	.word	0x080097cb

080094c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b08f      	sub	sp, #60	; 0x3c
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	e853 3f00 	ldrex	r3, [r3]
 80094dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80094e4:	637b      	str	r3, [r7, #52]	; 0x34
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	461a      	mov	r2, r3
 80094ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094f0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094f6:	e841 2300 	strex	r3, r2, [r1]
 80094fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d1e6      	bne.n	80094d0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	3308      	adds	r3, #8
 8009508:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	e853 3f00 	ldrex	r3, [r3]
 8009510:	60bb      	str	r3, [r7, #8]
   return(result);
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009518:	633b      	str	r3, [r7, #48]	; 0x30
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	3308      	adds	r3, #8
 8009520:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009522:	61ba      	str	r2, [r7, #24]
 8009524:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009526:	6979      	ldr	r1, [r7, #20]
 8009528:	69ba      	ldr	r2, [r7, #24]
 800952a:	e841 2300 	strex	r3, r2, [r1]
 800952e:	613b      	str	r3, [r7, #16]
   return(result);
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1e5      	bne.n	8009502 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2220      	movs	r2, #32
 800953a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800953e:	bf00      	nop
 8009540:	373c      	adds	r7, #60	; 0x3c
 8009542:	46bd      	mov	sp, r7
 8009544:	bc80      	pop	{r7}
 8009546:	4770      	bx	lr

08009548 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009548:	b480      	push	{r7}
 800954a:	b095      	sub	sp, #84	; 0x54
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009558:	e853 3f00 	ldrex	r3, [r3]
 800955c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800955e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009560:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009564:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	461a      	mov	r2, r3
 800956c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800956e:	643b      	str	r3, [r7, #64]	; 0x40
 8009570:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009572:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009574:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009576:	e841 2300 	strex	r3, r2, [r1]
 800957a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800957c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800957e:	2b00      	cmp	r3, #0
 8009580:	d1e6      	bne.n	8009550 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3308      	adds	r3, #8
 8009588:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	e853 3f00 	ldrex	r3, [r3]
 8009590:	61fb      	str	r3, [r7, #28]
   return(result);
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009598:	f023 0301 	bic.w	r3, r3, #1
 800959c:	64bb      	str	r3, [r7, #72]	; 0x48
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	3308      	adds	r3, #8
 80095a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80095a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80095a8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80095ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095ae:	e841 2300 	strex	r3, r2, [r1]
 80095b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80095b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1e3      	bne.n	8009582 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d118      	bne.n	80095f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	e853 3f00 	ldrex	r3, [r3]
 80095ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	f023 0310 	bic.w	r3, r3, #16
 80095d6:	647b      	str	r3, [r7, #68]	; 0x44
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	461a      	mov	r2, r3
 80095de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80095e0:	61bb      	str	r3, [r7, #24]
 80095e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e4:	6979      	ldr	r1, [r7, #20]
 80095e6:	69ba      	ldr	r2, [r7, #24]
 80095e8:	e841 2300 	strex	r3, r2, [r1]
 80095ec:	613b      	str	r3, [r7, #16]
   return(result);
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d1e6      	bne.n	80095c2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2220      	movs	r2, #32
 80095f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009608:	bf00      	nop
 800960a:	3754      	adds	r7, #84	; 0x54
 800960c:	46bd      	mov	sp, r7
 800960e:	bc80      	pop	{r7}
 8009610:	4770      	bx	lr

08009612 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b090      	sub	sp, #64	; 0x40
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800961e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 0320 	and.w	r3, r3, #32
 800962a:	2b00      	cmp	r3, #0
 800962c:	d137      	bne.n	800969e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800962e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009630:	2200      	movs	r2, #0
 8009632:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009636:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	3308      	adds	r3, #8
 800963c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009640:	e853 3f00 	ldrex	r3, [r3]
 8009644:	623b      	str	r3, [r7, #32]
   return(result);
 8009646:	6a3b      	ldr	r3, [r7, #32]
 8009648:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800964c:	63bb      	str	r3, [r7, #56]	; 0x38
 800964e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3308      	adds	r3, #8
 8009654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009656:	633a      	str	r2, [r7, #48]	; 0x30
 8009658:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800965c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800965e:	e841 2300 	strex	r3, r2, [r1]
 8009662:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1e5      	bne.n	8009636 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800966a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	e853 3f00 	ldrex	r3, [r3]
 8009676:	60fb      	str	r3, [r7, #12]
   return(result);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800967e:	637b      	str	r3, [r7, #52]	; 0x34
 8009680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	461a      	mov	r2, r3
 8009686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009688:	61fb      	str	r3, [r7, #28]
 800968a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968c:	69b9      	ldr	r1, [r7, #24]
 800968e:	69fa      	ldr	r2, [r7, #28]
 8009690:	e841 2300 	strex	r3, r2, [r1]
 8009694:	617b      	str	r3, [r7, #20]
   return(result);
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d1e6      	bne.n	800966a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800969c:	e002      	b.n	80096a4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800969e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80096a0:	f7f9 f948 	bl	8002934 <HAL_UART_TxCpltCallback>
}
 80096a4:	bf00      	nop
 80096a6:	3740      	adds	r7, #64	; 0x40
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096b8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	f7ff f996 	bl	80089ec <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096c0:	bf00      	nop
 80096c2:	3710      	adds	r7, #16
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b086      	sub	sp, #24
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096d4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80096dc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096e4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	689b      	ldr	r3, [r3, #8]
 80096ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096f0:	2b80      	cmp	r3, #128	; 0x80
 80096f2:	d109      	bne.n	8009708 <UART_DMAError+0x40>
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	2b21      	cmp	r3, #33	; 0x21
 80096f8:	d106      	bne.n	8009708 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2200      	movs	r2, #0
 80096fe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8009702:	6978      	ldr	r0, [r7, #20]
 8009704:	f7ff fee0 	bl	80094c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	689b      	ldr	r3, [r3, #8]
 800970e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009712:	2b40      	cmp	r3, #64	; 0x40
 8009714:	d109      	bne.n	800972a <UART_DMAError+0x62>
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2b22      	cmp	r3, #34	; 0x22
 800971a:	d106      	bne.n	800972a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	2200      	movs	r2, #0
 8009720:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8009724:	6978      	ldr	r0, [r7, #20]
 8009726:	f7ff ff0f 	bl	8009548 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009730:	f043 0210 	orr.w	r2, r3, #16
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800973a:	6978      	ldr	r0, [r7, #20]
 800973c:	f7ff f95f 	bl	80089fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009740:	bf00      	nop
 8009742:	3718      	adds	r7, #24
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009754:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2200      	movs	r2, #0
 8009762:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009766:	68f8      	ldr	r0, [r7, #12]
 8009768:	f7ff f949 	bl	80089fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800976c:	bf00      	nop
 800976e:	3710      	adds	r7, #16
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b088      	sub	sp, #32
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	e853 3f00 	ldrex	r3, [r3]
 8009788:	60bb      	str	r3, [r7, #8]
   return(result);
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009790:	61fb      	str	r3, [r7, #28]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	461a      	mov	r2, r3
 8009798:	69fb      	ldr	r3, [r7, #28]
 800979a:	61bb      	str	r3, [r7, #24]
 800979c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979e:	6979      	ldr	r1, [r7, #20]
 80097a0:	69ba      	ldr	r2, [r7, #24]
 80097a2:	e841 2300 	strex	r3, r2, [r1]
 80097a6:	613b      	str	r3, [r7, #16]
   return(result);
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d1e6      	bne.n	800977c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2220      	movs	r2, #32
 80097b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f7f9 f8b9 	bl	8002934 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097c2:	bf00      	nop
 80097c4:	3720      	adds	r7, #32
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}

080097ca <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80097ca:	b580      	push	{r7, lr}
 80097cc:	b096      	sub	sp, #88	; 0x58
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80097d8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097e2:	2b22      	cmp	r3, #34	; 0x22
 80097e4:	f040 8095 	bne.w	8009912 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ee:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80097f2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80097f6:	b2d9      	uxtb	r1, r3
 80097f8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80097fc:	b2da      	uxtb	r2, r3
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009802:	400a      	ands	r2, r1
 8009804:	b2d2      	uxtb	r2, r2
 8009806:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800980c:	1c5a      	adds	r2, r3, #1
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009818:	b29b      	uxth	r3, r3
 800981a:	3b01      	subs	r3, #1
 800981c:	b29a      	uxth	r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800982a:	b29b      	uxth	r3, r3
 800982c:	2b00      	cmp	r3, #0
 800982e:	d178      	bne.n	8009922 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009838:	e853 3f00 	ldrex	r3, [r3]
 800983c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800983e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009840:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009844:	653b      	str	r3, [r7, #80]	; 0x50
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	461a      	mov	r2, r3
 800984c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800984e:	647b      	str	r3, [r7, #68]	; 0x44
 8009850:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009852:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009854:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009856:	e841 2300 	strex	r3, r2, [r1]
 800985a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800985c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1e6      	bne.n	8009830 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	3308      	adds	r3, #8
 8009868:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986c:	e853 3f00 	ldrex	r3, [r3]
 8009870:	623b      	str	r3, [r7, #32]
   return(result);
 8009872:	6a3b      	ldr	r3, [r7, #32]
 8009874:	f023 0301 	bic.w	r3, r3, #1
 8009878:	64fb      	str	r3, [r7, #76]	; 0x4c
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	3308      	adds	r3, #8
 8009880:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009882:	633a      	str	r2, [r7, #48]	; 0x30
 8009884:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009886:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009888:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800988a:	e841 2300 	strex	r3, r2, [r1]
 800988e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009892:	2b00      	cmp	r3, #0
 8009894:	d1e5      	bne.n	8009862 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2220      	movs	r2, #32
 800989a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2200      	movs	r2, #0
 80098a2:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d12e      	bne.n	800990a <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2200      	movs	r2, #0
 80098b0:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	e853 3f00 	ldrex	r3, [r3]
 80098be:	60fb      	str	r3, [r7, #12]
   return(result);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f023 0310 	bic.w	r3, r3, #16
 80098c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	461a      	mov	r2, r3
 80098ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80098d0:	61fb      	str	r3, [r7, #28]
 80098d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d4:	69b9      	ldr	r1, [r7, #24]
 80098d6:	69fa      	ldr	r2, [r7, #28]
 80098d8:	e841 2300 	strex	r3, r2, [r1]
 80098dc:	617b      	str	r3, [r7, #20]
   return(result);
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d1e6      	bne.n	80098b2 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	69db      	ldr	r3, [r3, #28]
 80098ea:	f003 0310 	and.w	r3, r3, #16
 80098ee:	2b10      	cmp	r3, #16
 80098f0:	d103      	bne.n	80098fa <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2210      	movs	r2, #16
 80098f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009900:	4619      	mov	r1, r3
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f7ff f884 	bl	8008a10 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009908:	e00b      	b.n	8009922 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f7f9 f828 	bl	8002960 <HAL_UART_RxCpltCallback>
}
 8009910:	e007      	b.n	8009922 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	699a      	ldr	r2, [r3, #24]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f042 0208 	orr.w	r2, r2, #8
 8009920:	619a      	str	r2, [r3, #24]
}
 8009922:	bf00      	nop
 8009924:	3758      	adds	r7, #88	; 0x58
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}

0800992a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b096      	sub	sp, #88	; 0x58
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009938:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009942:	2b22      	cmp	r3, #34	; 0x22
 8009944:	f040 8095 	bne.w	8009a72 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800994e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009956:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8009958:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800995c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009960:	4013      	ands	r3, r2
 8009962:	b29a      	uxth	r2, r3
 8009964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009966:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800996c:	1c9a      	adds	r2, r3, #2
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009978:	b29b      	uxth	r3, r3
 800997a:	3b01      	subs	r3, #1
 800997c:	b29a      	uxth	r2, r3
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800998a:	b29b      	uxth	r3, r3
 800998c:	2b00      	cmp	r3, #0
 800998e:	d178      	bne.n	8009a82 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009998:	e853 3f00 	ldrex	r3, [r3]
 800999c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800999e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80099a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	461a      	mov	r2, r3
 80099ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099ae:	643b      	str	r3, [r7, #64]	; 0x40
 80099b0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80099b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80099b6:	e841 2300 	strex	r3, r2, [r1]
 80099ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80099bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d1e6      	bne.n	8009990 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	3308      	adds	r3, #8
 80099c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ca:	6a3b      	ldr	r3, [r7, #32]
 80099cc:	e853 3f00 	ldrex	r3, [r3]
 80099d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	f023 0301 	bic.w	r3, r3, #1
 80099d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	3308      	adds	r3, #8
 80099e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80099e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80099e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80099e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099ea:	e841 2300 	strex	r3, r2, [r1]
 80099ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80099f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1e5      	bne.n	80099c2 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	d12e      	bne.n	8009a6a <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	e853 3f00 	ldrex	r3, [r3]
 8009a1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	f023 0310 	bic.w	r3, r3, #16
 8009a26:	647b      	str	r3, [r7, #68]	; 0x44
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a30:	61bb      	str	r3, [r7, #24]
 8009a32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a34:	6979      	ldr	r1, [r7, #20]
 8009a36:	69ba      	ldr	r2, [r7, #24]
 8009a38:	e841 2300 	strex	r3, r2, [r1]
 8009a3c:	613b      	str	r3, [r7, #16]
   return(result);
 8009a3e:	693b      	ldr	r3, [r7, #16]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d1e6      	bne.n	8009a12 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	69db      	ldr	r3, [r3, #28]
 8009a4a:	f003 0310 	and.w	r3, r3, #16
 8009a4e:	2b10      	cmp	r3, #16
 8009a50:	d103      	bne.n	8009a5a <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2210      	movs	r2, #16
 8009a58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009a60:	4619      	mov	r1, r3
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7fe ffd4 	bl	8008a10 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a68:	e00b      	b.n	8009a82 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7f8 ff78 	bl	8002960 <HAL_UART_RxCpltCallback>
}
 8009a70:	e007      	b.n	8009a82 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	699a      	ldr	r2, [r3, #24]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f042 0208 	orr.w	r2, r2, #8
 8009a80:	619a      	str	r2, [r3, #24]
}
 8009a82:	bf00      	nop
 8009a84:	3758      	adds	r7, #88	; 0x58
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
	...

08009a8c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b0a6      	sub	sp, #152	; 0x98
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009a9a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	69db      	ldr	r3, [r3, #28]
 8009aa4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ac2:	2b22      	cmp	r3, #34	; 0x22
 8009ac4:	f040 814f 	bne.w	8009d66 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009ace:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ad2:	e0f6      	b.n	8009cc2 <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ada:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009ade:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8009ae2:	b2d9      	uxtb	r1, r3
 8009ae4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8009ae8:	b2da      	uxtb	r2, r3
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aee:	400a      	ands	r2, r1
 8009af0:	b2d2      	uxtb	r2, r2
 8009af2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009af8:	1c5a      	adds	r2, r3, #1
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	3b01      	subs	r3, #1
 8009b08:	b29a      	uxth	r2, r3
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	69db      	ldr	r3, [r3, #28]
 8009b16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009b1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009b1e:	f003 0307 	and.w	r3, r3, #7
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d053      	beq.n	8009bce <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009b26:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009b2a:	f003 0301 	and.w	r3, r3, #1
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d011      	beq.n	8009b56 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009b32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00b      	beq.n	8009b56 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2201      	movs	r2, #1
 8009b44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b4c:	f043 0201 	orr.w	r2, r3, #1
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b56:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009b5a:	f003 0302 	and.w	r3, r3, #2
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d011      	beq.n	8009b86 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009b62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b66:	f003 0301 	and.w	r3, r3, #1
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00b      	beq.n	8009b86 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	2202      	movs	r2, #2
 8009b74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009b7c:	f043 0204 	orr.w	r2, r3, #4
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009b86:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009b8a:	f003 0304 	and.w	r3, r3, #4
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d011      	beq.n	8009bb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009b92:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b96:	f003 0301 	and.w	r3, r3, #1
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00b      	beq.n	8009bb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2204      	movs	r2, #4
 8009ba4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bac:	f043 0202 	orr.w	r2, r3, #2
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d006      	beq.n	8009bce <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f7fe ff1c 	bl	80089fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2200      	movs	r2, #0
 8009bca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009bd4:	b29b      	uxth	r3, r3
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d173      	bne.n	8009cc2 <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009be2:	e853 3f00 	ldrex	r3, [r3]
 8009be6:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8009be8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009bea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009bee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009bfc:	66bb      	str	r3, [r7, #104]	; 0x68
 8009bfe:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c00:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8009c02:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009c04:	e841 2300 	strex	r3, r2, [r1]
 8009c08:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009c0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d1e4      	bne.n	8009bda <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	3308      	adds	r3, #8
 8009c16:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c1a:	e853 3f00 	ldrex	r3, [r3]
 8009c1e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009c20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c26:	f023 0301 	bic.w	r3, r3, #1
 8009c2a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	3308      	adds	r3, #8
 8009c32:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009c34:	657a      	str	r2, [r7, #84]	; 0x54
 8009c36:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c38:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009c3a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c3c:	e841 2300 	strex	r3, r2, [r1]
 8009c40:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009c42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d1e3      	bne.n	8009c10 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2220      	movs	r2, #32
 8009c4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d12e      	bne.n	8009cbc <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2200      	movs	r2, #0
 8009c62:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c6c:	e853 3f00 	ldrex	r3, [r3]
 8009c70:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c74:	f023 0310 	bic.w	r3, r3, #16
 8009c78:	67bb      	str	r3, [r7, #120]	; 0x78
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	461a      	mov	r2, r3
 8009c80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009c82:	643b      	str	r3, [r7, #64]	; 0x40
 8009c84:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c86:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009c88:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009c8a:	e841 2300 	strex	r3, r2, [r1]
 8009c8e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1e6      	bne.n	8009c64 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	69db      	ldr	r3, [r3, #28]
 8009c9c:	f003 0310 	and.w	r3, r3, #16
 8009ca0:	2b10      	cmp	r3, #16
 8009ca2:	d103      	bne.n	8009cac <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2210      	movs	r2, #16
 8009caa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f7fe feab 	bl	8008a10 <HAL_UARTEx_RxEventCallback>
 8009cba:	e002      	b.n	8009cc2 <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f7f8 fe4f 	bl	8002960 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cc2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d006      	beq.n	8009cd8 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009cca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009cce:	f003 0320 	and.w	r3, r3, #32
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f47f aefe 	bne.w	8009ad4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009cde:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009ce2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d045      	beq.n	8009d76 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009cf0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d23e      	bcs.n	8009d76 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	3308      	adds	r3, #8
 8009cfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d00:	6a3b      	ldr	r3, [r7, #32]
 8009d02:	e853 3f00 	ldrex	r3, [r3]
 8009d06:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d0e:	673b      	str	r3, [r7, #112]	; 0x70
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	3308      	adds	r3, #8
 8009d16:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009d18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009d1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d20:	e841 2300 	strex	r3, r2, [r1]
 8009d24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d1e5      	bne.n	8009cf8 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a14      	ldr	r2, [pc, #80]	; (8009d80 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009d30:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	e853 3f00 	ldrex	r3, [r3]
 8009d3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	f043 0320 	orr.w	r3, r3, #32
 8009d46:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	461a      	mov	r2, r3
 8009d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d50:	61bb      	str	r3, [r7, #24]
 8009d52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d54:	6979      	ldr	r1, [r7, #20]
 8009d56:	69ba      	ldr	r2, [r7, #24]
 8009d58:	e841 2300 	strex	r3, r2, [r1]
 8009d5c:	613b      	str	r3, [r7, #16]
   return(result);
 8009d5e:	693b      	ldr	r3, [r7, #16]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d1e6      	bne.n	8009d32 <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d64:	e007      	b.n	8009d76 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	699a      	ldr	r2, [r3, #24]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f042 0208 	orr.w	r2, r2, #8
 8009d74:	619a      	str	r2, [r3, #24]
}
 8009d76:	bf00      	nop
 8009d78:	3798      	adds	r7, #152	; 0x98
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}
 8009d7e:	bf00      	nop
 8009d80:	080097cb 	.word	0x080097cb

08009d84 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b0a8      	sub	sp, #160	; 0xa0
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009d92:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	69db      	ldr	r3, [r3, #28]
 8009d9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dba:	2b22      	cmp	r3, #34	; 0x22
 8009dbc:	f040 8153 	bne.w	800a066 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009dc6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009dca:	e0fa      	b.n	8009fc2 <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dd2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dda:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009dde:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8009de2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009de6:	4013      	ands	r3, r2
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009dee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009df4:	1c9a      	adds	r2, r3, #2
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	3b01      	subs	r3, #1
 8009e04:	b29a      	uxth	r2, r3
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	69db      	ldr	r3, [r3, #28]
 8009e12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009e16:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009e1a:	f003 0307 	and.w	r3, r3, #7
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d053      	beq.n	8009eca <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009e22:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009e26:	f003 0301 	and.w	r3, r3, #1
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d011      	beq.n	8009e52 <UART_RxISR_16BIT_FIFOEN+0xce>
 8009e2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00b      	beq.n	8009e52 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	2201      	movs	r2, #1
 8009e40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e48:	f043 0201 	orr.w	r2, r3, #1
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e52:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009e56:	f003 0302 	and.w	r3, r3, #2
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d011      	beq.n	8009e82 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009e5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e62:	f003 0301 	and.w	r3, r3, #1
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d00b      	beq.n	8009e82 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2202      	movs	r2, #2
 8009e70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009e78:	f043 0204 	orr.w	r2, r3, #4
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e82:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009e86:	f003 0304 	and.w	r3, r3, #4
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d011      	beq.n	8009eb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009e8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e92:	f003 0301 	and.w	r3, r3, #1
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00b      	beq.n	8009eb2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	2204      	movs	r2, #4
 8009ea0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009ea8:	f043 0202 	orr.w	r2, r3, #2
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d006      	beq.n	8009eca <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f7fe fd9e 	bl	80089fe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d175      	bne.n	8009fc2 <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009edc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ede:	e853 3f00 	ldrex	r3, [r3]
 8009ee2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009ee4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ee6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009eea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ef8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009efa:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009efc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009efe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f00:	e841 2300 	strex	r3, r2, [r1]
 8009f04:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009f06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d1e4      	bne.n	8009ed6 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	3308      	adds	r3, #8
 8009f12:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f16:	e853 3f00 	ldrex	r3, [r3]
 8009f1a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f22:	f023 0301 	bic.w	r3, r3, #1
 8009f26:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	3308      	adds	r3, #8
 8009f30:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009f34:	65ba      	str	r2, [r7, #88]	; 0x58
 8009f36:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f38:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f3a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f3c:	e841 2300 	strex	r3, r2, [r1]
 8009f40:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009f42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1e1      	bne.n	8009f0c <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2220      	movs	r2, #32
 8009f4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d12e      	bne.n	8009fbc <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2200      	movs	r2, #0
 8009f62:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f6c:	e853 3f00 	ldrex	r3, [r3]
 8009f70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f74:	f023 0310 	bic.w	r3, r3, #16
 8009f78:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	461a      	mov	r2, r3
 8009f80:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f82:	647b      	str	r3, [r7, #68]	; 0x44
 8009f84:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009f88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f8a:	e841 2300 	strex	r3, r2, [r1]
 8009f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009f90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d1e6      	bne.n	8009f64 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	69db      	ldr	r3, [r3, #28]
 8009f9c:	f003 0310 	and.w	r3, r3, #16
 8009fa0:	2b10      	cmp	r3, #16
 8009fa2:	d103      	bne.n	8009fac <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	2210      	movs	r2, #16
 8009faa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f7fe fd2b 	bl	8008a10 <HAL_UARTEx_RxEventCallback>
 8009fba:	e002      	b.n	8009fc2 <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f7f8 fccf 	bl	8002960 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009fc2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d006      	beq.n	8009fd8 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009fca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009fce:	f003 0320 	and.w	r3, r3, #32
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f47f aefa 	bne.w	8009dcc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009fde:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009fe2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d045      	beq.n	800a076 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009ff0:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d23e      	bcs.n	800a076 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	3308      	adds	r3, #8
 8009ffe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a002:	e853 3f00 	ldrex	r3, [r3]
 800a006:	623b      	str	r3, [r7, #32]
   return(result);
 800a008:	6a3b      	ldr	r3, [r7, #32]
 800a00a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a00e:	677b      	str	r3, [r7, #116]	; 0x74
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	3308      	adds	r3, #8
 800a016:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a018:	633a      	str	r2, [r7, #48]	; 0x30
 800a01a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a01c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a01e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a020:	e841 2300 	strex	r3, r2, [r1]
 800a024:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d1e5      	bne.n	8009ff8 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	4a14      	ldr	r2, [pc, #80]	; (800a080 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800a030:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	e853 3f00 	ldrex	r3, [r3]
 800a03e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	f043 0320 	orr.w	r3, r3, #32
 800a046:	673b      	str	r3, [r7, #112]	; 0x70
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	461a      	mov	r2, r3
 800a04e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a050:	61fb      	str	r3, [r7, #28]
 800a052:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a054:	69b9      	ldr	r1, [r7, #24]
 800a056:	69fa      	ldr	r2, [r7, #28]
 800a058:	e841 2300 	strex	r3, r2, [r1]
 800a05c:	617b      	str	r3, [r7, #20]
   return(result);
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d1e6      	bne.n	800a032 <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a064:	e007      	b.n	800a076 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	699a      	ldr	r2, [r3, #24]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f042 0208 	orr.w	r2, r2, #8
 800a074:	619a      	str	r2, [r3, #24]
}
 800a076:	bf00      	nop
 800a078:	37a0      	adds	r7, #160	; 0xa0
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
 800a07e:	bf00      	nop
 800a080:	0800992b 	.word	0x0800992b

0800a084 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a084:	b480      	push	{r7}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a08c:	bf00      	nop
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	bc80      	pop	{r7}
 800a094:	4770      	bx	lr

0800a096 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a096:	b480      	push	{r7}
 800a098:	b083      	sub	sp, #12
 800a09a:	af00      	add	r7, sp, #0
 800a09c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a09e:	bf00      	nop
 800a0a0:	370c      	adds	r7, #12
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bc80      	pop	{r7}
 800a0a6:	4770      	bx	lr

0800a0a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b083      	sub	sp, #12
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a0b0:	bf00      	nop
 800a0b2:	370c      	adds	r7, #12
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bc80      	pop	{r7}
 800a0b8:	4770      	bx	lr

0800a0ba <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b088      	sub	sp, #32
 800a0be:	af02      	add	r7, sp, #8
 800a0c0:	60f8      	str	r0, [r7, #12]
 800a0c2:	1d3b      	adds	r3, r7, #4
 800a0c4:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d101      	bne.n	800a0da <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a0d6:	2302      	movs	r3, #2
 800a0d8:	e046      	b.n	800a168 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2224      	movs	r2, #36	; 0x24
 800a0e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f022 0201 	bic.w	r2, r2, #1
 800a0f8:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	689b      	ldr	r3, [r3, #8]
 800a100:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a104:	687a      	ldr	r2, [r7, #4]
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	430a      	orrs	r2, r1
 800a10c:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d105      	bne.n	800a120 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a114:	1d3b      	adds	r3, r7, #4
 800a116:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a11a:	68f8      	ldr	r0, [r7, #12]
 800a11c:	f000 f90e 	bl	800a33c <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f042 0201 	orr.w	r2, r2, #1
 800a12e:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a130:	f7f7 fe20 	bl	8001d74 <HAL_GetTick>
 800a134:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a136:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a13a:	9300      	str	r3, [sp, #0]
 800a13c:	693b      	ldr	r3, [r7, #16]
 800a13e:	2200      	movs	r2, #0
 800a140:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f7fe ffcf 	bl	80090e8 <UART_WaitOnFlagUntilTimeout>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d002      	beq.n	800a156 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a150:	2303      	movs	r3, #3
 800a152:	75fb      	strb	r3, [r7, #23]
 800a154:	e003      	b.n	800a15e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2220      	movs	r2, #32
 800a15a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2200      	movs	r2, #0
 800a162:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800a166:	7dfb      	ldrb	r3, [r7, #23]
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3718      	adds	r7, #24
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}

0800a170 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a170:	b480      	push	{r7}
 800a172:	b089      	sub	sp, #36	; 0x24
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a17e:	2b01      	cmp	r3, #1
 800a180:	d101      	bne.n	800a186 <HAL_UARTEx_EnableStopMode+0x16>
 800a182:	2302      	movs	r3, #2
 800a184:	e021      	b.n	800a1ca <HAL_UARTEx_EnableStopMode+0x5a>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2201      	movs	r2, #1
 800a18a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	e853 3f00 	ldrex	r3, [r3]
 800a19a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	f043 0302 	orr.w	r3, r3, #2
 800a1a2:	61fb      	str	r3, [r7, #28]
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	69fb      	ldr	r3, [r7, #28]
 800a1ac:	61bb      	str	r3, [r7, #24]
 800a1ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b0:	6979      	ldr	r1, [r7, #20]
 800a1b2:	69ba      	ldr	r2, [r7, #24]
 800a1b4:	e841 2300 	strex	r3, r2, [r1]
 800a1b8:	613b      	str	r3, [r7, #16]
   return(result);
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d1e6      	bne.n	800a18e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3724      	adds	r7, #36	; 0x24
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bc80      	pop	{r7}
 800a1d2:	4770      	bx	lr

0800a1d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a1e2:	2b01      	cmp	r3, #1
 800a1e4:	d101      	bne.n	800a1ea <HAL_UARTEx_DisableFifoMode+0x16>
 800a1e6:	2302      	movs	r3, #2
 800a1e8:	e027      	b.n	800a23a <HAL_UARTEx_DisableFifoMode+0x66>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2224      	movs	r2, #36	; 0x24
 800a1f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f022 0201 	bic.w	r2, r2, #1
 800a210:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a218:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2200      	movs	r2, #0
 800a21e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	68fa      	ldr	r2, [r7, #12]
 800a226:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2220      	movs	r2, #32
 800a22c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a238:	2300      	movs	r3, #0
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3714      	adds	r7, #20
 800a23e:	46bd      	mov	sp, r7
 800a240:	bc80      	pop	{r7}
 800a242:	4770      	bx	lr

0800a244 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
 800a24c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a254:	2b01      	cmp	r3, #1
 800a256:	d101      	bne.n	800a25c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a258:	2302      	movs	r3, #2
 800a25a:	e02d      	b.n	800a2b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2201      	movs	r2, #1
 800a260:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2224      	movs	r2, #36	; 0x24
 800a268:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f022 0201 	bic.w	r2, r2, #1
 800a282:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	689b      	ldr	r3, [r3, #8]
 800a28a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	683a      	ldr	r2, [r7, #0]
 800a294:	430a      	orrs	r2, r1
 800a296:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f871 	bl	800a380 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	68fa      	ldr	r2, [r7, #12]
 800a2a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2220      	movs	r2, #32
 800a2aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a2b6:	2300      	movs	r3, #0
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3710      	adds	r7, #16
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d101      	bne.n	800a2d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a2d4:	2302      	movs	r3, #2
 800a2d6:	e02d      	b.n	800a334 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2224      	movs	r2, #36	; 0x24
 800a2e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	681a      	ldr	r2, [r3, #0]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f022 0201 	bic.w	r2, r2, #1
 800a2fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	689b      	ldr	r3, [r3, #8]
 800a306:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	683a      	ldr	r2, [r7, #0]
 800a310:	430a      	orrs	r2, r1
 800a312:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 f833 	bl	800a380 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	68fa      	ldr	r2, [r7, #12]
 800a320:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2220      	movs	r2, #32
 800a326:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a332:	2300      	movs	r3, #0
}
 800a334:	4618      	mov	r0, r3
 800a336:	3710      	adds	r7, #16
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b085      	sub	sp, #20
 800a340:	af00      	add	r7, sp, #0
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	1d3b      	adds	r3, r7, #4
 800a346:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	685b      	ldr	r3, [r3, #4]
 800a350:	f023 0210 	bic.w	r2, r3, #16
 800a354:	893b      	ldrh	r3, [r7, #8]
 800a356:	4619      	mov	r1, r3
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	430a      	orrs	r2, r1
 800a35e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800a36a:	7abb      	ldrb	r3, [r7, #10]
 800a36c:	061a      	lsls	r2, r3, #24
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	430a      	orrs	r2, r1
 800a374:	605a      	str	r2, [r3, #4]
}
 800a376:	bf00      	nop
 800a378:	3714      	adds	r7, #20
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bc80      	pop	{r7}
 800a37e:	4770      	bx	lr

0800a380 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a380:	b480      	push	{r7}
 800a382:	b085      	sub	sp, #20
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d108      	bne.n	800a3a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2201      	movs	r2, #1
 800a394:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a3a0:	e031      	b.n	800a406 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a3a2:	2308      	movs	r3, #8
 800a3a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a3a6:	2308      	movs	r3, #8
 800a3a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	0e5b      	lsrs	r3, r3, #25
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	f003 0307 	and.w	r3, r3, #7
 800a3b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	689b      	ldr	r3, [r3, #8]
 800a3c0:	0f5b      	lsrs	r3, r3, #29
 800a3c2:	b2db      	uxtb	r3, r3
 800a3c4:	f003 0307 	and.w	r3, r3, #7
 800a3c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3ca:	7bbb      	ldrb	r3, [r7, #14]
 800a3cc:	7b3a      	ldrb	r2, [r7, #12]
 800a3ce:	4910      	ldr	r1, [pc, #64]	; (800a410 <UARTEx_SetNbDataToProcess+0x90>)
 800a3d0:	5c8a      	ldrb	r2, [r1, r2]
 800a3d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a3d6:	7b3a      	ldrb	r2, [r7, #12]
 800a3d8:	490e      	ldr	r1, [pc, #56]	; (800a414 <UARTEx_SetNbDataToProcess+0x94>)
 800a3da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a3dc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3e0:	b29a      	uxth	r2, r3
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ea:	7b7a      	ldrb	r2, [r7, #13]
 800a3ec:	4908      	ldr	r1, [pc, #32]	; (800a410 <UARTEx_SetNbDataToProcess+0x90>)
 800a3ee:	5c8a      	ldrb	r2, [r1, r2]
 800a3f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a3f4:	7b7a      	ldrb	r2, [r7, #13]
 800a3f6:	4907      	ldr	r1, [pc, #28]	; (800a414 <UARTEx_SetNbDataToProcess+0x94>)
 800a3f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a3fa:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3fe:	b29a      	uxth	r2, r3
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a406:	bf00      	nop
 800a408:	3714      	adds	r7, #20
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bc80      	pop	{r7}
 800a40e:	4770      	bx	lr
 800a410:	0801e994 	.word	0x0801e994
 800a414:	0801e99c 	.word	0x0801e99c

0800a418 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a41c:	f7f7 fb54 	bl	8001ac8 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a420:	f000 f818 	bl	800a454 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a424:	bf00      	nop
 800a426:	bd80      	pop	{r7, pc}

0800a428 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a428:	b480      	push	{r7}
 800a42a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a42c:	f3bf 8f4f 	dsb	sy
}
 800a430:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a432:	4b06      	ldr	r3, [pc, #24]	; (800a44c <__NVIC_SystemReset+0x24>)
 800a434:	68db      	ldr	r3, [r3, #12]
 800a436:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a43a:	4904      	ldr	r1, [pc, #16]	; (800a44c <__NVIC_SystemReset+0x24>)
 800a43c:	4b04      	ldr	r3, [pc, #16]	; (800a450 <__NVIC_SystemReset+0x28>)
 800a43e:	4313      	orrs	r3, r2
 800a440:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a442:	f3bf 8f4f 	dsb	sy
}
 800a446:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a448:	bf00      	nop
 800a44a:	e7fd      	b.n	800a448 <__NVIC_SystemReset+0x20>
 800a44c:	e000ed00 	.word	0xe000ed00
 800a450:	05fa0004 	.word	0x05fa0004

0800a454 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b086      	sub	sp, #24
 800a458:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a45a:	2300      	movs	r3, #0
 800a45c:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a45e:	2300      	movs	r3, #0
 800a460:	9302      	str	r3, [sp, #8]
 800a462:	2302      	movs	r3, #2
 800a464:	9301      	str	r3, [sp, #4]
 800a466:	2301      	movs	r3, #1
 800a468:	9300      	str	r3, [sp, #0]
 800a46a:	4b5a      	ldr	r3, [pc, #360]	; (800a5d4 <LoRaWAN_Init+0x180>)
 800a46c:	2200      	movs	r2, #0
 800a46e:	2100      	movs	r1, #0
 800a470:	2002      	movs	r0, #2
 800a472:	f012 fdc7 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a476:	2300      	movs	r3, #0
 800a478:	9302      	str	r3, [sp, #8]
 800a47a:	2304      	movs	r3, #4
 800a47c:	9301      	str	r3, [sp, #4]
 800a47e:	2302      	movs	r3, #2
 800a480:	9300      	str	r3, [sp, #0]
 800a482:	4b55      	ldr	r3, [pc, #340]	; (800a5d8 <LoRaWAN_Init+0x184>)
 800a484:	2200      	movs	r2, #0
 800a486:	2100      	movs	r1, #0
 800a488:	2002      	movs	r0, #2
 800a48a:	f012 fdbb 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a48e:	2300      	movs	r3, #0
 800a490:	9302      	str	r3, [sp, #8]
 800a492:	2302      	movs	r3, #2
 800a494:	9301      	str	r3, [sp, #4]
 800a496:	2301      	movs	r3, #1
 800a498:	9300      	str	r3, [sp, #0]
 800a49a:	4b50      	ldr	r3, [pc, #320]	; (800a5dc <LoRaWAN_Init+0x188>)
 800a49c:	2200      	movs	r2, #0
 800a49e:	2100      	movs	r1, #0
 800a4a0:	2002      	movs	r0, #2
 800a4a2:	f012 fdaf 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a4a6:	1d3b      	adds	r3, r7, #4
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	2000      	movs	r0, #0
 800a4ac:	f003 f98a 	bl	800d7c4 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	0e1b      	lsrs	r3, r3, #24
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	0c1b      	lsrs	r3, r3, #16
 800a4bc:	b2db      	uxtb	r3, r3
 800a4be:	4619      	mov	r1, r3
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	0a1b      	lsrs	r3, r3, #8
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	9302      	str	r3, [sp, #8]
 800a4c8:	9101      	str	r1, [sp, #4]
 800a4ca:	9200      	str	r2, [sp, #0]
 800a4cc:	4b44      	ldr	r3, [pc, #272]	; (800a5e0 <LoRaWAN_Init+0x18c>)
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	2002      	movs	r0, #2
 800a4d4:	f012 fd96 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a4d8:	1d3b      	adds	r3, r7, #4
 800a4da:	4619      	mov	r1, r3
 800a4dc:	2001      	movs	r0, #1
 800a4de:	f003 f971 	bl	800d7c4 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	0e1b      	lsrs	r3, r3, #24
 800a4e6:	b2db      	uxtb	r3, r3
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	0c1b      	lsrs	r3, r3, #16
 800a4ee:	b2db      	uxtb	r3, r3
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	0a1b      	lsrs	r3, r3, #8
 800a4f6:	b2db      	uxtb	r3, r3
 800a4f8:	6878      	ldr	r0, [r7, #4]
 800a4fa:	b2c0      	uxtb	r0, r0
 800a4fc:	9003      	str	r0, [sp, #12]
 800a4fe:	9302      	str	r3, [sp, #8]
 800a500:	9101      	str	r1, [sp, #4]
 800a502:	9200      	str	r2, [sp, #0]
 800a504:	4b37      	ldr	r3, [pc, #220]	; (800a5e4 <LoRaWAN_Init+0x190>)
 800a506:	2200      	movs	r2, #0
 800a508:	2100      	movs	r1, #0
 800a50a:	2002      	movs	r0, #2
 800a50c:	f012 fd7a 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a510:	2300      	movs	r3, #0
 800a512:	9300      	str	r3, [sp, #0]
 800a514:	4b34      	ldr	r3, [pc, #208]	; (800a5e8 <LoRaWAN_Init+0x194>)
 800a516:	2200      	movs	r2, #0
 800a518:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a51c:	4833      	ldr	r0, [pc, #204]	; (800a5ec <LoRaWAN_Init+0x198>)
 800a51e:	f012 fac3 	bl	801caa8 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a522:	2300      	movs	r3, #0
 800a524:	9300      	str	r3, [sp, #0]
 800a526:	4b32      	ldr	r3, [pc, #200]	; (800a5f0 <LoRaWAN_Init+0x19c>)
 800a528:	2200      	movs	r2, #0
 800a52a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a52e:	4831      	ldr	r0, [pc, #196]	; (800a5f4 <LoRaWAN_Init+0x1a0>)
 800a530:	f012 faba 	bl	801caa8 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a534:	2300      	movs	r3, #0
 800a536:	9300      	str	r3, [sp, #0]
 800a538:	4b2f      	ldr	r3, [pc, #188]	; (800a5f8 <LoRaWAN_Init+0x1a4>)
 800a53a:	2201      	movs	r2, #1
 800a53c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800a540:	482e      	ldr	r0, [pc, #184]	; (800a5fc <LoRaWAN_Init+0x1a8>)
 800a542:	f012 fab1 	bl	801caa8 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800a546:	2300      	movs	r3, #0
 800a548:	9300      	str	r3, [sp, #0]
 800a54a:	4b2d      	ldr	r3, [pc, #180]	; (800a600 <LoRaWAN_Init+0x1ac>)
 800a54c:	2200      	movs	r2, #0
 800a54e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800a552:	482c      	ldr	r0, [pc, #176]	; (800a604 <LoRaWAN_Init+0x1b0>)
 800a554:	f012 faa8 	bl	801caa8 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a558:	4a2b      	ldr	r2, [pc, #172]	; (800a608 <LoRaWAN_Init+0x1b4>)
 800a55a:	2100      	movs	r1, #0
 800a55c:	2001      	movs	r0, #1
 800a55e:	f012 fa0b 	bl	801c978 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a562:	4a2a      	ldr	r2, [pc, #168]	; (800a60c <LoRaWAN_Init+0x1b8>)
 800a564:	2100      	movs	r1, #0
 800a566:	2002      	movs	r0, #2
 800a568:	f012 fa06 	bl	801c978 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800a56c:	4a28      	ldr	r2, [pc, #160]	; (800a610 <LoRaWAN_Init+0x1bc>)
 800a56e:	2100      	movs	r1, #0
 800a570:	2004      	movs	r0, #4
 800a572:	f012 fa01 	bl	801c978 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800a576:	4a27      	ldr	r2, [pc, #156]	; (800a614 <LoRaWAN_Init+0x1c0>)
 800a578:	2100      	movs	r1, #0
 800a57a:	2008      	movs	r0, #8
 800a57c:	f012 f9fc 	bl	801c978 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a580:	f000 fd3c 	bl	800affc <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800a584:	f04f 7181 	mov.w	r1, #16908288	; 0x1020000
 800a588:	4823      	ldr	r0, [pc, #140]	; (800a618 <LoRaWAN_Init+0x1c4>)
 800a58a:	f002 f9ff 	bl	800c98c <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a58e:	4823      	ldr	r0, [pc, #140]	; (800a61c <LoRaWAN_Init+0x1c8>)
 800a590:	f002 fa5a 	bl	800ca48 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a594:	4819      	ldr	r0, [pc, #100]	; (800a5fc <LoRaWAN_Init+0x1a8>)
 800a596:	f012 fabd 	bl	801cb14 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800a59a:	4b21      	ldr	r3, [pc, #132]	; (800a620 <LoRaWAN_Init+0x1cc>)
 800a59c:	781b      	ldrb	r3, [r3, #0]
 800a59e:	4a21      	ldr	r2, [pc, #132]	; (800a624 <LoRaWAN_Init+0x1d0>)
 800a5a0:	7812      	ldrb	r2, [r2, #0]
 800a5a2:	4611      	mov	r1, r2
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f002 fbc9 	bl	800cd3c <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a5aa:	4b1f      	ldr	r3, [pc, #124]	; (800a628 <LoRaWAN_Init+0x1d4>)
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10b      	bne.n	800a5ca <LoRaWAN_Init+0x176>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a5b2:	4b1e      	ldr	r3, [pc, #120]	; (800a62c <LoRaWAN_Init+0x1d8>)
 800a5b4:	6819      	ldr	r1, [r3, #0]
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	9300      	str	r3, [sp, #0]
 800a5ba:	4b1d      	ldr	r3, [pc, #116]	; (800a630 <LoRaWAN_Init+0x1dc>)
 800a5bc:	2200      	movs	r2, #0
 800a5be:	481d      	ldr	r0, [pc, #116]	; (800a634 <LoRaWAN_Init+0x1e0>)
 800a5c0:	f012 fa72 	bl	801caa8 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800a5c4:	481b      	ldr	r0, [pc, #108]	; (800a634 <LoRaWAN_Init+0x1e0>)
 800a5c6:	f012 faa5 	bl	801cb14 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a5ca:	bf00      	nop
 800a5cc:	3708      	adds	r7, #8
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}
 800a5d2:	bf00      	nop
 800a5d4:	0801df94 	.word	0x0801df94
 800a5d8:	0801dfb8 	.word	0x0801dfb8
 800a5dc:	0801dfdc 	.word	0x0801dfdc
 800a5e0:	0801e000 	.word	0x0801e000
 800a5e4:	0801e024 	.word	0x0801e024
 800a5e8:	0800aaed 	.word	0x0800aaed
 800a5ec:	2000056c 	.word	0x2000056c
 800a5f0:	0800aaff 	.word	0x0800aaff
 800a5f4:	20000584 	.word	0x20000584
 800a5f8:	0800ab11 	.word	0x0800ab11
 800a5fc:	2000059c 	.word	0x2000059c
 800a600:	0800aec5 	.word	0x0800aec5
 800a604:	20000460 	.word	0x20000460
 800a608:	0800ccd1 	.word	0x0800ccd1
 800a60c:	0800a7ad 	.word	0x0800a7ad
 800a610:	0800aee9 	.word	0x0800aee9
 800a614:	0800ae45 	.word	0x0800ae45
 800a618:	20000024 	.word	0x20000024
 800a61c:	20000070 	.word	0x20000070
 800a620:	20000020 	.word	0x20000020
 800a624:	20000021 	.word	0x20000021
 800a628:	20000444 	.word	0x20000444
 800a62c:	20000084 	.word	0x20000084
 800a630:	0800aac9 	.word	0x0800aac9
 800a634:	20000448 	.word	0x20000448

0800a638 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b082      	sub	sp, #8
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	4603      	mov	r3, r0
 800a640:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800a642:	88fb      	ldrh	r3, [r7, #6]
 800a644:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a648:	d104      	bne.n	800a654 <HAL_GPIO_EXTI_Callback+0x1c>
  {
    case  BUT1_Pin:
    	// XXX: always initialized
      if (EventType == TX_ON_EVENT || 1)
      {
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a64a:	2100      	movs	r1, #0
 800a64c:	2002      	movs	r0, #2
 800a64e:	f012 f9b5 	bl	801c9bc <UTIL_SEQ_SetTask>
      }
      break;
 800a652:	e000      	b.n	800a656 <HAL_GPIO_EXTI_Callback+0x1e>
    default:
      break;
 800a654:	bf00      	nop
  }
}
 800a656:	bf00      	nop
 800a658:	3708      	adds	r7, #8
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}
	...

0800a660 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a660:	b5b0      	push	{r4, r5, r7, lr}
 800a662:	b08a      	sub	sp, #40	; 0x28
 800a664:	af06      	add	r7, sp, #24
 800a666:	6078      	str	r0, [r7, #4]
 800a668:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800a66a:	2300      	movs	r3, #0
 800a66c:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	2b00      	cmp	r3, #0
 800a672:	f000 8088 	beq.w	800a786 <OnRxData+0x126>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800a676:	4846      	ldr	r0, [pc, #280]	; (800a790 <OnRxData+0x130>)
 800a678:	f012 fa4c 	bl	801cb14 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d057      	beq.n	800a734 <OnRxData+0xd4>
    {
      if (appData != NULL)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d054      	beq.n	800a734 <OnRxData+0xd4>
      {
        RxPort = appData->Port;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d04d      	beq.n	800a734 <OnRxData+0xd4>
        {
          switch (appData->Port)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	2b02      	cmp	r3, #2
 800a69e:	d021      	beq.n	800a6e4 <OnRxData+0x84>
 800a6a0:	2b03      	cmp	r3, #3
 800a6a2:	d149      	bne.n	800a738 <OnRxData+0xd8>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	785b      	ldrb	r3, [r3, #1]
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d117      	bne.n	800a6dc <OnRxData+0x7c>
              {
                switch (appData->Buffer[0])
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	781b      	ldrb	r3, [r3, #0]
 800a6b2:	2b02      	cmp	r3, #2
 800a6b4:	d00e      	beq.n	800a6d4 <OnRxData+0x74>
 800a6b6:	2b02      	cmp	r3, #2
 800a6b8:	dc12      	bgt.n	800a6e0 <OnRxData+0x80>
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d002      	beq.n	800a6c4 <OnRxData+0x64>
 800a6be:	2b01      	cmp	r3, #1
 800a6c0:	d004      	beq.n	800a6cc <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800a6c2:	e00d      	b.n	800a6e0 <OnRxData+0x80>
                    LmHandlerRequestClass(CLASS_A);
 800a6c4:	2000      	movs	r0, #0
 800a6c6:	f002 fcc5 	bl	800d054 <LmHandlerRequestClass>
                    break;
 800a6ca:	e00a      	b.n	800a6e2 <OnRxData+0x82>
                    LmHandlerRequestClass(CLASS_B);
 800a6cc:	2001      	movs	r0, #1
 800a6ce:	f002 fcc1 	bl	800d054 <LmHandlerRequestClass>
                    break;
 800a6d2:	e006      	b.n	800a6e2 <OnRxData+0x82>
                    LmHandlerRequestClass(CLASS_C);
 800a6d4:	2002      	movs	r0, #2
 800a6d6:	f002 fcbd 	bl	800d054 <LmHandlerRequestClass>
                    break;
 800a6da:	e002      	b.n	800a6e2 <OnRxData+0x82>
                }
              }
 800a6dc:	bf00      	nop
 800a6de:	e02e      	b.n	800a73e <OnRxData+0xde>
                    break;
 800a6e0:	bf00      	nop
              break;
 800a6e2:	e02c      	b.n	800a73e <OnRxData+0xde>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	785b      	ldrb	r3, [r3, #1]
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d127      	bne.n	800a73c <OnRxData+0xdc>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	f003 0301 	and.w	r3, r3, #1
 800a6f6:	b2da      	uxtb	r2, r3
 800a6f8:	4b26      	ldr	r3, [pc, #152]	; (800a794 <OnRxData+0x134>)
 800a6fa:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800a6fc:	4b25      	ldr	r3, [pc, #148]	; (800a794 <OnRxData+0x134>)
 800a6fe:	781b      	ldrb	r3, [r3, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d10b      	bne.n	800a71c <OnRxData+0xbc>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800a704:	4b24      	ldr	r3, [pc, #144]	; (800a798 <OnRxData+0x138>)
 800a706:	2200      	movs	r2, #0
 800a708:	2100      	movs	r1, #0
 800a70a:	2003      	movs	r0, #3
 800a70c:	f012 fc7a 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800a710:	2201      	movs	r2, #1
 800a712:	2120      	movs	r1, #32
 800a714:	4821      	ldr	r0, [pc, #132]	; (800a79c <OnRxData+0x13c>)
 800a716:	f7fa fc9d 	bl	8005054 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800a71a:	e00f      	b.n	800a73c <OnRxData+0xdc>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800a71c:	4b20      	ldr	r3, [pc, #128]	; (800a7a0 <OnRxData+0x140>)
 800a71e:	2200      	movs	r2, #0
 800a720:	2100      	movs	r1, #0
 800a722:	2003      	movs	r0, #3
 800a724:	f012 fc6e 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800a728:	2200      	movs	r2, #0
 800a72a:	2120      	movs	r1, #32
 800a72c:	481b      	ldr	r0, [pc, #108]	; (800a79c <OnRxData+0x13c>)
 800a72e:	f7fa fc91 	bl	8005054 <HAL_GPIO_WritePin>
              break;
 800a732:	e003      	b.n	800a73c <OnRxData+0xdc>

            default:

              break;
          }
        }
 800a734:	bf00      	nop
 800a736:	e002      	b.n	800a73e <OnRxData+0xde>
              break;
 800a738:	bf00      	nop
 800a73a:	e000      	b.n	800a73e <OnRxData+0xde>
              break;
 800a73c:	bf00      	nop
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	7c1b      	ldrb	r3, [r3, #16]
 800a742:	2b05      	cmp	r3, #5
 800a744:	d81f      	bhi.n	800a786 <OnRxData+0x126>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	7bfa      	ldrb	r2, [r7, #15]
 800a74c:	6839      	ldr	r1, [r7, #0]
 800a74e:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800a752:	460c      	mov	r4, r1
 800a754:	6839      	ldr	r1, [r7, #0]
 800a756:	7c09      	ldrb	r1, [r1, #16]
 800a758:	4608      	mov	r0, r1
 800a75a:	4912      	ldr	r1, [pc, #72]	; (800a7a4 <OnRxData+0x144>)
 800a75c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a760:	6838      	ldr	r0, [r7, #0]
 800a762:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800a766:	4605      	mov	r5, r0
 800a768:	6838      	ldr	r0, [r7, #0]
 800a76a:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800a76e:	9005      	str	r0, [sp, #20]
 800a770:	9504      	str	r5, [sp, #16]
 800a772:	9103      	str	r1, [sp, #12]
 800a774:	9402      	str	r4, [sp, #8]
 800a776:	9201      	str	r2, [sp, #4]
 800a778:	9300      	str	r3, [sp, #0]
 800a77a:	4b0b      	ldr	r3, [pc, #44]	; (800a7a8 <OnRxData+0x148>)
 800a77c:	2200      	movs	r2, #0
 800a77e:	2100      	movs	r1, #0
 800a780:	2003      	movs	r0, #3
 800a782:	f012 fc3f 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800a786:	bf00      	nop
 800a788:	3710      	adds	r7, #16
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bdb0      	pop	{r4, r5, r7, pc}
 800a78e:	bf00      	nop
 800a790:	20000584 	.word	0x20000584
 800a794:	2000056a 	.word	0x2000056a
 800a798:	0801e048 	.word	0x0801e048
 800a79c:	48000400 	.word	0x48000400
 800a7a0:	0801e054 	.word	0x0801e054
 800a7a4:	20000008 	.word	0x20000008
 800a7a8:	0801e060 	.word	0x0801e060

0800a7ac <SendTxData>:

static void SendTxData(void)
{
 800a7ac:	b590      	push	{r4, r7, lr}
 800a7ae:	b091      	sub	sp, #68	; 0x44
 800a7b0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800a7b2:	23ff      	movs	r3, #255	; 0xff
 800a7b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t batteryLevel = GetBatteryLevel();
 800a7b8:	f7f7 f9b0 	bl	8001b1c <GetBatteryLevel>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	637b      	str	r3, [r7, #52]	; 0x34

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t pressure = 0;
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	85bb      	strh	r3, [r7, #44]	; 0x2c
  int16_t temperature = 0;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t humidity = 0;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	853b      	strh	r3, [r7, #40]	; 0x28
  uint32_t i = 0;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	633b      	str	r3, [r7, #48]	; 0x30
  int32_t latitude = 0;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	627b      	str	r3, [r7, #36]	; 0x24
  int32_t longitude = 0;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	623b      	str	r3, [r7, #32]
  uint16_t altitudeGps = 0;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	83fb      	strh	r3, [r7, #30]
#endif /* CAYENNE_LPP */

  EnvSensors_Read(&sensor_data);
 800a7e2:	1d3b      	adds	r3, r7, #4
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f7f7 fb59 	bl	8001e9c <EnvSensors_Read>

  APP_LOG(TS_ON, VLEVEL_M, "VDDA: %d\r\n", batteryLevel);
 800a7ea:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800a7ee:	9300      	str	r3, [sp, #0]
 800a7f0:	4b8f      	ldr	r3, [pc, #572]	; (800aa30 <SendTxData+0x284>)
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	2100      	movs	r1, #0
 800a7f6:	2002      	movs	r0, #2
 800a7f8:	f012 fc04 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "temp: %d\r\n", (int16_t)(sensor_data.temperature));
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	4618      	mov	r0, r3
 800a800:	f7f6 f9e0 	bl	8000bc4 <__aeabi_f2iz>
 800a804:	4603      	mov	r3, r0
 800a806:	b21b      	sxth	r3, r3
 800a808:	9300      	str	r3, [sp, #0]
 800a80a:	4b8a      	ldr	r3, [pc, #552]	; (800aa34 <SendTxData+0x288>)
 800a80c:	2201      	movs	r2, #1
 800a80e:	2100      	movs	r1, #0
 800a810:	2002      	movs	r0, #2
 800a812:	f012 fbf7 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>

  AppData.Port = LORAWAN_USER_APP_PORT;
 800a816:	4b88      	ldr	r3, [pc, #544]	; (800aa38 <SendTxData+0x28c>)
 800a818:	2202      	movs	r2, #2
 800a81a:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	4987      	ldr	r1, [pc, #540]	; (800aa3c <SendTxData+0x290>)
 800a820:	4618      	mov	r0, r3
 800a822:	f7f6 f87f 	bl	8000924 <__aeabi_fmul>
 800a826:	4603      	mov	r3, r0
 800a828:	4618      	mov	r0, r3
 800a82a:	f7f6 f9f1 	bl	8000c10 <__aeabi_f2uiz>
 800a82e:	4603      	mov	r3, r0
 800a830:	853b      	strh	r3, [r7, #40]	; 0x28
  temperature = (int16_t)(sensor_data.temperature);
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	4618      	mov	r0, r3
 800a836:	f7f6 f9c5 	bl	8000bc4 <__aeabi_f2iz>
 800a83a:	4603      	mov	r3, r0
 800a83c:	857b      	strh	r3, [r7, #42]	; 0x2a
  pressure = (uint16_t)(sensor_data.pressure * 100 / 10); /* in hPa / 10 */
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	497f      	ldr	r1, [pc, #508]	; (800aa40 <SendTxData+0x294>)
 800a842:	4618      	mov	r0, r3
 800a844:	f7f6 f86e 	bl	8000924 <__aeabi_fmul>
 800a848:	4603      	mov	r3, r0
 800a84a:	497c      	ldr	r1, [pc, #496]	; (800aa3c <SendTxData+0x290>)
 800a84c:	4618      	mov	r0, r3
 800a84e:	f7f6 f91d 	bl	8000a8c <__aeabi_fdiv>
 800a852:	4603      	mov	r3, r0
 800a854:	4618      	mov	r0, r3
 800a856:	f7f6 f9db 	bl	8000c10 <__aeabi_f2uiz>
 800a85a:	4603      	mov	r3, r0
 800a85c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  AppData.Buffer[i++] = AppLedStateOn;
 800a85e:	4b76      	ldr	r3, [pc, #472]	; (800aa38 <SendTxData+0x28c>)
 800a860:	685a      	ldr	r2, [r3, #4]
 800a862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a864:	1c59      	adds	r1, r3, #1
 800a866:	6339      	str	r1, [r7, #48]	; 0x30
 800a868:	4413      	add	r3, r2
 800a86a:	4a76      	ldr	r2, [pc, #472]	; (800aa44 <SendTxData+0x298>)
 800a86c:	7812      	ldrb	r2, [r2, #0]
 800a86e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800a870:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a872:	0a1b      	lsrs	r3, r3, #8
 800a874:	b298      	uxth	r0, r3
 800a876:	4b70      	ldr	r3, [pc, #448]	; (800aa38 <SendTxData+0x28c>)
 800a878:	685a      	ldr	r2, [r3, #4]
 800a87a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a87c:	1c59      	adds	r1, r3, #1
 800a87e:	6339      	str	r1, [r7, #48]	; 0x30
 800a880:	4413      	add	r3, r2
 800a882:	b2c2      	uxtb	r2, r0
 800a884:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800a886:	4b6c      	ldr	r3, [pc, #432]	; (800aa38 <SendTxData+0x28c>)
 800a888:	685a      	ldr	r2, [r3, #4]
 800a88a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a88c:	1c59      	adds	r1, r3, #1
 800a88e:	6339      	str	r1, [r7, #48]	; 0x30
 800a890:	4413      	add	r3, r2
 800a892:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800a894:	b2d2      	uxtb	r2, r2
 800a896:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800a898:	4b67      	ldr	r3, [pc, #412]	; (800aa38 <SendTxData+0x28c>)
 800a89a:	685a      	ldr	r2, [r3, #4]
 800a89c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a89e:	1c59      	adds	r1, r3, #1
 800a8a0:	6339      	str	r1, [r7, #48]	; 0x30
 800a8a2:	4413      	add	r3, r2
 800a8a4:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800a8a6:	b2d2      	uxtb	r2, r2
 800a8a8:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800a8aa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a8ac:	0a1b      	lsrs	r3, r3, #8
 800a8ae:	b298      	uxth	r0, r3
 800a8b0:	4b61      	ldr	r3, [pc, #388]	; (800aa38 <SendTxData+0x28c>)
 800a8b2:	685a      	ldr	r2, [r3, #4]
 800a8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b6:	1c59      	adds	r1, r3, #1
 800a8b8:	6339      	str	r1, [r7, #48]	; 0x30
 800a8ba:	4413      	add	r3, r2
 800a8bc:	b2c2      	uxtb	r2, r0
 800a8be:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800a8c0:	4b5d      	ldr	r3, [pc, #372]	; (800aa38 <SendTxData+0x28c>)
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c6:	1c59      	adds	r1, r3, #1
 800a8c8:	6339      	str	r1, [r7, #48]	; 0x30
 800a8ca:	4413      	add	r3, r2
 800a8cc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800a8ce:	b2d2      	uxtb	r2, r2
 800a8d0:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800a8d2:	4b5d      	ldr	r3, [pc, #372]	; (800aa48 <SendTxData+0x29c>)
 800a8d4:	781b      	ldrb	r3, [r3, #0]
 800a8d6:	2b08      	cmp	r3, #8
 800a8d8:	d007      	beq.n	800a8ea <SendTxData+0x13e>
 800a8da:	4b5b      	ldr	r3, [pc, #364]	; (800aa48 <SendTxData+0x29c>)
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d003      	beq.n	800a8ea <SendTxData+0x13e>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800a8e2:	4b59      	ldr	r3, [pc, #356]	; (800aa48 <SendTxData+0x29c>)
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d120      	bne.n	800a92c <SendTxData+0x180>
  {
    AppData.Buffer[i++] = 0;
 800a8ea:	4b53      	ldr	r3, [pc, #332]	; (800aa38 <SendTxData+0x28c>)
 800a8ec:	685a      	ldr	r2, [r3, #4]
 800a8ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8f0:	1c59      	adds	r1, r3, #1
 800a8f2:	6339      	str	r1, [r7, #48]	; 0x30
 800a8f4:	4413      	add	r3, r2
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a8fa:	4b4f      	ldr	r3, [pc, #316]	; (800aa38 <SendTxData+0x28c>)
 800a8fc:	685a      	ldr	r2, [r3, #4]
 800a8fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a900:	1c59      	adds	r1, r3, #1
 800a902:	6339      	str	r1, [r7, #48]	; 0x30
 800a904:	4413      	add	r3, r2
 800a906:	2200      	movs	r2, #0
 800a908:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a90a:	4b4b      	ldr	r3, [pc, #300]	; (800aa38 <SendTxData+0x28c>)
 800a90c:	685a      	ldr	r2, [r3, #4]
 800a90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a910:	1c59      	adds	r1, r3, #1
 800a912:	6339      	str	r1, [r7, #48]	; 0x30
 800a914:	4413      	add	r3, r2
 800a916:	2200      	movs	r2, #0
 800a918:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a91a:	4b47      	ldr	r3, [pc, #284]	; (800aa38 <SendTxData+0x28c>)
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a920:	1c59      	adds	r1, r3, #1
 800a922:	6339      	str	r1, [r7, #48]	; 0x30
 800a924:	4413      	add	r3, r2
 800a926:	2200      	movs	r2, #0
 800a928:	701a      	strb	r2, [r3, #0]
 800a92a:	e05b      	b.n	800a9e4 <SendTxData+0x238>
  }
  else
  {
    latitude = sensor_data.latitude;
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	627b      	str	r3, [r7, #36]	; 0x24
    longitude = sensor_data.longitude;
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	623b      	str	r3, [r7, #32]

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800a934:	4b40      	ldr	r3, [pc, #256]	; (800aa38 <SendTxData+0x28c>)
 800a936:	685a      	ldr	r2, [r3, #4]
 800a938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a93a:	1c59      	adds	r1, r3, #1
 800a93c:	6339      	str	r1, [r7, #48]	; 0x30
 800a93e:	18d4      	adds	r4, r2, r3
 800a940:	f7f7 f8ec 	bl	8001b1c <GetBatteryLevel>
 800a944:	4603      	mov	r3, r0
 800a946:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800a948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94a:	1418      	asrs	r0, r3, #16
 800a94c:	4b3a      	ldr	r3, [pc, #232]	; (800aa38 <SendTxData+0x28c>)
 800a94e:	685a      	ldr	r2, [r3, #4]
 800a950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a952:	1c59      	adds	r1, r3, #1
 800a954:	6339      	str	r1, [r7, #48]	; 0x30
 800a956:	4413      	add	r3, r2
 800a958:	b2c2      	uxtb	r2, r0
 800a95a:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800a95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a95e:	1218      	asrs	r0, r3, #8
 800a960:	4b35      	ldr	r3, [pc, #212]	; (800aa38 <SendTxData+0x28c>)
 800a962:	685a      	ldr	r2, [r3, #4]
 800a964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a966:	1c59      	adds	r1, r3, #1
 800a968:	6339      	str	r1, [r7, #48]	; 0x30
 800a96a:	4413      	add	r3, r2
 800a96c:	b2c2      	uxtb	r2, r0
 800a96e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800a970:	4b31      	ldr	r3, [pc, #196]	; (800aa38 <SendTxData+0x28c>)
 800a972:	685a      	ldr	r2, [r3, #4]
 800a974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a976:	1c59      	adds	r1, r3, #1
 800a978:	6339      	str	r1, [r7, #48]	; 0x30
 800a97a:	4413      	add	r3, r2
 800a97c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a97e:	b2d2      	uxtb	r2, r2
 800a980:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800a982:	6a3b      	ldr	r3, [r7, #32]
 800a984:	1418      	asrs	r0, r3, #16
 800a986:	4b2c      	ldr	r3, [pc, #176]	; (800aa38 <SendTxData+0x28c>)
 800a988:	685a      	ldr	r2, [r3, #4]
 800a98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a98c:	1c59      	adds	r1, r3, #1
 800a98e:	6339      	str	r1, [r7, #48]	; 0x30
 800a990:	4413      	add	r3, r2
 800a992:	b2c2      	uxtb	r2, r0
 800a994:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800a996:	6a3b      	ldr	r3, [r7, #32]
 800a998:	1218      	asrs	r0, r3, #8
 800a99a:	4b27      	ldr	r3, [pc, #156]	; (800aa38 <SendTxData+0x28c>)
 800a99c:	685a      	ldr	r2, [r3, #4]
 800a99e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9a0:	1c59      	adds	r1, r3, #1
 800a9a2:	6339      	str	r1, [r7, #48]	; 0x30
 800a9a4:	4413      	add	r3, r2
 800a9a6:	b2c2      	uxtb	r2, r0
 800a9a8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800a9aa:	4b23      	ldr	r3, [pc, #140]	; (800aa38 <SendTxData+0x28c>)
 800a9ac:	685a      	ldr	r2, [r3, #4]
 800a9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b0:	1c59      	adds	r1, r3, #1
 800a9b2:	6339      	str	r1, [r7, #48]	; 0x30
 800a9b4:	4413      	add	r3, r2
 800a9b6:	6a3a      	ldr	r2, [r7, #32]
 800a9b8:	b2d2      	uxtb	r2, r2
 800a9ba:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800a9bc:	8bfb      	ldrh	r3, [r7, #30]
 800a9be:	0a1b      	lsrs	r3, r3, #8
 800a9c0:	b298      	uxth	r0, r3
 800a9c2:	4b1d      	ldr	r3, [pc, #116]	; (800aa38 <SendTxData+0x28c>)
 800a9c4:	685a      	ldr	r2, [r3, #4]
 800a9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9c8:	1c59      	adds	r1, r3, #1
 800a9ca:	6339      	str	r1, [r7, #48]	; 0x30
 800a9cc:	4413      	add	r3, r2
 800a9ce:	b2c2      	uxtb	r2, r0
 800a9d0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800a9d2:	4b19      	ldr	r3, [pc, #100]	; (800aa38 <SendTxData+0x28c>)
 800a9d4:	685a      	ldr	r2, [r3, #4]
 800a9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9d8:	1c59      	adds	r1, r3, #1
 800a9da:	6339      	str	r1, [r7, #48]	; 0x30
 800a9dc:	4413      	add	r3, r2
 800a9de:	8bfa      	ldrh	r2, [r7, #30]
 800a9e0:	b2d2      	uxtb	r2, r2
 800a9e2:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800a9e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e6:	b2da      	uxtb	r2, r3
 800a9e8:	4b13      	ldr	r3, [pc, #76]	; (800aa38 <SendTxData+0x28c>)
 800a9ea:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800a9ec:	4b17      	ldr	r3, [pc, #92]	; (800aa4c <SendTxData+0x2a0>)
 800a9ee:	7a5b      	ldrb	r3, [r3, #9]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d007      	beq.n	800aa04 <SendTxData+0x258>
 800a9f4:	f002 fa24 	bl	800ce40 <LmHandlerJoinStatus>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2b01      	cmp	r3, #1
 800a9fc:	d102      	bne.n	800aa04 <SendTxData+0x258>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800a9fe:	4813      	ldr	r0, [pc, #76]	; (800aa4c <SendTxData+0x2a0>)
 800aa00:	f012 f8f6 	bl	801cbf0 <UTIL_TIMER_Stop>
#if 0   // XXX:
    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800aa04:	4b10      	ldr	r3, [pc, #64]	; (800aa48 <SendTxData+0x29c>)
 800aa06:	78db      	ldrb	r3, [r3, #3]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	4619      	mov	r1, r3
 800aa0c:	480a      	ldr	r0, [pc, #40]	; (800aa38 <SendTxData+0x28c>)
 800aa0e:	f002 fa33 	bl	800ce78 <LmHandlerSend>
 800aa12:	4603      	mov	r3, r0
 800aa14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (LORAMAC_HANDLER_SUCCESS == status)
 800aa18:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d119      	bne.n	800aa54 <SendTxData+0x2a8>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800aa20:	4b0b      	ldr	r3, [pc, #44]	; (800aa50 <SendTxData+0x2a4>)
 800aa22:	2201      	movs	r2, #1
 800aa24:	2100      	movs	r1, #0
 800aa26:	2001      	movs	r0, #1
 800aa28:	f012 faec 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800aa2c:	e029      	b.n	800aa82 <SendTxData+0x2d6>
 800aa2e:	bf00      	nop
 800aa30:	0801e0a8 	.word	0x0801e0a8
 800aa34:	0801e0b4 	.word	0x0801e0b4
 800aa38:	20000088 	.word	0x20000088
 800aa3c:	41200000 	.word	0x41200000
 800aa40:	42c80000 	.word	0x42c80000
 800aa44:	2000056a 	.word	0x2000056a
 800aa48:	20000070 	.word	0x20000070
 800aa4c:	2000059c 	.word	0x2000059c
 800aa50:	0801e0c0 	.word	0x0801e0c0
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800aa54:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800aa58:	f113 0f06 	cmn.w	r3, #6
 800aa5c:	d111      	bne.n	800aa82 <SendTxData+0x2d6>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800aa5e:	f002 f963 	bl	800cd28 <LmHandlerGetDutyCycleWaitTime>
 800aa62:	6378      	str	r0, [r7, #52]	; 0x34
    if (nextTxIn > 0)
 800aa64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d00b      	beq.n	800aa82 <SendTxData+0x2d6>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800aa6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa6c:	4a11      	ldr	r2, [pc, #68]	; (800aab4 <SendTxData+0x308>)
 800aa6e:	fba2 2303 	umull	r2, r3, r2, r3
 800aa72:	099b      	lsrs	r3, r3, #6
 800aa74:	9300      	str	r3, [sp, #0]
 800aa76:	4b10      	ldr	r3, [pc, #64]	; (800aab8 <SendTxData+0x30c>)
 800aa78:	2201      	movs	r2, #1
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	2001      	movs	r0, #1
 800aa7e:	f012 fac1 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800aa82:	4b0e      	ldr	r3, [pc, #56]	; (800aabc <SendTxData+0x310>)
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d10f      	bne.n	800aaaa <SendTxData+0x2fe>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800aa8a:	480d      	ldr	r0, [pc, #52]	; (800aac0 <SendTxData+0x314>)
 800aa8c:	f012 f8b0 	bl	801cbf0 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800aa90:	4b0c      	ldr	r3, [pc, #48]	; (800aac4 <SendTxData+0x318>)
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa96:	4293      	cmp	r3, r2
 800aa98:	bf38      	it	cc
 800aa9a:	4613      	movcc	r3, r2
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	4808      	ldr	r0, [pc, #32]	; (800aac0 <SendTxData+0x314>)
 800aaa0:	f012 f916 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800aaa4:	4806      	ldr	r0, [pc, #24]	; (800aac0 <SendTxData+0x314>)
 800aaa6:	f012 f835 	bl	801cb14 <UTIL_TIMER_Start>
  }

  /* USER CODE END SendTxData_1 */
}
 800aaaa:	bf00      	nop
 800aaac:	373c      	adds	r7, #60	; 0x3c
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd90      	pop	{r4, r7, pc}
 800aab2:	bf00      	nop
 800aab4:	10624dd3 	.word	0x10624dd3
 800aab8:	0801e0d0 	.word	0x0801e0d0
 800aabc:	20000444 	.word	0x20000444
 800aac0:	20000448 	.word	0x20000448
 800aac4:	20000084 	.word	0x20000084

0800aac8 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b082      	sub	sp, #8
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800aad0:	2100      	movs	r1, #0
 800aad2:	2002      	movs	r0, #2
 800aad4:	f011 ff72 	bl	801c9bc <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800aad8:	4803      	ldr	r0, [pc, #12]	; (800aae8 <OnTxTimerEvent+0x20>)
 800aada:	f012 f81b 	bl	801cb14 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800aade:	bf00      	nop
 800aae0:	3708      	adds	r7, #8
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}
 800aae6:	bf00      	nop
 800aae8:	20000448 	.word	0x20000448

0800aaec <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800aaf4:	bf00      	nop
 800aaf6:	370c      	adds	r7, #12
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bc80      	pop	{r7}
 800aafc:	4770      	bx	lr

0800aafe <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800aafe:	b480      	push	{r7}
 800ab00:	b083      	sub	sp, #12
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800ab06:	bf00      	nop
 800ab08:	370c      	adds	r7, #12
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bc80      	pop	{r7}
 800ab0e:	4770      	bx	lr

0800ab10 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b083      	sub	sp, #12
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800ab18:	bf00      	nop
 800ab1a:	370c      	adds	r7, #12
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bc80      	pop	{r7}
 800ab20:	4770      	bx	lr
	...

0800ab24 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b086      	sub	sp, #24
 800ab28:	af04      	add	r7, sp, #16
 800ab2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d041      	beq.n	800abb6 <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d03d      	beq.n	800abb6 <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800ab3a:	4821      	ldr	r0, [pc, #132]	; (800abc0 <OnTxData+0x9c>)
 800ab3c:	f011 ffea 	bl	801cb14 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800ab40:	4b20      	ldr	r3, [pc, #128]	; (800abc4 <OnTxData+0xa0>)
 800ab42:	2200      	movs	r2, #0
 800ab44:	2100      	movs	r1, #0
 800ab46:	2002      	movs	r0, #2
 800ab48:	f012 fa5c 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	68db      	ldr	r3, [r3, #12]
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	7c12      	ldrb	r2, [r2, #16]
 800ab54:	4611      	mov	r1, r2
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800ab5c:	4610      	mov	r0, r2
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800ab64:	9203      	str	r2, [sp, #12]
 800ab66:	9002      	str	r0, [sp, #8]
 800ab68:	9101      	str	r1, [sp, #4]
 800ab6a:	9300      	str	r3, [sp, #0]
 800ab6c:	4b16      	ldr	r3, [pc, #88]	; (800abc8 <OnTxData+0xa4>)
 800ab6e:	2200      	movs	r2, #0
 800ab70:	2100      	movs	r1, #0
 800ab72:	2003      	movs	r0, #3
 800ab74:	f012 fa46 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800ab78:	4b14      	ldr	r3, [pc, #80]	; (800abcc <OnTxData+0xa8>)
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	2100      	movs	r1, #0
 800ab7e:	2003      	movs	r0, #3
 800ab80:	f012 fa40 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	7a1b      	ldrb	r3, [r3, #8]
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d10e      	bne.n	800abaa <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	7a5b      	ldrb	r3, [r3, #9]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <OnTxData+0x74>
 800ab94:	4b0e      	ldr	r3, [pc, #56]	; (800abd0 <OnTxData+0xac>)
 800ab96:	e000      	b.n	800ab9a <OnTxData+0x76>
 800ab98:	4b0e      	ldr	r3, [pc, #56]	; (800abd4 <OnTxData+0xb0>)
 800ab9a:	9300      	str	r3, [sp, #0]
 800ab9c:	4b0e      	ldr	r3, [pc, #56]	; (800abd8 <OnTxData+0xb4>)
 800ab9e:	2200      	movs	r2, #0
 800aba0:	2100      	movs	r1, #0
 800aba2:	2003      	movs	r0, #3
 800aba4:	f012 fa2e 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800aba8:	e005      	b.n	800abb6 <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800abaa:	4b0c      	ldr	r3, [pc, #48]	; (800abdc <OnTxData+0xb8>)
 800abac:	2200      	movs	r2, #0
 800abae:	2100      	movs	r1, #0
 800abb0:	2003      	movs	r0, #3
 800abb2:	f012 fa27 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800abb6:	bf00      	nop
 800abb8:	3708      	adds	r7, #8
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	2000056c 	.word	0x2000056c
 800abc4:	0801e0f0 	.word	0x0801e0f0
 800abc8:	0801e124 	.word	0x0801e124
 800abcc:	0801e158 	.word	0x0801e158
 800abd0:	0801e168 	.word	0x0801e168
 800abd4:	0801e16c 	.word	0x0801e16c
 800abd8:	0801e174 	.word	0x0801e174
 800abdc:	0801e188 	.word	0x0801e188

0800abe0 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b082      	sub	sp, #8
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d039      	beq.n	800ac62 <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d11e      	bne.n	800ac36 <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800abf8:	2100      	movs	r1, #0
 800abfa:	2004      	movs	r0, #4
 800abfc:	f011 fede 	bl	801c9bc <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800ac00:	481a      	ldr	r0, [pc, #104]	; (800ac6c <OnJoinRequest+0x8c>)
 800ac02:	f011 fff5 	bl	801cbf0 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800ac06:	4b1a      	ldr	r3, [pc, #104]	; (800ac70 <OnJoinRequest+0x90>)
 800ac08:	2200      	movs	r2, #0
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	2002      	movs	r0, #2
 800ac0e:	f012 f9f9 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	799b      	ldrb	r3, [r3, #6]
 800ac16:	2b01      	cmp	r3, #1
 800ac18:	d106      	bne.n	800ac28 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800ac1a:	4b16      	ldr	r3, [pc, #88]	; (800ac74 <OnJoinRequest+0x94>)
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	2100      	movs	r1, #0
 800ac20:	2002      	movs	r0, #2
 800ac22:	f012 f9ef 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800ac26:	e01c      	b.n	800ac62 <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800ac28:	4b13      	ldr	r3, [pc, #76]	; (800ac78 <OnJoinRequest+0x98>)
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	2002      	movs	r0, #2
 800ac30:	f012 f9e8 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800ac34:	e015      	b.n	800ac62 <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800ac36:	4b11      	ldr	r3, [pc, #68]	; (800ac7c <OnJoinRequest+0x9c>)
 800ac38:	2200      	movs	r2, #0
 800ac3a:	2100      	movs	r1, #0
 800ac3c:	2002      	movs	r0, #2
 800ac3e:	f012 f9e1 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	799b      	ldrb	r3, [r3, #6]
 800ac46:	2b02      	cmp	r3, #2
 800ac48:	d10b      	bne.n	800ac62 <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800ac4a:	4b0d      	ldr	r3, [pc, #52]	; (800ac80 <OnJoinRequest+0xa0>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	2100      	movs	r1, #0
 800ac50:	2002      	movs	r0, #2
 800ac52:	f012 f9d7 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800ac56:	4b0b      	ldr	r3, [pc, #44]	; (800ac84 <OnJoinRequest+0xa4>)
 800ac58:	781b      	ldrb	r3, [r3, #0]
 800ac5a:	2101      	movs	r1, #1
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	f002 f86d 	bl	800cd3c <LmHandlerJoin>
}
 800ac62:	bf00      	nop
 800ac64:	3708      	adds	r7, #8
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	2000059c 	.word	0x2000059c
 800ac70:	0801e198 	.word	0x0801e198
 800ac74:	0801e1b0 	.word	0x0801e1b0
 800ac78:	0801e1d0 	.word	0x0801e1d0
 800ac7c:	0801e1f0 	.word	0x0801e1f0
 800ac80:	0801e20c 	.word	0x0801e20c
 800ac84:	20000020 	.word	0x20000020

0800ac88 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800ac88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac8a:	b093      	sub	sp, #76	; 0x4c
 800ac8c:	af0c      	add	r7, sp, #48	; 0x30
 800ac8e:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d056      	beq.n	800ad44 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	785b      	ldrb	r3, [r3, #1]
 800ac9a:	2b02      	cmp	r3, #2
 800ac9c:	d008      	beq.n	800acb0 <OnBeaconStatusChange+0x28>
 800ac9e:	2b03      	cmp	r3, #3
 800aca0:	d049      	beq.n	800ad36 <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800aca2:	4b2b      	ldr	r3, [pc, #172]	; (800ad50 <OnBeaconStatusChange+0xc8>)
 800aca4:	2200      	movs	r2, #0
 800aca6:	2100      	movs	r1, #0
 800aca8:	2002      	movs	r0, #2
 800acaa:	f012 f9ab 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800acae:	e04a      	b.n	800ad46 <OnBeaconStatusChange+0xbe>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	7c1b      	ldrb	r3, [r3, #16]
 800acb4:	4618      	mov	r0, r3
 800acb6:	697b      	ldr	r3, [r7, #20]
 800acb8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800acbc:	461c      	mov	r4, r3
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800acc4:	461d      	mov	r5, r3
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	68db      	ldr	r3, [r3, #12]
 800acca:	697a      	ldr	r2, [r7, #20]
 800accc:	6852      	ldr	r2, [r2, #4]
 800acce:	6979      	ldr	r1, [r7, #20]
 800acd0:	7d89      	ldrb	r1, [r1, #22]
 800acd2:	460e      	mov	r6, r1
 800acd4:	6979      	ldr	r1, [r7, #20]
 800acd6:	7dc9      	ldrb	r1, [r1, #23]
 800acd8:	6139      	str	r1, [r7, #16]
 800acda:	6979      	ldr	r1, [r7, #20]
 800acdc:	7e09      	ldrb	r1, [r1, #24]
 800acde:	60f9      	str	r1, [r7, #12]
 800ace0:	6979      	ldr	r1, [r7, #20]
 800ace2:	7e49      	ldrb	r1, [r1, #25]
 800ace4:	60b9      	str	r1, [r7, #8]
 800ace6:	6979      	ldr	r1, [r7, #20]
 800ace8:	7e89      	ldrb	r1, [r1, #26]
 800acea:	6079      	str	r1, [r7, #4]
 800acec:	6979      	ldr	r1, [r7, #20]
 800acee:	7ec9      	ldrb	r1, [r1, #27]
 800acf0:	6039      	str	r1, [r7, #0]
 800acf2:	6979      	ldr	r1, [r7, #20]
 800acf4:	7f09      	ldrb	r1, [r1, #28]
 800acf6:	910b      	str	r1, [sp, #44]	; 0x2c
 800acf8:	f8d7 c000 	ldr.w	ip, [r7]
 800acfc:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 800ad00:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800ad04:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800ad08:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800ad0c:	f8cd c020 	str.w	ip, [sp, #32]
 800ad10:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800ad14:	f8cd c01c 	str.w	ip, [sp, #28]
 800ad18:	6939      	ldr	r1, [r7, #16]
 800ad1a:	9106      	str	r1, [sp, #24]
 800ad1c:	9605      	str	r6, [sp, #20]
 800ad1e:	9204      	str	r2, [sp, #16]
 800ad20:	9303      	str	r3, [sp, #12]
 800ad22:	9502      	str	r5, [sp, #8]
 800ad24:	9401      	str	r4, [sp, #4]
 800ad26:	9000      	str	r0, [sp, #0]
 800ad28:	4b0a      	ldr	r3, [pc, #40]	; (800ad54 <OnBeaconStatusChange+0xcc>)
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	2100      	movs	r1, #0
 800ad2e:	2002      	movs	r0, #2
 800ad30:	f012 f968 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800ad34:	e007      	b.n	800ad46 <OnBeaconStatusChange+0xbe>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800ad36:	4b08      	ldr	r3, [pc, #32]	; (800ad58 <OnBeaconStatusChange+0xd0>)
 800ad38:	2200      	movs	r2, #0
 800ad3a:	2100      	movs	r1, #0
 800ad3c:	2002      	movs	r0, #2
 800ad3e:	f012 f961 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800ad42:	e000      	b.n	800ad46 <OnBeaconStatusChange+0xbe>
      }
    }
  }
 800ad44:	bf00      	nop
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800ad46:	bf00      	nop
 800ad48:	371c      	adds	r7, #28
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	0801e230 	.word	0x0801e230
 800ad54:	0801e248 	.word	0x0801e248
 800ad58:	0801e2bc 	.word	0x0801e2bc

0800ad5c <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b084      	sub	sp, #16
 800ad60:	af02      	add	r7, sp, #8
 800ad62:	4603      	mov	r3, r0
 800ad64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800ad66:	79fb      	ldrb	r3, [r7, #7]
 800ad68:	4a06      	ldr	r2, [pc, #24]	; (800ad84 <OnClassChange+0x28>)
 800ad6a:	5cd3      	ldrb	r3, [r2, r3]
 800ad6c:	9300      	str	r3, [sp, #0]
 800ad6e:	4b06      	ldr	r3, [pc, #24]	; (800ad88 <OnClassChange+0x2c>)
 800ad70:	2200      	movs	r2, #0
 800ad72:	2100      	movs	r1, #0
 800ad74:	2002      	movs	r0, #2
 800ad76:	f012 f945 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800ad7a:	bf00      	nop
 800ad7c:	3708      	adds	r7, #8
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	0801e2f8 	.word	0x0801e2f8
 800ad88:	0801e2dc 	.word	0x0801e2dc

0800ad8c <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800ad90:	2100      	movs	r1, #0
 800ad92:	2001      	movs	r0, #1
 800ad94:	f011 fe12 	bl	801c9bc <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800ad98:	bf00      	nop
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800ada4:	4a0d      	ldr	r2, [pc, #52]	; (800addc <OnTxPeriodicityChanged+0x40>)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800adaa:	4b0c      	ldr	r3, [pc, #48]	; (800addc <OnTxPeriodicityChanged+0x40>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d103      	bne.n	800adba <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800adb2:	4b0a      	ldr	r3, [pc, #40]	; (800addc <OnTxPeriodicityChanged+0x40>)
 800adb4:	f242 7210 	movw	r2, #10000	; 0x2710
 800adb8:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800adba:	4809      	ldr	r0, [pc, #36]	; (800ade0 <OnTxPeriodicityChanged+0x44>)
 800adbc:	f011 ff18 	bl	801cbf0 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800adc0:	4b06      	ldr	r3, [pc, #24]	; (800addc <OnTxPeriodicityChanged+0x40>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4619      	mov	r1, r3
 800adc6:	4806      	ldr	r0, [pc, #24]	; (800ade0 <OnTxPeriodicityChanged+0x44>)
 800adc8:	f011 ff82 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800adcc:	4804      	ldr	r0, [pc, #16]	; (800ade0 <OnTxPeriodicityChanged+0x44>)
 800adce:	f011 fea1 	bl	801cb14 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800add2:	bf00      	nop
 800add4:	3708      	adds	r7, #8
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	20000084 	.word	0x20000084
 800ade0:	20000448 	.word	0x20000448

0800ade4 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	4603      	mov	r3, r0
 800adec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800adee:	4a04      	ldr	r2, [pc, #16]	; (800ae00 <OnTxFrameCtrlChanged+0x1c>)
 800adf0:	79fb      	ldrb	r3, [r7, #7]
 800adf2:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800adf4:	bf00      	nop
 800adf6:	370c      	adds	r7, #12
 800adf8:	46bd      	mov	sp, r7
 800adfa:	bc80      	pop	{r7}
 800adfc:	4770      	bx	lr
 800adfe:	bf00      	nop
 800ae00:	20000070 	.word	0x20000070

0800ae04 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b083      	sub	sp, #12
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800ae0e:	4a04      	ldr	r2, [pc, #16]	; (800ae20 <OnPingSlotPeriodicityChanged+0x1c>)
 800ae10:	79fb      	ldrb	r3, [r7, #7]
 800ae12:	7313      	strb	r3, [r2, #12]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800ae14:	bf00      	nop
 800ae16:	370c      	adds	r7, #12
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bc80      	pop	{r7}
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	20000070 	.word	0x20000070

0800ae24 <OnSystemReset>:

static void OnSystemReset(void)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800ae28:	f002 fcfd 	bl	800d826 <LmHandlerHalt>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d106      	bne.n	800ae40 <OnSystemReset+0x1c>
 800ae32:	f002 f805 	bl	800ce40 <LmHandlerJoinStatus>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d101      	bne.n	800ae40 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800ae3c:	f7ff faf4 	bl	800a428 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800ae40:	bf00      	nop
 800ae42:	bd80      	pop	{r7, pc}

0800ae44 <StopJoin>:

static void StopJoin(void)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800ae48:	4817      	ldr	r0, [pc, #92]	; (800aea8 <StopJoin+0x64>)
 800ae4a:	f011 fed1 	bl	801cbf0 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800ae4e:	f002 fcdd 	bl	800d80c <LmHandlerStop>
 800ae52:	4603      	mov	r3, r0
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d006      	beq.n	800ae66 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800ae58:	4b14      	ldr	r3, [pc, #80]	; (800aeac <StopJoin+0x68>)
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	2002      	movs	r0, #2
 800ae60:	f012 f8d0 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800ae64:	e01a      	b.n	800ae9c <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800ae66:	4b12      	ldr	r3, [pc, #72]	; (800aeb0 <StopJoin+0x6c>)
 800ae68:	2200      	movs	r2, #0
 800ae6a:	2100      	movs	r1, #0
 800ae6c:	2002      	movs	r0, #2
 800ae6e:	f012 f8c9 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800ae72:	4b10      	ldr	r3, [pc, #64]	; (800aeb4 <StopJoin+0x70>)
 800ae74:	2201      	movs	r2, #1
 800ae76:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800ae78:	4b0f      	ldr	r3, [pc, #60]	; (800aeb8 <StopJoin+0x74>)
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	2002      	movs	r0, #2
 800ae80:	f012 f8c0 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800ae84:	480d      	ldr	r0, [pc, #52]	; (800aebc <StopJoin+0x78>)
 800ae86:	f001 fddf 	bl	800ca48 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800ae8a:	4b0a      	ldr	r3, [pc, #40]	; (800aeb4 <StopJoin+0x70>)
 800ae8c:	781b      	ldrb	r3, [r3, #0]
 800ae8e:	2101      	movs	r1, #1
 800ae90:	4618      	mov	r0, r3
 800ae92:	f001 ff53 	bl	800cd3c <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800ae96:	4804      	ldr	r0, [pc, #16]	; (800aea8 <StopJoin+0x64>)
 800ae98:	f011 fe3c 	bl	801cb14 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800ae9c:	4808      	ldr	r0, [pc, #32]	; (800aec0 <StopJoin+0x7c>)
 800ae9e:	f011 fe39 	bl	801cb14 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800aea2:	bf00      	nop
 800aea4:	bd80      	pop	{r7, pc}
 800aea6:	bf00      	nop
 800aea8:	20000448 	.word	0x20000448
 800aeac:	0801e2fc 	.word	0x0801e2fc
 800aeb0:	0801e31c 	.word	0x0801e31c
 800aeb4:	20000020 	.word	0x20000020
 800aeb8:	0801e330 	.word	0x0801e330
 800aebc:	20000070 	.word	0x20000070
 800aec0:	20000460 	.word	0x20000460

0800aec4 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b082      	sub	sp, #8
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800aecc:	4b05      	ldr	r3, [pc, #20]	; (800aee4 <OnStopJoinTimerEvent+0x20>)
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	2b02      	cmp	r3, #2
 800aed2:	d103      	bne.n	800aedc <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800aed4:	2100      	movs	r1, #0
 800aed6:	2008      	movs	r0, #8
 800aed8:	f011 fd70 	bl	801c9bc <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800aedc:	bf00      	nop
 800aede:	3708      	adds	r7, #8
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	20000020 	.word	0x20000020

0800aee8 <StoreContext>:

static void StoreContext(void)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800aeee:	23ff      	movs	r3, #255	; 0xff
 800aef0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800aef2:	f002 fca5 	bl	800d840 <LmHandlerNvmDataStore>
 800aef6:	4603      	mov	r3, r0
 800aef8:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800aefa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aefe:	f113 0f08 	cmn.w	r3, #8
 800af02:	d106      	bne.n	800af12 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800af04:	4b0a      	ldr	r3, [pc, #40]	; (800af30 <StoreContext+0x48>)
 800af06:	2200      	movs	r2, #0
 800af08:	2100      	movs	r1, #0
 800af0a:	2002      	movs	r0, #2
 800af0c:	f012 f87a 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800af10:	e00a      	b.n	800af28 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800af12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af1a:	d105      	bne.n	800af28 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800af1c:	4b05      	ldr	r3, [pc, #20]	; (800af34 <StoreContext+0x4c>)
 800af1e:	2200      	movs	r2, #0
 800af20:	2100      	movs	r1, #0
 800af22:	2002      	movs	r0, #2
 800af24:	f012 f86e 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800af28:	bf00      	nop
 800af2a:	3708      	adds	r7, #8
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	0801e350 	.word	0x0801e350
 800af34:	0801e368 	.word	0x0801e368

0800af38 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b082      	sub	sp, #8
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	4603      	mov	r3, r0
 800af40:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800af42:	79fb      	ldrb	r3, [r7, #7]
 800af44:	2b01      	cmp	r3, #1
 800af46:	d106      	bne.n	800af56 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800af48:	4b08      	ldr	r3, [pc, #32]	; (800af6c <OnNvmDataChange+0x34>)
 800af4a:	2200      	movs	r2, #0
 800af4c:	2100      	movs	r1, #0
 800af4e:	2002      	movs	r0, #2
 800af50:	f012 f858 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800af54:	e005      	b.n	800af62 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800af56:	4b06      	ldr	r3, [pc, #24]	; (800af70 <OnNvmDataChange+0x38>)
 800af58:	2200      	movs	r2, #0
 800af5a:	2100      	movs	r1, #0
 800af5c:	2002      	movs	r0, #2
 800af5e:	f012 f851 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800af62:	bf00      	nop
 800af64:	3708      	adds	r7, #8
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
 800af6a:	bf00      	nop
 800af6c:	0801e380 	.word	0x0801e380
 800af70:	0801e394 	.word	0x0801e394

0800af74 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b082      	sub	sp, #8
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800af7e:	f7f9 fc1d 	bl	80047bc <HAL_FLASH_Unlock>
 800af82:	4603      	mov	r3, r0
 800af84:	2b00      	cmp	r3, #0
 800af86:	d11c      	bne.n	800afc2 <OnStoreContextRequest+0x4e>
  {
    if (FLASH_IF_EraseByPages(PAGE(LORAWAN_NVM_BASE_ADDRESS), 1, 0U) == FLASH_OK)
 800af88:	4b10      	ldr	r3, [pc, #64]	; (800afcc <OnStoreContextRequest+0x58>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	029a      	lsls	r2, r3, #10
 800af8e:	4b10      	ldr	r3, [pc, #64]	; (800afd0 <OnStoreContextRequest+0x5c>)
 800af90:	4013      	ands	r3, r2
 800af92:	f44f 327c 	mov.w	r2, #258048	; 0x3f000
 800af96:	fbb2 f1f3 	udiv	r1, r2, r3
 800af9a:	fb01 f303 	mul.w	r3, r1, r3
 800af9e:	1ad3      	subs	r3, r2, r3
 800afa0:	0adb      	lsrs	r3, r3, #11
 800afa2:	2200      	movs	r2, #0
 800afa4:	2101      	movs	r1, #1
 800afa6:	4618      	mov	r0, r3
 800afa8:	f7f6 fa21 	bl	80013ee <FLASH_IF_EraseByPages>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d105      	bne.n	800afbe <OnStoreContextRequest+0x4a>
    {
      FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (uint8_t *)nvm, nvm_size, NULL);
 800afb2:	2300      	movs	r3, #0
 800afb4:	683a      	ldr	r2, [r7, #0]
 800afb6:	6879      	ldr	r1, [r7, #4]
 800afb8:	4806      	ldr	r0, [pc, #24]	; (800afd4 <OnStoreContextRequest+0x60>)
 800afba:	f7f6 f937 	bl	800122c <FLASH_IF_Write>
    }
    HAL_FLASH_Lock();
 800afbe:	f7f9 fc1f 	bl	8004800 <HAL_FLASH_Lock>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800afc2:	bf00      	nop
 800afc4:	3708      	adds	r7, #8
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	1fff75e0 	.word	0x1fff75e0
 800afd0:	03fffc00 	.word	0x03fffc00
 800afd4:	0803f000 	.word	0x0803f000

0800afd8 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  UTIL_MEM_cpy_8(nvm, (void *)LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	b29b      	uxth	r3, r3
 800afe6:	461a      	mov	r2, r3
 800afe8:	4903      	ldr	r1, [pc, #12]	; (800aff8 <OnRestoreContextRequest+0x20>)
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f011 f8c2 	bl	801c174 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800aff0:	bf00      	nop
 800aff2:	3708      	adds	r7, #8
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}
 800aff8:	0803f000 	.word	0x0803f000

0800affc <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800b000:	4b18      	ldr	r3, [pc, #96]	; (800b064 <LoraInfo_Init+0x68>)
 800b002:	2200      	movs	r2, #0
 800b004:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800b006:	4b17      	ldr	r3, [pc, #92]	; (800b064 <LoraInfo_Init+0x68>)
 800b008:	2200      	movs	r2, #0
 800b00a:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800b00c:	4b15      	ldr	r3, [pc, #84]	; (800b064 <LoraInfo_Init+0x68>)
 800b00e:	2200      	movs	r2, #0
 800b010:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800b012:	4b14      	ldr	r3, [pc, #80]	; (800b064 <LoraInfo_Init+0x68>)
 800b014:	2200      	movs	r2, #0
 800b016:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800b018:	4b12      	ldr	r3, [pc, #72]	; (800b064 <LoraInfo_Init+0x68>)
 800b01a:	685b      	ldr	r3, [r3, #4]
 800b01c:	f043 0320 	orr.w	r3, r3, #32
 800b020:	4a10      	ldr	r2, [pc, #64]	; (800b064 <LoraInfo_Init+0x68>)
 800b022:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800b024:	4b0f      	ldr	r3, [pc, #60]	; (800b064 <LoraInfo_Init+0x68>)
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b02c:	4a0d      	ldr	r2, [pc, #52]	; (800b064 <LoraInfo_Init+0x68>)
 800b02e:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800b030:	4b0c      	ldr	r3, [pc, #48]	; (800b064 <LoraInfo_Init+0x68>)
 800b032:	685b      	ldr	r3, [r3, #4]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d10c      	bne.n	800b052 <LoraInfo_Init+0x56>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800b038:	4b0b      	ldr	r3, [pc, #44]	; (800b068 <LoraInfo_Init+0x6c>)
 800b03a:	2200      	movs	r2, #0
 800b03c:	2100      	movs	r1, #0
 800b03e:	2000      	movs	r0, #0
 800b040:	f011 ffe0 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800b044:	bf00      	nop
 800b046:	f011 ffcb 	bl	801cfe0 <UTIL_ADV_TRACE_IsBufferEmpty>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d1fa      	bne.n	800b046 <LoraInfo_Init+0x4a>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800b050:	e7fe      	b.n	800b050 <LoraInfo_Init+0x54>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800b052:	4b04      	ldr	r3, [pc, #16]	; (800b064 <LoraInfo_Init+0x68>)
 800b054:	2200      	movs	r2, #0
 800b056:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800b058:	4b02      	ldr	r3, [pc, #8]	; (800b064 <LoraInfo_Init+0x68>)
 800b05a:	2203      	movs	r2, #3
 800b05c:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800b05e:	bf00      	nop
 800b060:	bd80      	pop	{r7, pc}
 800b062:	bf00      	nop
 800b064:	200005b4 	.word	0x200005b4
 800b068:	0801e3a8 	.word	0x0801e3a8

0800b06c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800b06c:	b480      	push	{r7}
 800b06e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800b070:	4b02      	ldr	r3, [pc, #8]	; (800b07c <LoraInfo_GetPtr+0x10>)
}
 800b072:	4618      	mov	r0, r3
 800b074:	46bd      	mov	sp, r7
 800b076:	bc80      	pop	{r7}
 800b078:	4770      	bx	lr
 800b07a:	bf00      	nop
 800b07c:	200005b4 	.word	0x200005b4

0800b080 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800b080:	b580      	push	{r7, lr}
 800b082:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800b084:	f7f7 fcbd 	bl	8002a02 <BSP_RADIO_Init>
 800b088:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b082      	sub	sp, #8
 800b092:	af00      	add	r7, sp, #0
 800b094:	4603      	mov	r3, r0
 800b096:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800b098:	79fb      	ldrb	r3, [r7, #7]
 800b09a:	4618      	mov	r0, r3
 800b09c:	f7f7 fce2 	bl	8002a64 <BSP_RADIO_ConfigRFSwitch>
 800b0a0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}

0800b0aa <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800b0aa:	b580      	push	{r7, lr}
 800b0ac:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800b0ae:	f7f7 fd27 	bl	8002b00 <BSP_RADIO_GetTxConfig>
 800b0b2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	bd80      	pop	{r7, pc}

0800b0b8 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800b0bc:	f7f7 fd27 	bl	8002b0e <BSP_RADIO_IsTCXO>
 800b0c0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	bd80      	pop	{r7, pc}

0800b0c6 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800b0c6:	b580      	push	{r7, lr}
 800b0c8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800b0ca:	f7f7 fd27 	bl	8002b1c <BSP_RADIO_IsDCDC>
 800b0ce:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b082      	sub	sp, #8
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	4603      	mov	r3, r0
 800b0dc:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800b0de:	79fb      	ldrb	r3, [r7, #7]
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f7f7 fd22 	bl	8002b2a <BSP_RADIO_GetRFOMaxPowerConfig>
 800b0e6:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	3708      	adds	r7, #8
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	bd80      	pop	{r7, pc}

0800b0f0 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b082      	sub	sp, #8
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	33f1      	adds	r3, #241	; 0xf1
 800b0fc:	2210      	movs	r2, #16
 800b0fe:	2100      	movs	r1, #0
 800b100:	4618      	mov	r0, r3
 800b102:	f00d fda3 	bl	8018c4c <memset1>
    ctx->M_n = 0;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2200      	movs	r2, #0
 800b10a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	22f0      	movs	r2, #240	; 0xf0
 800b112:	2100      	movs	r1, #0
 800b114:	4618      	mov	r0, r3
 800b116:	f00d fd99 	bl	8018c4c <memset1>
}
 800b11a:	bf00      	nop
 800b11c:	3708      	adds	r7, #8
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}

0800b122 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800b122:	b580      	push	{r7, lr}
 800b124:	b082      	sub	sp, #8
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
 800b12a:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	461a      	mov	r2, r3
 800b130:	2110      	movs	r1, #16
 800b132:	6838      	ldr	r0, [r7, #0]
 800b134:	f000 fe5c 	bl	800bdf0 <lorawan_aes_set_key>
}
 800b138:	bf00      	nop
 800b13a:	3708      	adds	r7, #8
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b08c      	sub	sp, #48	; 0x30
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b152:	2b00      	cmp	r3, #0
 800b154:	f000 80a1 	beq.w	800b29a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b15e:	f1c3 0310 	rsb	r3, r3, #16
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	4293      	cmp	r3, r2
 800b166:	bf28      	it	cs
 800b168:	4613      	movcs	r3, r2
 800b16a:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f203 1201 	addw	r2, r3, #257	; 0x101
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b178:	4413      	add	r3, r2
 800b17a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b17c:	b292      	uxth	r2, r2
 800b17e:	68b9      	ldr	r1, [r7, #8]
 800b180:	4618      	mov	r0, r3
 800b182:	f00d fd28 	bl	8018bd6 <memcpy1>
        ctx->M_n += mlen;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800b18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18e:	441a      	add	r2, r3
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b19c:	2b0f      	cmp	r3, #15
 800b19e:	f240 808d 	bls.w	800b2bc <AES_CMAC_Update+0x17c>
 800b1a2:	687a      	ldr	r2, [r7, #4]
 800b1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	f000 8088 	beq.w	800b2bc <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b1b0:	e015      	b.n	800b1de <AES_CMAC_Update+0x9e>
 800b1b2:	68fa      	ldr	r2, [r7, #12]
 800b1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1b6:	4413      	add	r3, r2
 800b1b8:	33f1      	adds	r3, #241	; 0xf1
 800b1ba:	781a      	ldrb	r2, [r3, #0]
 800b1bc:	68f9      	ldr	r1, [r7, #12]
 800b1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1c0:	440b      	add	r3, r1
 800b1c2:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	4053      	eors	r3, r2
 800b1ca:	b2d9      	uxtb	r1, r3
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1d0:	4413      	add	r3, r2
 800b1d2:	33f1      	adds	r3, #241	; 0xf1
 800b1d4:	460a      	mov	r2, r1
 800b1d6:	701a      	strb	r2, [r3, #0]
 800b1d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1da:	3301      	adds	r3, #1
 800b1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b1de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1e0:	2b0f      	cmp	r3, #15
 800b1e2:	dde6      	ble.n	800b1b2 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800b1ea:	f107 0314 	add.w	r3, r7, #20
 800b1ee:	2210      	movs	r2, #16
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	f00d fcf0 	bl	8018bd6 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b1f6:	68fa      	ldr	r2, [r7, #12]
 800b1f8:	f107 0114 	add.w	r1, r7, #20
 800b1fc:	f107 0314 	add.w	r3, r7, #20
 800b200:	4618      	mov	r0, r3
 800b202:	f000 fed3 	bl	800bfac <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	33f1      	adds	r3, #241	; 0xf1
 800b20a:	f107 0114 	add.w	r1, r7, #20
 800b20e:	2210      	movs	r2, #16
 800b210:	4618      	mov	r0, r3
 800b212:	f00d fce0 	bl	8018bd6 <memcpy1>

        data += mlen;
 800b216:	68ba      	ldr	r2, [r7, #8]
 800b218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b21a:	4413      	add	r3, r2
 800b21c:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800b21e:	687a      	ldr	r2, [r7, #4]
 800b220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b222:	1ad3      	subs	r3, r2, r3
 800b224:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800b226:	e038      	b.n	800b29a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800b228:	2300      	movs	r3, #0
 800b22a:	62bb      	str	r3, [r7, #40]	; 0x28
 800b22c:	e013      	b.n	800b256 <AES_CMAC_Update+0x116>
 800b22e:	68fa      	ldr	r2, [r7, #12]
 800b230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b232:	4413      	add	r3, r2
 800b234:	33f1      	adds	r3, #241	; 0xf1
 800b236:	781a      	ldrb	r2, [r3, #0]
 800b238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b23a:	68b9      	ldr	r1, [r7, #8]
 800b23c:	440b      	add	r3, r1
 800b23e:	781b      	ldrb	r3, [r3, #0]
 800b240:	4053      	eors	r3, r2
 800b242:	b2d9      	uxtb	r1, r3
 800b244:	68fa      	ldr	r2, [r7, #12]
 800b246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b248:	4413      	add	r3, r2
 800b24a:	33f1      	adds	r3, #241	; 0xf1
 800b24c:	460a      	mov	r2, r1
 800b24e:	701a      	strb	r2, [r3, #0]
 800b250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b252:	3301      	adds	r3, #1
 800b254:	62bb      	str	r3, [r7, #40]	; 0x28
 800b256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b258:	2b0f      	cmp	r3, #15
 800b25a:	dde8      	ble.n	800b22e <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800b262:	f107 0314 	add.w	r3, r7, #20
 800b266:	2210      	movs	r2, #16
 800b268:	4618      	mov	r0, r3
 800b26a:	f00d fcb4 	bl	8018bd6 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b26e:	68fa      	ldr	r2, [r7, #12]
 800b270:	f107 0114 	add.w	r1, r7, #20
 800b274:	f107 0314 	add.w	r3, r7, #20
 800b278:	4618      	mov	r0, r3
 800b27a:	f000 fe97 	bl	800bfac <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	33f1      	adds	r3, #241	; 0xf1
 800b282:	f107 0114 	add.w	r1, r7, #20
 800b286:	2210      	movs	r2, #16
 800b288:	4618      	mov	r0, r3
 800b28a:	f00d fca4 	bl	8018bd6 <memcpy1>

        data += 16;
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	3310      	adds	r3, #16
 800b292:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	3b10      	subs	r3, #16
 800b298:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2b10      	cmp	r3, #16
 800b29e:	d8c3      	bhi.n	800b228 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b2a6:	687a      	ldr	r2, [r7, #4]
 800b2a8:	b292      	uxth	r2, r2
 800b2aa:	68b9      	ldr	r1, [r7, #8]
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f00d fc92 	bl	8018bd6 <memcpy1>
    ctx->M_n = len;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	687a      	ldr	r2, [r7, #4]
 800b2b6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800b2ba:	e000      	b.n	800b2be <AES_CMAC_Update+0x17e>
            return;
 800b2bc:	bf00      	nop
}
 800b2be:	3730      	adds	r7, #48	; 0x30
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b092      	sub	sp, #72	; 0x48
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800b2ce:	f107 031c 	add.w	r3, r7, #28
 800b2d2:	2210      	movs	r2, #16
 800b2d4:	2100      	movs	r1, #0
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f00d fcb8 	bl	8018c4c <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800b2dc:	683a      	ldr	r2, [r7, #0]
 800b2de:	f107 011c 	add.w	r1, r7, #28
 800b2e2:	f107 031c 	add.w	r3, r7, #28
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f000 fe60 	bl	800bfac <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800b2ec:	7f3b      	ldrb	r3, [r7, #28]
 800b2ee:	b25b      	sxtb	r3, r3
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	da30      	bge.n	800b356 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	647b      	str	r3, [r7, #68]	; 0x44
 800b2f8:	e01b      	b.n	800b332 <AES_CMAC_Final+0x6e>
 800b2fa:	f107 021c 	add.w	r2, r7, #28
 800b2fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b300:	4413      	add	r3, r2
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	005b      	lsls	r3, r3, #1
 800b306:	b25a      	sxtb	r2, r3
 800b308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b30a:	3301      	adds	r3, #1
 800b30c:	3348      	adds	r3, #72	; 0x48
 800b30e:	443b      	add	r3, r7
 800b310:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b314:	09db      	lsrs	r3, r3, #7
 800b316:	b2db      	uxtb	r3, r3
 800b318:	b25b      	sxtb	r3, r3
 800b31a:	4313      	orrs	r3, r2
 800b31c:	b25b      	sxtb	r3, r3
 800b31e:	b2d9      	uxtb	r1, r3
 800b320:	f107 021c 	add.w	r2, r7, #28
 800b324:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b326:	4413      	add	r3, r2
 800b328:	460a      	mov	r2, r1
 800b32a:	701a      	strb	r2, [r3, #0]
 800b32c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b32e:	3301      	adds	r3, #1
 800b330:	647b      	str	r3, [r7, #68]	; 0x44
 800b332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b334:	2b0e      	cmp	r3, #14
 800b336:	dde0      	ble.n	800b2fa <AES_CMAC_Final+0x36>
 800b338:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b33c:	005b      	lsls	r3, r3, #1
 800b33e:	b2db      	uxtb	r3, r3
 800b340:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800b344:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b348:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800b34c:	43db      	mvns	r3, r3
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b354:	e027      	b.n	800b3a6 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800b356:	2300      	movs	r3, #0
 800b358:	643b      	str	r3, [r7, #64]	; 0x40
 800b35a:	e01b      	b.n	800b394 <AES_CMAC_Final+0xd0>
 800b35c:	f107 021c 	add.w	r2, r7, #28
 800b360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b362:	4413      	add	r3, r2
 800b364:	781b      	ldrb	r3, [r3, #0]
 800b366:	005b      	lsls	r3, r3, #1
 800b368:	b25a      	sxtb	r2, r3
 800b36a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b36c:	3301      	adds	r3, #1
 800b36e:	3348      	adds	r3, #72	; 0x48
 800b370:	443b      	add	r3, r7
 800b372:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b376:	09db      	lsrs	r3, r3, #7
 800b378:	b2db      	uxtb	r3, r3
 800b37a:	b25b      	sxtb	r3, r3
 800b37c:	4313      	orrs	r3, r2
 800b37e:	b25b      	sxtb	r3, r3
 800b380:	b2d9      	uxtb	r1, r3
 800b382:	f107 021c 	add.w	r2, r7, #28
 800b386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b388:	4413      	add	r3, r2
 800b38a:	460a      	mov	r2, r1
 800b38c:	701a      	strb	r2, [r3, #0]
 800b38e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b390:	3301      	adds	r3, #1
 800b392:	643b      	str	r3, [r7, #64]	; 0x40
 800b394:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b396:	2b0e      	cmp	r3, #14
 800b398:	dde0      	ble.n	800b35c <AES_CMAC_Final+0x98>
 800b39a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b39e:	005b      	lsls	r3, r3, #1
 800b3a0:	b2db      	uxtb	r3, r3
 800b3a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b3ac:	2b10      	cmp	r3, #16
 800b3ae:	d11d      	bne.n	800b3ec <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b3b4:	e016      	b.n	800b3e4 <AES_CMAC_Final+0x120>
 800b3b6:	683a      	ldr	r2, [r7, #0]
 800b3b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3ba:	4413      	add	r3, r2
 800b3bc:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b3c0:	781a      	ldrb	r2, [r3, #0]
 800b3c2:	f107 011c 	add.w	r1, r7, #28
 800b3c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3c8:	440b      	add	r3, r1
 800b3ca:	781b      	ldrb	r3, [r3, #0]
 800b3cc:	4053      	eors	r3, r2
 800b3ce:	b2d9      	uxtb	r1, r3
 800b3d0:	683a      	ldr	r2, [r7, #0]
 800b3d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3d4:	4413      	add	r3, r2
 800b3d6:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b3da:	460a      	mov	r2, r1
 800b3dc:	701a      	strb	r2, [r3, #0]
 800b3de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b3e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3e6:	2b0f      	cmp	r3, #15
 800b3e8:	dde5      	ble.n	800b3b6 <AES_CMAC_Final+0xf2>
 800b3ea:	e096      	b.n	800b51a <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800b3ec:	7f3b      	ldrb	r3, [r7, #28]
 800b3ee:	b25b      	sxtb	r3, r3
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	da30      	bge.n	800b456 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	63bb      	str	r3, [r7, #56]	; 0x38
 800b3f8:	e01b      	b.n	800b432 <AES_CMAC_Final+0x16e>
 800b3fa:	f107 021c 	add.w	r2, r7, #28
 800b3fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b400:	4413      	add	r3, r2
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	005b      	lsls	r3, r3, #1
 800b406:	b25a      	sxtb	r2, r3
 800b408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b40a:	3301      	adds	r3, #1
 800b40c:	3348      	adds	r3, #72	; 0x48
 800b40e:	443b      	add	r3, r7
 800b410:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b414:	09db      	lsrs	r3, r3, #7
 800b416:	b2db      	uxtb	r3, r3
 800b418:	b25b      	sxtb	r3, r3
 800b41a:	4313      	orrs	r3, r2
 800b41c:	b25b      	sxtb	r3, r3
 800b41e:	b2d9      	uxtb	r1, r3
 800b420:	f107 021c 	add.w	r2, r7, #28
 800b424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b426:	4413      	add	r3, r2
 800b428:	460a      	mov	r2, r1
 800b42a:	701a      	strb	r2, [r3, #0]
 800b42c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42e:	3301      	adds	r3, #1
 800b430:	63bb      	str	r3, [r7, #56]	; 0x38
 800b432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b434:	2b0e      	cmp	r3, #14
 800b436:	dde0      	ble.n	800b3fa <AES_CMAC_Final+0x136>
 800b438:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b43c:	005b      	lsls	r3, r3, #1
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800b444:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b448:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800b44c:	43db      	mvns	r3, r3
 800b44e:	b2db      	uxtb	r3, r3
 800b450:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b454:	e027      	b.n	800b4a6 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800b456:	2300      	movs	r3, #0
 800b458:	637b      	str	r3, [r7, #52]	; 0x34
 800b45a:	e01b      	b.n	800b494 <AES_CMAC_Final+0x1d0>
 800b45c:	f107 021c 	add.w	r2, r7, #28
 800b460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b462:	4413      	add	r3, r2
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	005b      	lsls	r3, r3, #1
 800b468:	b25a      	sxtb	r2, r3
 800b46a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b46c:	3301      	adds	r3, #1
 800b46e:	3348      	adds	r3, #72	; 0x48
 800b470:	443b      	add	r3, r7
 800b472:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b476:	09db      	lsrs	r3, r3, #7
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	b25b      	sxtb	r3, r3
 800b47c:	4313      	orrs	r3, r2
 800b47e:	b25b      	sxtb	r3, r3
 800b480:	b2d9      	uxtb	r1, r3
 800b482:	f107 021c 	add.w	r2, r7, #28
 800b486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b488:	4413      	add	r3, r2
 800b48a:	460a      	mov	r2, r1
 800b48c:	701a      	strb	r2, [r3, #0]
 800b48e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b490:	3301      	adds	r3, #1
 800b492:	637b      	str	r3, [r7, #52]	; 0x34
 800b494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b496:	2b0e      	cmp	r3, #14
 800b498:	dde0      	ble.n	800b45c <AES_CMAC_Final+0x198>
 800b49a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b49e:	005b      	lsls	r3, r3, #1
 800b4a0:	b2db      	uxtb	r3, r3
 800b4a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b4ac:	683a      	ldr	r2, [r7, #0]
 800b4ae:	4413      	add	r3, r2
 800b4b0:	2280      	movs	r2, #128	; 0x80
 800b4b2:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800b4b6:	e007      	b.n	800b4c8 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b4be:	683a      	ldr	r2, [r7, #0]
 800b4c0:	4413      	add	r3, r2
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b4ce:	1c5a      	adds	r2, r3, #1
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b4dc:	2b0f      	cmp	r3, #15
 800b4de:	d9eb      	bls.n	800b4b8 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	633b      	str	r3, [r7, #48]	; 0x30
 800b4e4:	e016      	b.n	800b514 <AES_CMAC_Final+0x250>
 800b4e6:	683a      	ldr	r2, [r7, #0]
 800b4e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ea:	4413      	add	r3, r2
 800b4ec:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b4f0:	781a      	ldrb	r2, [r3, #0]
 800b4f2:	f107 011c 	add.w	r1, r7, #28
 800b4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f8:	440b      	add	r3, r1
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	4053      	eors	r3, r2
 800b4fe:	b2d9      	uxtb	r1, r3
 800b500:	683a      	ldr	r2, [r7, #0]
 800b502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b504:	4413      	add	r3, r2
 800b506:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b50a:	460a      	mov	r2, r1
 800b50c:	701a      	strb	r2, [r3, #0]
 800b50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b510:	3301      	adds	r3, #1
 800b512:	633b      	str	r3, [r7, #48]	; 0x30
 800b514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b516:	2b0f      	cmp	r3, #15
 800b518:	dde5      	ble.n	800b4e6 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800b51a:	2300      	movs	r3, #0
 800b51c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b51e:	e015      	b.n	800b54c <AES_CMAC_Final+0x288>
 800b520:	683a      	ldr	r2, [r7, #0]
 800b522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b524:	4413      	add	r3, r2
 800b526:	33f1      	adds	r3, #241	; 0xf1
 800b528:	781a      	ldrb	r2, [r3, #0]
 800b52a:	6839      	ldr	r1, [r7, #0]
 800b52c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b52e:	440b      	add	r3, r1
 800b530:	f203 1301 	addw	r3, r3, #257	; 0x101
 800b534:	781b      	ldrb	r3, [r3, #0]
 800b536:	4053      	eors	r3, r2
 800b538:	b2d9      	uxtb	r1, r3
 800b53a:	683a      	ldr	r2, [r7, #0]
 800b53c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b53e:	4413      	add	r3, r2
 800b540:	33f1      	adds	r3, #241	; 0xf1
 800b542:	460a      	mov	r2, r1
 800b544:	701a      	strb	r2, [r3, #0]
 800b546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b548:	3301      	adds	r3, #1
 800b54a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b54c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b54e:	2b0f      	cmp	r3, #15
 800b550:	dde6      	ble.n	800b520 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800b558:	f107 030c 	add.w	r3, r7, #12
 800b55c:	2210      	movs	r2, #16
 800b55e:	4618      	mov	r0, r3
 800b560:	f00d fb39 	bl	8018bd6 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800b564:	683a      	ldr	r2, [r7, #0]
 800b566:	f107 030c 	add.w	r3, r7, #12
 800b56a:	6879      	ldr	r1, [r7, #4]
 800b56c:	4618      	mov	r0, r3
 800b56e:	f000 fd1d 	bl	800bfac <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800b572:	f107 031c 	add.w	r3, r7, #28
 800b576:	2210      	movs	r2, #16
 800b578:	2100      	movs	r1, #0
 800b57a:	4618      	mov	r0, r3
 800b57c:	f00d fb66 	bl	8018c4c <memset1>
}
 800b580:	bf00      	nop
 800b582:	3748      	adds	r7, #72	; 0x48
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800b588:	b480      	push	{r7}
 800b58a:	b083      	sub	sp, #12
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	781a      	ldrb	r2, [r3, #0]
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	3301      	adds	r3, #1
 800b59e:	683a      	ldr	r2, [r7, #0]
 800b5a0:	7852      	ldrb	r2, [r2, #1]
 800b5a2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	3302      	adds	r3, #2
 800b5a8:	683a      	ldr	r2, [r7, #0]
 800b5aa:	7892      	ldrb	r2, [r2, #2]
 800b5ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	3303      	adds	r3, #3
 800b5b2:	683a      	ldr	r2, [r7, #0]
 800b5b4:	78d2      	ldrb	r2, [r2, #3]
 800b5b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	3304      	adds	r3, #4
 800b5bc:	683a      	ldr	r2, [r7, #0]
 800b5be:	7912      	ldrb	r2, [r2, #4]
 800b5c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	3305      	adds	r3, #5
 800b5c6:	683a      	ldr	r2, [r7, #0]
 800b5c8:	7952      	ldrb	r2, [r2, #5]
 800b5ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	3306      	adds	r3, #6
 800b5d0:	683a      	ldr	r2, [r7, #0]
 800b5d2:	7992      	ldrb	r2, [r2, #6]
 800b5d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	3307      	adds	r3, #7
 800b5da:	683a      	ldr	r2, [r7, #0]
 800b5dc:	79d2      	ldrb	r2, [r2, #7]
 800b5de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	3308      	adds	r3, #8
 800b5e4:	683a      	ldr	r2, [r7, #0]
 800b5e6:	7a12      	ldrb	r2, [r2, #8]
 800b5e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	3309      	adds	r3, #9
 800b5ee:	683a      	ldr	r2, [r7, #0]
 800b5f0:	7a52      	ldrb	r2, [r2, #9]
 800b5f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	330a      	adds	r3, #10
 800b5f8:	683a      	ldr	r2, [r7, #0]
 800b5fa:	7a92      	ldrb	r2, [r2, #10]
 800b5fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	330b      	adds	r3, #11
 800b602:	683a      	ldr	r2, [r7, #0]
 800b604:	7ad2      	ldrb	r2, [r2, #11]
 800b606:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	330c      	adds	r3, #12
 800b60c:	683a      	ldr	r2, [r7, #0]
 800b60e:	7b12      	ldrb	r2, [r2, #12]
 800b610:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	330d      	adds	r3, #13
 800b616:	683a      	ldr	r2, [r7, #0]
 800b618:	7b52      	ldrb	r2, [r2, #13]
 800b61a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	330e      	adds	r3, #14
 800b620:	683a      	ldr	r2, [r7, #0]
 800b622:	7b92      	ldrb	r2, [r2, #14]
 800b624:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	330f      	adds	r3, #15
 800b62a:	683a      	ldr	r2, [r7, #0]
 800b62c:	7bd2      	ldrb	r2, [r2, #15]
 800b62e:	701a      	strb	r2, [r3, #0]
#endif
}
 800b630:	bf00      	nop
 800b632:	370c      	adds	r7, #12
 800b634:	46bd      	mov	sp, r7
 800b636:	bc80      	pop	{r7}
 800b638:	4770      	bx	lr

0800b63a <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800b63a:	b480      	push	{r7}
 800b63c:	b085      	sub	sp, #20
 800b63e:	af00      	add	r7, sp, #0
 800b640:	60f8      	str	r0, [r7, #12]
 800b642:	60b9      	str	r1, [r7, #8]
 800b644:	4613      	mov	r3, r2
 800b646:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800b648:	e007      	b.n	800b65a <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800b64a:	68ba      	ldr	r2, [r7, #8]
 800b64c:	1c53      	adds	r3, r2, #1
 800b64e:	60bb      	str	r3, [r7, #8]
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	1c59      	adds	r1, r3, #1
 800b654:	60f9      	str	r1, [r7, #12]
 800b656:	7812      	ldrb	r2, [r2, #0]
 800b658:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800b65a:	79fb      	ldrb	r3, [r7, #7]
 800b65c:	1e5a      	subs	r2, r3, #1
 800b65e:	71fa      	strb	r2, [r7, #7]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d1f2      	bne.n	800b64a <copy_block_nn+0x10>
}
 800b664:	bf00      	nop
 800b666:	bf00      	nop
 800b668:	3714      	adds	r7, #20
 800b66a:	46bd      	mov	sp, r7
 800b66c:	bc80      	pop	{r7}
 800b66e:	4770      	bx	lr

0800b670 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800b670:	b480      	push	{r7}
 800b672:	b083      	sub	sp, #12
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
 800b678:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	781a      	ldrb	r2, [r3, #0]
 800b67e:	683b      	ldr	r3, [r7, #0]
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	4053      	eors	r3, r2
 800b684:	b2da      	uxtb	r2, r3
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	3301      	adds	r3, #1
 800b68e:	7819      	ldrb	r1, [r3, #0]
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	3301      	adds	r3, #1
 800b694:	781a      	ldrb	r2, [r3, #0]
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	3301      	adds	r3, #1
 800b69a:	404a      	eors	r2, r1
 800b69c:	b2d2      	uxtb	r2, r2
 800b69e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	3302      	adds	r3, #2
 800b6a4:	7819      	ldrb	r1, [r3, #0]
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	3302      	adds	r3, #2
 800b6aa:	781a      	ldrb	r2, [r3, #0]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	3302      	adds	r3, #2
 800b6b0:	404a      	eors	r2, r1
 800b6b2:	b2d2      	uxtb	r2, r2
 800b6b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	3303      	adds	r3, #3
 800b6ba:	7819      	ldrb	r1, [r3, #0]
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	3303      	adds	r3, #3
 800b6c0:	781a      	ldrb	r2, [r3, #0]
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	3303      	adds	r3, #3
 800b6c6:	404a      	eors	r2, r1
 800b6c8:	b2d2      	uxtb	r2, r2
 800b6ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	3304      	adds	r3, #4
 800b6d0:	7819      	ldrb	r1, [r3, #0]
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	3304      	adds	r3, #4
 800b6d6:	781a      	ldrb	r2, [r3, #0]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	3304      	adds	r3, #4
 800b6dc:	404a      	eors	r2, r1
 800b6de:	b2d2      	uxtb	r2, r2
 800b6e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	3305      	adds	r3, #5
 800b6e6:	7819      	ldrb	r1, [r3, #0]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	3305      	adds	r3, #5
 800b6ec:	781a      	ldrb	r2, [r3, #0]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	3305      	adds	r3, #5
 800b6f2:	404a      	eors	r2, r1
 800b6f4:	b2d2      	uxtb	r2, r2
 800b6f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	3306      	adds	r3, #6
 800b6fc:	7819      	ldrb	r1, [r3, #0]
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	3306      	adds	r3, #6
 800b702:	781a      	ldrb	r2, [r3, #0]
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	3306      	adds	r3, #6
 800b708:	404a      	eors	r2, r1
 800b70a:	b2d2      	uxtb	r2, r2
 800b70c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	3307      	adds	r3, #7
 800b712:	7819      	ldrb	r1, [r3, #0]
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	3307      	adds	r3, #7
 800b718:	781a      	ldrb	r2, [r3, #0]
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	3307      	adds	r3, #7
 800b71e:	404a      	eors	r2, r1
 800b720:	b2d2      	uxtb	r2, r2
 800b722:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	3308      	adds	r3, #8
 800b728:	7819      	ldrb	r1, [r3, #0]
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	3308      	adds	r3, #8
 800b72e:	781a      	ldrb	r2, [r3, #0]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	3308      	adds	r3, #8
 800b734:	404a      	eors	r2, r1
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	3309      	adds	r3, #9
 800b73e:	7819      	ldrb	r1, [r3, #0]
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	3309      	adds	r3, #9
 800b744:	781a      	ldrb	r2, [r3, #0]
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	3309      	adds	r3, #9
 800b74a:	404a      	eors	r2, r1
 800b74c:	b2d2      	uxtb	r2, r2
 800b74e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	330a      	adds	r3, #10
 800b754:	7819      	ldrb	r1, [r3, #0]
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	330a      	adds	r3, #10
 800b75a:	781a      	ldrb	r2, [r3, #0]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	330a      	adds	r3, #10
 800b760:	404a      	eors	r2, r1
 800b762:	b2d2      	uxtb	r2, r2
 800b764:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	330b      	adds	r3, #11
 800b76a:	7819      	ldrb	r1, [r3, #0]
 800b76c:	683b      	ldr	r3, [r7, #0]
 800b76e:	330b      	adds	r3, #11
 800b770:	781a      	ldrb	r2, [r3, #0]
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	330b      	adds	r3, #11
 800b776:	404a      	eors	r2, r1
 800b778:	b2d2      	uxtb	r2, r2
 800b77a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	330c      	adds	r3, #12
 800b780:	7819      	ldrb	r1, [r3, #0]
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	330c      	adds	r3, #12
 800b786:	781a      	ldrb	r2, [r3, #0]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	330c      	adds	r3, #12
 800b78c:	404a      	eors	r2, r1
 800b78e:	b2d2      	uxtb	r2, r2
 800b790:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	330d      	adds	r3, #13
 800b796:	7819      	ldrb	r1, [r3, #0]
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	330d      	adds	r3, #13
 800b79c:	781a      	ldrb	r2, [r3, #0]
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	330d      	adds	r3, #13
 800b7a2:	404a      	eors	r2, r1
 800b7a4:	b2d2      	uxtb	r2, r2
 800b7a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	330e      	adds	r3, #14
 800b7ac:	7819      	ldrb	r1, [r3, #0]
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	330e      	adds	r3, #14
 800b7b2:	781a      	ldrb	r2, [r3, #0]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	330e      	adds	r3, #14
 800b7b8:	404a      	eors	r2, r1
 800b7ba:	b2d2      	uxtb	r2, r2
 800b7bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	330f      	adds	r3, #15
 800b7c2:	7819      	ldrb	r1, [r3, #0]
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	330f      	adds	r3, #15
 800b7c8:	781a      	ldrb	r2, [r3, #0]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	330f      	adds	r3, #15
 800b7ce:	404a      	eors	r2, r1
 800b7d0:	b2d2      	uxtb	r2, r2
 800b7d2:	701a      	strb	r2, [r3, #0]
#endif
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bc80      	pop	{r7}
 800b7dc:	4770      	bx	lr

0800b7de <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800b7de:	b480      	push	{r7}
 800b7e0:	b085      	sub	sp, #20
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	60f8      	str	r0, [r7, #12]
 800b7e6:	60b9      	str	r1, [r7, #8]
 800b7e8:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	781a      	ldrb	r2, [r3, #0]
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	4053      	eors	r3, r2
 800b7f4:	b2da      	uxtb	r2, r3
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	3301      	adds	r3, #1
 800b7fe:	7819      	ldrb	r1, [r3, #0]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	3301      	adds	r3, #1
 800b804:	781a      	ldrb	r2, [r3, #0]
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	3301      	adds	r3, #1
 800b80a:	404a      	eors	r2, r1
 800b80c:	b2d2      	uxtb	r2, r2
 800b80e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	3302      	adds	r3, #2
 800b814:	7819      	ldrb	r1, [r3, #0]
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	3302      	adds	r3, #2
 800b81a:	781a      	ldrb	r2, [r3, #0]
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	3302      	adds	r3, #2
 800b820:	404a      	eors	r2, r1
 800b822:	b2d2      	uxtb	r2, r2
 800b824:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	3303      	adds	r3, #3
 800b82a:	7819      	ldrb	r1, [r3, #0]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	3303      	adds	r3, #3
 800b830:	781a      	ldrb	r2, [r3, #0]
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	3303      	adds	r3, #3
 800b836:	404a      	eors	r2, r1
 800b838:	b2d2      	uxtb	r2, r2
 800b83a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800b83c:	68bb      	ldr	r3, [r7, #8]
 800b83e:	3304      	adds	r3, #4
 800b840:	7819      	ldrb	r1, [r3, #0]
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	3304      	adds	r3, #4
 800b846:	781a      	ldrb	r2, [r3, #0]
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	3304      	adds	r3, #4
 800b84c:	404a      	eors	r2, r1
 800b84e:	b2d2      	uxtb	r2, r2
 800b850:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	3305      	adds	r3, #5
 800b856:	7819      	ldrb	r1, [r3, #0]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	3305      	adds	r3, #5
 800b85c:	781a      	ldrb	r2, [r3, #0]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	3305      	adds	r3, #5
 800b862:	404a      	eors	r2, r1
 800b864:	b2d2      	uxtb	r2, r2
 800b866:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	3306      	adds	r3, #6
 800b86c:	7819      	ldrb	r1, [r3, #0]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	3306      	adds	r3, #6
 800b872:	781a      	ldrb	r2, [r3, #0]
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	3306      	adds	r3, #6
 800b878:	404a      	eors	r2, r1
 800b87a:	b2d2      	uxtb	r2, r2
 800b87c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	3307      	adds	r3, #7
 800b882:	7819      	ldrb	r1, [r3, #0]
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	3307      	adds	r3, #7
 800b888:	781a      	ldrb	r2, [r3, #0]
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	3307      	adds	r3, #7
 800b88e:	404a      	eors	r2, r1
 800b890:	b2d2      	uxtb	r2, r2
 800b892:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	3308      	adds	r3, #8
 800b898:	7819      	ldrb	r1, [r3, #0]
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	3308      	adds	r3, #8
 800b89e:	781a      	ldrb	r2, [r3, #0]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	3308      	adds	r3, #8
 800b8a4:	404a      	eors	r2, r1
 800b8a6:	b2d2      	uxtb	r2, r2
 800b8a8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	3309      	adds	r3, #9
 800b8ae:	7819      	ldrb	r1, [r3, #0]
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	3309      	adds	r3, #9
 800b8b4:	781a      	ldrb	r2, [r3, #0]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	3309      	adds	r3, #9
 800b8ba:	404a      	eors	r2, r1
 800b8bc:	b2d2      	uxtb	r2, r2
 800b8be:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	330a      	adds	r3, #10
 800b8c4:	7819      	ldrb	r1, [r3, #0]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	330a      	adds	r3, #10
 800b8ca:	781a      	ldrb	r2, [r3, #0]
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	330a      	adds	r3, #10
 800b8d0:	404a      	eors	r2, r1
 800b8d2:	b2d2      	uxtb	r2, r2
 800b8d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	330b      	adds	r3, #11
 800b8da:	7819      	ldrb	r1, [r3, #0]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	330b      	adds	r3, #11
 800b8e0:	781a      	ldrb	r2, [r3, #0]
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	330b      	adds	r3, #11
 800b8e6:	404a      	eors	r2, r1
 800b8e8:	b2d2      	uxtb	r2, r2
 800b8ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	330c      	adds	r3, #12
 800b8f0:	7819      	ldrb	r1, [r3, #0]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	330c      	adds	r3, #12
 800b8f6:	781a      	ldrb	r2, [r3, #0]
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	330c      	adds	r3, #12
 800b8fc:	404a      	eors	r2, r1
 800b8fe:	b2d2      	uxtb	r2, r2
 800b900:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	330d      	adds	r3, #13
 800b906:	7819      	ldrb	r1, [r3, #0]
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	330d      	adds	r3, #13
 800b90c:	781a      	ldrb	r2, [r3, #0]
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	330d      	adds	r3, #13
 800b912:	404a      	eors	r2, r1
 800b914:	b2d2      	uxtb	r2, r2
 800b916:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	330e      	adds	r3, #14
 800b91c:	7819      	ldrb	r1, [r3, #0]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	330e      	adds	r3, #14
 800b922:	781a      	ldrb	r2, [r3, #0]
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	330e      	adds	r3, #14
 800b928:	404a      	eors	r2, r1
 800b92a:	b2d2      	uxtb	r2, r2
 800b92c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	330f      	adds	r3, #15
 800b932:	7819      	ldrb	r1, [r3, #0]
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	330f      	adds	r3, #15
 800b938:	781a      	ldrb	r2, [r3, #0]
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	330f      	adds	r3, #15
 800b93e:	404a      	eors	r2, r1
 800b940:	b2d2      	uxtb	r2, r2
 800b942:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800b944:	bf00      	nop
 800b946:	3714      	adds	r7, #20
 800b948:	46bd      	mov	sp, r7
 800b94a:	bc80      	pop	{r7}
 800b94c:	4770      	bx	lr

0800b94e <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800b94e:	b580      	push	{r7, lr}
 800b950:	b082      	sub	sp, #8
 800b952:	af00      	add	r7, sp, #0
 800b954:	6078      	str	r0, [r7, #4]
 800b956:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800b958:	6839      	ldr	r1, [r7, #0]
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f7ff fe88 	bl	800b670 <xor_block>
}
 800b960:	bf00      	nop
 800b962:	3708      	adds	r7, #8
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}

0800b968 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800b968:	b480      	push	{r7}
 800b96a:	b085      	sub	sp, #20
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	781b      	ldrb	r3, [r3, #0]
 800b974:	461a      	mov	r2, r3
 800b976:	4b48      	ldr	r3, [pc, #288]	; (800ba98 <shift_sub_rows+0x130>)
 800b978:	5c9a      	ldrb	r2, [r3, r2]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	701a      	strb	r2, [r3, #0]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	3304      	adds	r3, #4
 800b982:	781b      	ldrb	r3, [r3, #0]
 800b984:	4619      	mov	r1, r3
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	3304      	adds	r3, #4
 800b98a:	4a43      	ldr	r2, [pc, #268]	; (800ba98 <shift_sub_rows+0x130>)
 800b98c:	5c52      	ldrb	r2, [r2, r1]
 800b98e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	3308      	adds	r3, #8
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	4619      	mov	r1, r3
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	3308      	adds	r3, #8
 800b99c:	4a3e      	ldr	r2, [pc, #248]	; (800ba98 <shift_sub_rows+0x130>)
 800b99e:	5c52      	ldrb	r2, [r2, r1]
 800b9a0:	701a      	strb	r2, [r3, #0]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	330c      	adds	r3, #12
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	330c      	adds	r3, #12
 800b9ae:	4a3a      	ldr	r2, [pc, #232]	; (800ba98 <shift_sub_rows+0x130>)
 800b9b0:	5c52      	ldrb	r2, [r2, r1]
 800b9b2:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	785b      	ldrb	r3, [r3, #1]
 800b9b8:	73fb      	strb	r3, [r7, #15]
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	3305      	adds	r3, #5
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	4619      	mov	r1, r3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	3301      	adds	r3, #1
 800b9c6:	4a34      	ldr	r2, [pc, #208]	; (800ba98 <shift_sub_rows+0x130>)
 800b9c8:	5c52      	ldrb	r2, [r2, r1]
 800b9ca:	701a      	strb	r2, [r3, #0]
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	3309      	adds	r3, #9
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	3305      	adds	r3, #5
 800b9d8:	4a2f      	ldr	r2, [pc, #188]	; (800ba98 <shift_sub_rows+0x130>)
 800b9da:	5c52      	ldrb	r2, [r2, r1]
 800b9dc:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	330d      	adds	r3, #13
 800b9e2:	781b      	ldrb	r3, [r3, #0]
 800b9e4:	4619      	mov	r1, r3
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	3309      	adds	r3, #9
 800b9ea:	4a2b      	ldr	r2, [pc, #172]	; (800ba98 <shift_sub_rows+0x130>)
 800b9ec:	5c52      	ldrb	r2, [r2, r1]
 800b9ee:	701a      	strb	r2, [r3, #0]
 800b9f0:	7bfa      	ldrb	r2, [r7, #15]
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	330d      	adds	r3, #13
 800b9f6:	4928      	ldr	r1, [pc, #160]	; (800ba98 <shift_sub_rows+0x130>)
 800b9f8:	5c8a      	ldrb	r2, [r1, r2]
 800b9fa:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	789b      	ldrb	r3, [r3, #2]
 800ba00:	73fb      	strb	r3, [r7, #15]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	330a      	adds	r3, #10
 800ba06:	781b      	ldrb	r3, [r3, #0]
 800ba08:	4619      	mov	r1, r3
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	3302      	adds	r3, #2
 800ba0e:	4a22      	ldr	r2, [pc, #136]	; (800ba98 <shift_sub_rows+0x130>)
 800ba10:	5c52      	ldrb	r2, [r2, r1]
 800ba12:	701a      	strb	r2, [r3, #0]
 800ba14:	7bfa      	ldrb	r2, [r7, #15]
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	330a      	adds	r3, #10
 800ba1a:	491f      	ldr	r1, [pc, #124]	; (800ba98 <shift_sub_rows+0x130>)
 800ba1c:	5c8a      	ldrb	r2, [r1, r2]
 800ba1e:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	799b      	ldrb	r3, [r3, #6]
 800ba24:	73fb      	strb	r3, [r7, #15]
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	330e      	adds	r3, #14
 800ba2a:	781b      	ldrb	r3, [r3, #0]
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	3306      	adds	r3, #6
 800ba32:	4a19      	ldr	r2, [pc, #100]	; (800ba98 <shift_sub_rows+0x130>)
 800ba34:	5c52      	ldrb	r2, [r2, r1]
 800ba36:	701a      	strb	r2, [r3, #0]
 800ba38:	7bfa      	ldrb	r2, [r7, #15]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	330e      	adds	r3, #14
 800ba3e:	4916      	ldr	r1, [pc, #88]	; (800ba98 <shift_sub_rows+0x130>)
 800ba40:	5c8a      	ldrb	r2, [r1, r2]
 800ba42:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	7bdb      	ldrb	r3, [r3, #15]
 800ba48:	73fb      	strb	r3, [r7, #15]
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	330b      	adds	r3, #11
 800ba4e:	781b      	ldrb	r3, [r3, #0]
 800ba50:	4619      	mov	r1, r3
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	330f      	adds	r3, #15
 800ba56:	4a10      	ldr	r2, [pc, #64]	; (800ba98 <shift_sub_rows+0x130>)
 800ba58:	5c52      	ldrb	r2, [r2, r1]
 800ba5a:	701a      	strb	r2, [r3, #0]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	3307      	adds	r3, #7
 800ba60:	781b      	ldrb	r3, [r3, #0]
 800ba62:	4619      	mov	r1, r3
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	330b      	adds	r3, #11
 800ba68:	4a0b      	ldr	r2, [pc, #44]	; (800ba98 <shift_sub_rows+0x130>)
 800ba6a:	5c52      	ldrb	r2, [r2, r1]
 800ba6c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	3303      	adds	r3, #3
 800ba72:	781b      	ldrb	r3, [r3, #0]
 800ba74:	4619      	mov	r1, r3
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	3307      	adds	r3, #7
 800ba7a:	4a07      	ldr	r2, [pc, #28]	; (800ba98 <shift_sub_rows+0x130>)
 800ba7c:	5c52      	ldrb	r2, [r2, r1]
 800ba7e:	701a      	strb	r2, [r3, #0]
 800ba80:	7bfa      	ldrb	r2, [r7, #15]
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	3303      	adds	r3, #3
 800ba86:	4904      	ldr	r1, [pc, #16]	; (800ba98 <shift_sub_rows+0x130>)
 800ba88:	5c8a      	ldrb	r2, [r1, r2]
 800ba8a:	701a      	strb	r2, [r3, #0]
}
 800ba8c:	bf00      	nop
 800ba8e:	3714      	adds	r7, #20
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bc80      	pop	{r7}
 800ba94:	4770      	bx	lr
 800ba96:	bf00      	nop
 800ba98:	0801e9a4 	.word	0x0801e9a4

0800ba9c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b086      	sub	sp, #24
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800baa4:	f107 0308 	add.w	r3, r7, #8
 800baa8:	6879      	ldr	r1, [r7, #4]
 800baaa:	4618      	mov	r0, r3
 800baac:	f7ff fd6c 	bl	800b588 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800bab0:	7a3b      	ldrb	r3, [r7, #8]
 800bab2:	461a      	mov	r2, r3
 800bab4:	4b9a      	ldr	r3, [pc, #616]	; (800bd20 <mix_sub_columns+0x284>)
 800bab6:	5c9a      	ldrb	r2, [r3, r2]
 800bab8:	7b7b      	ldrb	r3, [r7, #13]
 800baba:	4619      	mov	r1, r3
 800babc:	4b99      	ldr	r3, [pc, #612]	; (800bd24 <mix_sub_columns+0x288>)
 800babe:	5c5b      	ldrb	r3, [r3, r1]
 800bac0:	4053      	eors	r3, r2
 800bac2:	b2da      	uxtb	r2, r3
 800bac4:	7cbb      	ldrb	r3, [r7, #18]
 800bac6:	4619      	mov	r1, r3
 800bac8:	4b97      	ldr	r3, [pc, #604]	; (800bd28 <mix_sub_columns+0x28c>)
 800baca:	5c5b      	ldrb	r3, [r3, r1]
 800bacc:	4053      	eors	r3, r2
 800bace:	b2da      	uxtb	r2, r3
 800bad0:	7dfb      	ldrb	r3, [r7, #23]
 800bad2:	4619      	mov	r1, r3
 800bad4:	4b94      	ldr	r3, [pc, #592]	; (800bd28 <mix_sub_columns+0x28c>)
 800bad6:	5c5b      	ldrb	r3, [r3, r1]
 800bad8:	4053      	eors	r3, r2
 800bada:	b2da      	uxtb	r2, r3
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800bae0:	7a3b      	ldrb	r3, [r7, #8]
 800bae2:	461a      	mov	r2, r3
 800bae4:	4b90      	ldr	r3, [pc, #576]	; (800bd28 <mix_sub_columns+0x28c>)
 800bae6:	5c9a      	ldrb	r2, [r3, r2]
 800bae8:	7b7b      	ldrb	r3, [r7, #13]
 800baea:	4619      	mov	r1, r3
 800baec:	4b8c      	ldr	r3, [pc, #560]	; (800bd20 <mix_sub_columns+0x284>)
 800baee:	5c5b      	ldrb	r3, [r3, r1]
 800baf0:	4053      	eors	r3, r2
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	7cbb      	ldrb	r3, [r7, #18]
 800baf6:	4619      	mov	r1, r3
 800baf8:	4b8a      	ldr	r3, [pc, #552]	; (800bd24 <mix_sub_columns+0x288>)
 800bafa:	5c5b      	ldrb	r3, [r3, r1]
 800bafc:	4053      	eors	r3, r2
 800bafe:	b2d9      	uxtb	r1, r3
 800bb00:	7dfb      	ldrb	r3, [r7, #23]
 800bb02:	461a      	mov	r2, r3
 800bb04:	4b88      	ldr	r3, [pc, #544]	; (800bd28 <mix_sub_columns+0x28c>)
 800bb06:	5c9a      	ldrb	r2, [r3, r2]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	404a      	eors	r2, r1
 800bb0e:	b2d2      	uxtb	r2, r2
 800bb10:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800bb12:	7a3b      	ldrb	r3, [r7, #8]
 800bb14:	461a      	mov	r2, r3
 800bb16:	4b84      	ldr	r3, [pc, #528]	; (800bd28 <mix_sub_columns+0x28c>)
 800bb18:	5c9a      	ldrb	r2, [r3, r2]
 800bb1a:	7b7b      	ldrb	r3, [r7, #13]
 800bb1c:	4619      	mov	r1, r3
 800bb1e:	4b82      	ldr	r3, [pc, #520]	; (800bd28 <mix_sub_columns+0x28c>)
 800bb20:	5c5b      	ldrb	r3, [r3, r1]
 800bb22:	4053      	eors	r3, r2
 800bb24:	b2da      	uxtb	r2, r3
 800bb26:	7cbb      	ldrb	r3, [r7, #18]
 800bb28:	4619      	mov	r1, r3
 800bb2a:	4b7d      	ldr	r3, [pc, #500]	; (800bd20 <mix_sub_columns+0x284>)
 800bb2c:	5c5b      	ldrb	r3, [r3, r1]
 800bb2e:	4053      	eors	r3, r2
 800bb30:	b2d9      	uxtb	r1, r3
 800bb32:	7dfb      	ldrb	r3, [r7, #23]
 800bb34:	461a      	mov	r2, r3
 800bb36:	4b7b      	ldr	r3, [pc, #492]	; (800bd24 <mix_sub_columns+0x288>)
 800bb38:	5c9a      	ldrb	r2, [r3, r2]
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	3302      	adds	r3, #2
 800bb3e:	404a      	eors	r2, r1
 800bb40:	b2d2      	uxtb	r2, r2
 800bb42:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800bb44:	7a3b      	ldrb	r3, [r7, #8]
 800bb46:	461a      	mov	r2, r3
 800bb48:	4b76      	ldr	r3, [pc, #472]	; (800bd24 <mix_sub_columns+0x288>)
 800bb4a:	5c9a      	ldrb	r2, [r3, r2]
 800bb4c:	7b7b      	ldrb	r3, [r7, #13]
 800bb4e:	4619      	mov	r1, r3
 800bb50:	4b75      	ldr	r3, [pc, #468]	; (800bd28 <mix_sub_columns+0x28c>)
 800bb52:	5c5b      	ldrb	r3, [r3, r1]
 800bb54:	4053      	eors	r3, r2
 800bb56:	b2da      	uxtb	r2, r3
 800bb58:	7cbb      	ldrb	r3, [r7, #18]
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	4b72      	ldr	r3, [pc, #456]	; (800bd28 <mix_sub_columns+0x28c>)
 800bb5e:	5c5b      	ldrb	r3, [r3, r1]
 800bb60:	4053      	eors	r3, r2
 800bb62:	b2d9      	uxtb	r1, r3
 800bb64:	7dfb      	ldrb	r3, [r7, #23]
 800bb66:	461a      	mov	r2, r3
 800bb68:	4b6d      	ldr	r3, [pc, #436]	; (800bd20 <mix_sub_columns+0x284>)
 800bb6a:	5c9a      	ldrb	r2, [r3, r2]
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	3303      	adds	r3, #3
 800bb70:	404a      	eors	r2, r1
 800bb72:	b2d2      	uxtb	r2, r2
 800bb74:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800bb76:	7b3b      	ldrb	r3, [r7, #12]
 800bb78:	461a      	mov	r2, r3
 800bb7a:	4b69      	ldr	r3, [pc, #420]	; (800bd20 <mix_sub_columns+0x284>)
 800bb7c:	5c9a      	ldrb	r2, [r3, r2]
 800bb7e:	7c7b      	ldrb	r3, [r7, #17]
 800bb80:	4619      	mov	r1, r3
 800bb82:	4b68      	ldr	r3, [pc, #416]	; (800bd24 <mix_sub_columns+0x288>)
 800bb84:	5c5b      	ldrb	r3, [r3, r1]
 800bb86:	4053      	eors	r3, r2
 800bb88:	b2da      	uxtb	r2, r3
 800bb8a:	7dbb      	ldrb	r3, [r7, #22]
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	4b66      	ldr	r3, [pc, #408]	; (800bd28 <mix_sub_columns+0x28c>)
 800bb90:	5c5b      	ldrb	r3, [r3, r1]
 800bb92:	4053      	eors	r3, r2
 800bb94:	b2d9      	uxtb	r1, r3
 800bb96:	7afb      	ldrb	r3, [r7, #11]
 800bb98:	461a      	mov	r2, r3
 800bb9a:	4b63      	ldr	r3, [pc, #396]	; (800bd28 <mix_sub_columns+0x28c>)
 800bb9c:	5c9a      	ldrb	r2, [r3, r2]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	3304      	adds	r3, #4
 800bba2:	404a      	eors	r2, r1
 800bba4:	b2d2      	uxtb	r2, r2
 800bba6:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800bba8:	7b3b      	ldrb	r3, [r7, #12]
 800bbaa:	461a      	mov	r2, r3
 800bbac:	4b5e      	ldr	r3, [pc, #376]	; (800bd28 <mix_sub_columns+0x28c>)
 800bbae:	5c9a      	ldrb	r2, [r3, r2]
 800bbb0:	7c7b      	ldrb	r3, [r7, #17]
 800bbb2:	4619      	mov	r1, r3
 800bbb4:	4b5a      	ldr	r3, [pc, #360]	; (800bd20 <mix_sub_columns+0x284>)
 800bbb6:	5c5b      	ldrb	r3, [r3, r1]
 800bbb8:	4053      	eors	r3, r2
 800bbba:	b2da      	uxtb	r2, r3
 800bbbc:	7dbb      	ldrb	r3, [r7, #22]
 800bbbe:	4619      	mov	r1, r3
 800bbc0:	4b58      	ldr	r3, [pc, #352]	; (800bd24 <mix_sub_columns+0x288>)
 800bbc2:	5c5b      	ldrb	r3, [r3, r1]
 800bbc4:	4053      	eors	r3, r2
 800bbc6:	b2d9      	uxtb	r1, r3
 800bbc8:	7afb      	ldrb	r3, [r7, #11]
 800bbca:	461a      	mov	r2, r3
 800bbcc:	4b56      	ldr	r3, [pc, #344]	; (800bd28 <mix_sub_columns+0x28c>)
 800bbce:	5c9a      	ldrb	r2, [r3, r2]
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	3305      	adds	r3, #5
 800bbd4:	404a      	eors	r2, r1
 800bbd6:	b2d2      	uxtb	r2, r2
 800bbd8:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800bbda:	7b3b      	ldrb	r3, [r7, #12]
 800bbdc:	461a      	mov	r2, r3
 800bbde:	4b52      	ldr	r3, [pc, #328]	; (800bd28 <mix_sub_columns+0x28c>)
 800bbe0:	5c9a      	ldrb	r2, [r3, r2]
 800bbe2:	7c7b      	ldrb	r3, [r7, #17]
 800bbe4:	4619      	mov	r1, r3
 800bbe6:	4b50      	ldr	r3, [pc, #320]	; (800bd28 <mix_sub_columns+0x28c>)
 800bbe8:	5c5b      	ldrb	r3, [r3, r1]
 800bbea:	4053      	eors	r3, r2
 800bbec:	b2da      	uxtb	r2, r3
 800bbee:	7dbb      	ldrb	r3, [r7, #22]
 800bbf0:	4619      	mov	r1, r3
 800bbf2:	4b4b      	ldr	r3, [pc, #300]	; (800bd20 <mix_sub_columns+0x284>)
 800bbf4:	5c5b      	ldrb	r3, [r3, r1]
 800bbf6:	4053      	eors	r3, r2
 800bbf8:	b2d9      	uxtb	r1, r3
 800bbfa:	7afb      	ldrb	r3, [r7, #11]
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	4b49      	ldr	r3, [pc, #292]	; (800bd24 <mix_sub_columns+0x288>)
 800bc00:	5c9a      	ldrb	r2, [r3, r2]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	3306      	adds	r3, #6
 800bc06:	404a      	eors	r2, r1
 800bc08:	b2d2      	uxtb	r2, r2
 800bc0a:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800bc0c:	7b3b      	ldrb	r3, [r7, #12]
 800bc0e:	461a      	mov	r2, r3
 800bc10:	4b44      	ldr	r3, [pc, #272]	; (800bd24 <mix_sub_columns+0x288>)
 800bc12:	5c9a      	ldrb	r2, [r3, r2]
 800bc14:	7c7b      	ldrb	r3, [r7, #17]
 800bc16:	4619      	mov	r1, r3
 800bc18:	4b43      	ldr	r3, [pc, #268]	; (800bd28 <mix_sub_columns+0x28c>)
 800bc1a:	5c5b      	ldrb	r3, [r3, r1]
 800bc1c:	4053      	eors	r3, r2
 800bc1e:	b2da      	uxtb	r2, r3
 800bc20:	7dbb      	ldrb	r3, [r7, #22]
 800bc22:	4619      	mov	r1, r3
 800bc24:	4b40      	ldr	r3, [pc, #256]	; (800bd28 <mix_sub_columns+0x28c>)
 800bc26:	5c5b      	ldrb	r3, [r3, r1]
 800bc28:	4053      	eors	r3, r2
 800bc2a:	b2d9      	uxtb	r1, r3
 800bc2c:	7afb      	ldrb	r3, [r7, #11]
 800bc2e:	461a      	mov	r2, r3
 800bc30:	4b3b      	ldr	r3, [pc, #236]	; (800bd20 <mix_sub_columns+0x284>)
 800bc32:	5c9a      	ldrb	r2, [r3, r2]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	3307      	adds	r3, #7
 800bc38:	404a      	eors	r2, r1
 800bc3a:	b2d2      	uxtb	r2, r2
 800bc3c:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800bc3e:	7c3b      	ldrb	r3, [r7, #16]
 800bc40:	461a      	mov	r2, r3
 800bc42:	4b37      	ldr	r3, [pc, #220]	; (800bd20 <mix_sub_columns+0x284>)
 800bc44:	5c9a      	ldrb	r2, [r3, r2]
 800bc46:	7d7b      	ldrb	r3, [r7, #21]
 800bc48:	4619      	mov	r1, r3
 800bc4a:	4b36      	ldr	r3, [pc, #216]	; (800bd24 <mix_sub_columns+0x288>)
 800bc4c:	5c5b      	ldrb	r3, [r3, r1]
 800bc4e:	4053      	eors	r3, r2
 800bc50:	b2da      	uxtb	r2, r3
 800bc52:	7abb      	ldrb	r3, [r7, #10]
 800bc54:	4619      	mov	r1, r3
 800bc56:	4b34      	ldr	r3, [pc, #208]	; (800bd28 <mix_sub_columns+0x28c>)
 800bc58:	5c5b      	ldrb	r3, [r3, r1]
 800bc5a:	4053      	eors	r3, r2
 800bc5c:	b2d9      	uxtb	r1, r3
 800bc5e:	7bfb      	ldrb	r3, [r7, #15]
 800bc60:	461a      	mov	r2, r3
 800bc62:	4b31      	ldr	r3, [pc, #196]	; (800bd28 <mix_sub_columns+0x28c>)
 800bc64:	5c9a      	ldrb	r2, [r3, r2]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	3308      	adds	r3, #8
 800bc6a:	404a      	eors	r2, r1
 800bc6c:	b2d2      	uxtb	r2, r2
 800bc6e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800bc70:	7c3b      	ldrb	r3, [r7, #16]
 800bc72:	461a      	mov	r2, r3
 800bc74:	4b2c      	ldr	r3, [pc, #176]	; (800bd28 <mix_sub_columns+0x28c>)
 800bc76:	5c9a      	ldrb	r2, [r3, r2]
 800bc78:	7d7b      	ldrb	r3, [r7, #21]
 800bc7a:	4619      	mov	r1, r3
 800bc7c:	4b28      	ldr	r3, [pc, #160]	; (800bd20 <mix_sub_columns+0x284>)
 800bc7e:	5c5b      	ldrb	r3, [r3, r1]
 800bc80:	4053      	eors	r3, r2
 800bc82:	b2da      	uxtb	r2, r3
 800bc84:	7abb      	ldrb	r3, [r7, #10]
 800bc86:	4619      	mov	r1, r3
 800bc88:	4b26      	ldr	r3, [pc, #152]	; (800bd24 <mix_sub_columns+0x288>)
 800bc8a:	5c5b      	ldrb	r3, [r3, r1]
 800bc8c:	4053      	eors	r3, r2
 800bc8e:	b2d9      	uxtb	r1, r3
 800bc90:	7bfb      	ldrb	r3, [r7, #15]
 800bc92:	461a      	mov	r2, r3
 800bc94:	4b24      	ldr	r3, [pc, #144]	; (800bd28 <mix_sub_columns+0x28c>)
 800bc96:	5c9a      	ldrb	r2, [r3, r2]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	3309      	adds	r3, #9
 800bc9c:	404a      	eors	r2, r1
 800bc9e:	b2d2      	uxtb	r2, r2
 800bca0:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800bca2:	7c3b      	ldrb	r3, [r7, #16]
 800bca4:	461a      	mov	r2, r3
 800bca6:	4b20      	ldr	r3, [pc, #128]	; (800bd28 <mix_sub_columns+0x28c>)
 800bca8:	5c9a      	ldrb	r2, [r3, r2]
 800bcaa:	7d7b      	ldrb	r3, [r7, #21]
 800bcac:	4619      	mov	r1, r3
 800bcae:	4b1e      	ldr	r3, [pc, #120]	; (800bd28 <mix_sub_columns+0x28c>)
 800bcb0:	5c5b      	ldrb	r3, [r3, r1]
 800bcb2:	4053      	eors	r3, r2
 800bcb4:	b2da      	uxtb	r2, r3
 800bcb6:	7abb      	ldrb	r3, [r7, #10]
 800bcb8:	4619      	mov	r1, r3
 800bcba:	4b19      	ldr	r3, [pc, #100]	; (800bd20 <mix_sub_columns+0x284>)
 800bcbc:	5c5b      	ldrb	r3, [r3, r1]
 800bcbe:	4053      	eors	r3, r2
 800bcc0:	b2d9      	uxtb	r1, r3
 800bcc2:	7bfb      	ldrb	r3, [r7, #15]
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	4b17      	ldr	r3, [pc, #92]	; (800bd24 <mix_sub_columns+0x288>)
 800bcc8:	5c9a      	ldrb	r2, [r3, r2]
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	330a      	adds	r3, #10
 800bcce:	404a      	eors	r2, r1
 800bcd0:	b2d2      	uxtb	r2, r2
 800bcd2:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800bcd4:	7c3b      	ldrb	r3, [r7, #16]
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	4b12      	ldr	r3, [pc, #72]	; (800bd24 <mix_sub_columns+0x288>)
 800bcda:	5c9a      	ldrb	r2, [r3, r2]
 800bcdc:	7d7b      	ldrb	r3, [r7, #21]
 800bcde:	4619      	mov	r1, r3
 800bce0:	4b11      	ldr	r3, [pc, #68]	; (800bd28 <mix_sub_columns+0x28c>)
 800bce2:	5c5b      	ldrb	r3, [r3, r1]
 800bce4:	4053      	eors	r3, r2
 800bce6:	b2da      	uxtb	r2, r3
 800bce8:	7abb      	ldrb	r3, [r7, #10]
 800bcea:	4619      	mov	r1, r3
 800bcec:	4b0e      	ldr	r3, [pc, #56]	; (800bd28 <mix_sub_columns+0x28c>)
 800bcee:	5c5b      	ldrb	r3, [r3, r1]
 800bcf0:	4053      	eors	r3, r2
 800bcf2:	b2d9      	uxtb	r1, r3
 800bcf4:	7bfb      	ldrb	r3, [r7, #15]
 800bcf6:	461a      	mov	r2, r3
 800bcf8:	4b09      	ldr	r3, [pc, #36]	; (800bd20 <mix_sub_columns+0x284>)
 800bcfa:	5c9a      	ldrb	r2, [r3, r2]
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	330b      	adds	r3, #11
 800bd00:	404a      	eors	r2, r1
 800bd02:	b2d2      	uxtb	r2, r2
 800bd04:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800bd06:	7d3b      	ldrb	r3, [r7, #20]
 800bd08:	461a      	mov	r2, r3
 800bd0a:	4b05      	ldr	r3, [pc, #20]	; (800bd20 <mix_sub_columns+0x284>)
 800bd0c:	5c9a      	ldrb	r2, [r3, r2]
 800bd0e:	7a7b      	ldrb	r3, [r7, #9]
 800bd10:	4619      	mov	r1, r3
 800bd12:	4b04      	ldr	r3, [pc, #16]	; (800bd24 <mix_sub_columns+0x288>)
 800bd14:	5c5b      	ldrb	r3, [r3, r1]
 800bd16:	4053      	eors	r3, r2
 800bd18:	b2da      	uxtb	r2, r3
 800bd1a:	7bbb      	ldrb	r3, [r7, #14]
 800bd1c:	4619      	mov	r1, r3
 800bd1e:	e005      	b.n	800bd2c <mix_sub_columns+0x290>
 800bd20:	0801eaa4 	.word	0x0801eaa4
 800bd24:	0801eba4 	.word	0x0801eba4
 800bd28:	0801e9a4 	.word	0x0801e9a4
 800bd2c:	4b2d      	ldr	r3, [pc, #180]	; (800bde4 <mix_sub_columns+0x348>)
 800bd2e:	5c5b      	ldrb	r3, [r3, r1]
 800bd30:	4053      	eors	r3, r2
 800bd32:	b2d9      	uxtb	r1, r3
 800bd34:	7cfb      	ldrb	r3, [r7, #19]
 800bd36:	461a      	mov	r2, r3
 800bd38:	4b2a      	ldr	r3, [pc, #168]	; (800bde4 <mix_sub_columns+0x348>)
 800bd3a:	5c9a      	ldrb	r2, [r3, r2]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	330c      	adds	r3, #12
 800bd40:	404a      	eors	r2, r1
 800bd42:	b2d2      	uxtb	r2, r2
 800bd44:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800bd46:	7d3b      	ldrb	r3, [r7, #20]
 800bd48:	461a      	mov	r2, r3
 800bd4a:	4b26      	ldr	r3, [pc, #152]	; (800bde4 <mix_sub_columns+0x348>)
 800bd4c:	5c9a      	ldrb	r2, [r3, r2]
 800bd4e:	7a7b      	ldrb	r3, [r7, #9]
 800bd50:	4619      	mov	r1, r3
 800bd52:	4b25      	ldr	r3, [pc, #148]	; (800bde8 <mix_sub_columns+0x34c>)
 800bd54:	5c5b      	ldrb	r3, [r3, r1]
 800bd56:	4053      	eors	r3, r2
 800bd58:	b2da      	uxtb	r2, r3
 800bd5a:	7bbb      	ldrb	r3, [r7, #14]
 800bd5c:	4619      	mov	r1, r3
 800bd5e:	4b23      	ldr	r3, [pc, #140]	; (800bdec <mix_sub_columns+0x350>)
 800bd60:	5c5b      	ldrb	r3, [r3, r1]
 800bd62:	4053      	eors	r3, r2
 800bd64:	b2d9      	uxtb	r1, r3
 800bd66:	7cfb      	ldrb	r3, [r7, #19]
 800bd68:	461a      	mov	r2, r3
 800bd6a:	4b1e      	ldr	r3, [pc, #120]	; (800bde4 <mix_sub_columns+0x348>)
 800bd6c:	5c9a      	ldrb	r2, [r3, r2]
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	330d      	adds	r3, #13
 800bd72:	404a      	eors	r2, r1
 800bd74:	b2d2      	uxtb	r2, r2
 800bd76:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800bd78:	7d3b      	ldrb	r3, [r7, #20]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	4b19      	ldr	r3, [pc, #100]	; (800bde4 <mix_sub_columns+0x348>)
 800bd7e:	5c9a      	ldrb	r2, [r3, r2]
 800bd80:	7a7b      	ldrb	r3, [r7, #9]
 800bd82:	4619      	mov	r1, r3
 800bd84:	4b17      	ldr	r3, [pc, #92]	; (800bde4 <mix_sub_columns+0x348>)
 800bd86:	5c5b      	ldrb	r3, [r3, r1]
 800bd88:	4053      	eors	r3, r2
 800bd8a:	b2da      	uxtb	r2, r3
 800bd8c:	7bbb      	ldrb	r3, [r7, #14]
 800bd8e:	4619      	mov	r1, r3
 800bd90:	4b15      	ldr	r3, [pc, #84]	; (800bde8 <mix_sub_columns+0x34c>)
 800bd92:	5c5b      	ldrb	r3, [r3, r1]
 800bd94:	4053      	eors	r3, r2
 800bd96:	b2d9      	uxtb	r1, r3
 800bd98:	7cfb      	ldrb	r3, [r7, #19]
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	4b13      	ldr	r3, [pc, #76]	; (800bdec <mix_sub_columns+0x350>)
 800bd9e:	5c9a      	ldrb	r2, [r3, r2]
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	330e      	adds	r3, #14
 800bda4:	404a      	eors	r2, r1
 800bda6:	b2d2      	uxtb	r2, r2
 800bda8:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800bdaa:	7d3b      	ldrb	r3, [r7, #20]
 800bdac:	461a      	mov	r2, r3
 800bdae:	4b0f      	ldr	r3, [pc, #60]	; (800bdec <mix_sub_columns+0x350>)
 800bdb0:	5c9a      	ldrb	r2, [r3, r2]
 800bdb2:	7a7b      	ldrb	r3, [r7, #9]
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	4b0b      	ldr	r3, [pc, #44]	; (800bde4 <mix_sub_columns+0x348>)
 800bdb8:	5c5b      	ldrb	r3, [r3, r1]
 800bdba:	4053      	eors	r3, r2
 800bdbc:	b2da      	uxtb	r2, r3
 800bdbe:	7bbb      	ldrb	r3, [r7, #14]
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	4b08      	ldr	r3, [pc, #32]	; (800bde4 <mix_sub_columns+0x348>)
 800bdc4:	5c5b      	ldrb	r3, [r3, r1]
 800bdc6:	4053      	eors	r3, r2
 800bdc8:	b2d9      	uxtb	r1, r3
 800bdca:	7cfb      	ldrb	r3, [r7, #19]
 800bdcc:	461a      	mov	r2, r3
 800bdce:	4b06      	ldr	r3, [pc, #24]	; (800bde8 <mix_sub_columns+0x34c>)
 800bdd0:	5c9a      	ldrb	r2, [r3, r2]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	330f      	adds	r3, #15
 800bdd6:	404a      	eors	r2, r1
 800bdd8:	b2d2      	uxtb	r2, r2
 800bdda:	701a      	strb	r2, [r3, #0]
  }
 800bddc:	bf00      	nop
 800bdde:	3718      	adds	r7, #24
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}
 800bde4:	0801e9a4 	.word	0x0801e9a4
 800bde8:	0801eaa4 	.word	0x0801eaa4
 800bdec:	0801eba4 	.word	0x0801eba4

0800bdf0 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b086      	sub	sp, #24
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	60f8      	str	r0, [r7, #12]
 800bdf8:	460b      	mov	r3, r1
 800bdfa:	607a      	str	r2, [r7, #4]
 800bdfc:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800bdfe:	7afb      	ldrb	r3, [r7, #11]
 800be00:	3b10      	subs	r3, #16
 800be02:	2b10      	cmp	r3, #16
 800be04:	bf8c      	ite	hi
 800be06:	2201      	movhi	r2, #1
 800be08:	2200      	movls	r2, #0
 800be0a:	b2d2      	uxtb	r2, r2
 800be0c:	2a00      	cmp	r2, #0
 800be0e:	d10d      	bne.n	800be2c <lorawan_aes_set_key+0x3c>
 800be10:	2201      	movs	r2, #1
 800be12:	fa02 f303 	lsl.w	r3, r2, r3
 800be16:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800be1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800be1e:	2b00      	cmp	r3, #0
 800be20:	bf14      	ite	ne
 800be22:	2301      	movne	r3, #1
 800be24:	2300      	moveq	r3, #0
 800be26:	b2db      	uxtb	r3, r3
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d105      	bne.n	800be38 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	2200      	movs	r2, #0
 800be30:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800be34:	23ff      	movs	r3, #255	; 0xff
 800be36:	e0b2      	b.n	800bf9e <lorawan_aes_set_key+0x1ae>
        break;
 800be38:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	7afa      	ldrb	r2, [r7, #11]
 800be3e:	68f9      	ldr	r1, [r7, #12]
 800be40:	4618      	mov	r0, r3
 800be42:	f7ff fbfa 	bl	800b63a <copy_block_nn>
    hi = (keylen + 28) << 2;
 800be46:	7afb      	ldrb	r3, [r7, #11]
 800be48:	331c      	adds	r3, #28
 800be4a:	b2db      	uxtb	r3, r3
 800be4c:	009b      	lsls	r3, r3, #2
 800be4e:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800be50:	7c7b      	ldrb	r3, [r7, #17]
 800be52:	091b      	lsrs	r3, r3, #4
 800be54:	b2db      	uxtb	r3, r3
 800be56:	3b01      	subs	r3, #1
 800be58:	b2da      	uxtb	r2, r3
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800be60:	7afb      	ldrb	r3, [r7, #11]
 800be62:	75fb      	strb	r3, [r7, #23]
 800be64:	2301      	movs	r3, #1
 800be66:	75bb      	strb	r3, [r7, #22]
 800be68:	e093      	b.n	800bf92 <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800be6a:	7dfb      	ldrb	r3, [r7, #23]
 800be6c:	3b04      	subs	r3, #4
 800be6e:	687a      	ldr	r2, [r7, #4]
 800be70:	5cd3      	ldrb	r3, [r2, r3]
 800be72:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800be74:	7dfb      	ldrb	r3, [r7, #23]
 800be76:	3b03      	subs	r3, #3
 800be78:	687a      	ldr	r2, [r7, #4]
 800be7a:	5cd3      	ldrb	r3, [r2, r3]
 800be7c:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800be7e:	7dfb      	ldrb	r3, [r7, #23]
 800be80:	3b02      	subs	r3, #2
 800be82:	687a      	ldr	r2, [r7, #4]
 800be84:	5cd3      	ldrb	r3, [r2, r3]
 800be86:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800be88:	7dfb      	ldrb	r3, [r7, #23]
 800be8a:	3b01      	subs	r3, #1
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	5cd3      	ldrb	r3, [r2, r3]
 800be90:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800be92:	7dfb      	ldrb	r3, [r7, #23]
 800be94:	7afa      	ldrb	r2, [r7, #11]
 800be96:	fbb3 f1f2 	udiv	r1, r3, r2
 800be9a:	fb01 f202 	mul.w	r2, r1, r2
 800be9e:	1a9b      	subs	r3, r3, r2
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d127      	bne.n	800bef6 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 800bea6:	7d7b      	ldrb	r3, [r7, #21]
 800bea8:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800beaa:	7d3b      	ldrb	r3, [r7, #20]
 800beac:	4a3e      	ldr	r2, [pc, #248]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800beae:	5cd2      	ldrb	r2, [r2, r3]
 800beb0:	7dbb      	ldrb	r3, [r7, #22]
 800beb2:	4053      	eors	r3, r2
 800beb4:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800beb6:	7cfb      	ldrb	r3, [r7, #19]
 800beb8:	4a3b      	ldr	r2, [pc, #236]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800beba:	5cd3      	ldrb	r3, [r2, r3]
 800bebc:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800bebe:	7cbb      	ldrb	r3, [r7, #18]
 800bec0:	4a39      	ldr	r2, [pc, #228]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800bec2:	5cd3      	ldrb	r3, [r2, r3]
 800bec4:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800bec6:	7c3b      	ldrb	r3, [r7, #16]
 800bec8:	4a37      	ldr	r2, [pc, #220]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800beca:	5cd3      	ldrb	r3, [r2, r3]
 800becc:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800bece:	7dbb      	ldrb	r3, [r7, #22]
 800bed0:	005b      	lsls	r3, r3, #1
 800bed2:	b25a      	sxtb	r2, r3
 800bed4:	7dbb      	ldrb	r3, [r7, #22]
 800bed6:	09db      	lsrs	r3, r3, #7
 800bed8:	b2db      	uxtb	r3, r3
 800beda:	4619      	mov	r1, r3
 800bedc:	0049      	lsls	r1, r1, #1
 800bede:	440b      	add	r3, r1
 800bee0:	4619      	mov	r1, r3
 800bee2:	00c8      	lsls	r0, r1, #3
 800bee4:	4619      	mov	r1, r3
 800bee6:	4603      	mov	r3, r0
 800bee8:	440b      	add	r3, r1
 800beea:	b2db      	uxtb	r3, r3
 800beec:	b25b      	sxtb	r3, r3
 800beee:	4053      	eors	r3, r2
 800bef0:	b25b      	sxtb	r3, r3
 800bef2:	75bb      	strb	r3, [r7, #22]
 800bef4:	e01c      	b.n	800bf30 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800bef6:	7afb      	ldrb	r3, [r7, #11]
 800bef8:	2b18      	cmp	r3, #24
 800befa:	d919      	bls.n	800bf30 <lorawan_aes_set_key+0x140>
 800befc:	7dfb      	ldrb	r3, [r7, #23]
 800befe:	7afa      	ldrb	r2, [r7, #11]
 800bf00:	fbb3 f1f2 	udiv	r1, r3, r2
 800bf04:	fb01 f202 	mul.w	r2, r1, r2
 800bf08:	1a9b      	subs	r3, r3, r2
 800bf0a:	b2db      	uxtb	r3, r3
 800bf0c:	2b10      	cmp	r3, #16
 800bf0e:	d10f      	bne.n	800bf30 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 800bf10:	7d7b      	ldrb	r3, [r7, #21]
 800bf12:	4a25      	ldr	r2, [pc, #148]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800bf14:	5cd3      	ldrb	r3, [r2, r3]
 800bf16:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800bf18:	7d3b      	ldrb	r3, [r7, #20]
 800bf1a:	4a23      	ldr	r2, [pc, #140]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800bf1c:	5cd3      	ldrb	r3, [r2, r3]
 800bf1e:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800bf20:	7cfb      	ldrb	r3, [r7, #19]
 800bf22:	4a21      	ldr	r2, [pc, #132]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800bf24:	5cd3      	ldrb	r3, [r2, r3]
 800bf26:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800bf28:	7cbb      	ldrb	r3, [r7, #18]
 800bf2a:	4a1f      	ldr	r2, [pc, #124]	; (800bfa8 <lorawan_aes_set_key+0x1b8>)
 800bf2c:	5cd3      	ldrb	r3, [r2, r3]
 800bf2e:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800bf30:	7dfa      	ldrb	r2, [r7, #23]
 800bf32:	7afb      	ldrb	r3, [r7, #11]
 800bf34:	1ad3      	subs	r3, r2, r3
 800bf36:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800bf38:	7c3b      	ldrb	r3, [r7, #16]
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	5cd1      	ldrb	r1, [r2, r3]
 800bf3e:	7dfb      	ldrb	r3, [r7, #23]
 800bf40:	7d7a      	ldrb	r2, [r7, #21]
 800bf42:	404a      	eors	r2, r1
 800bf44:	b2d1      	uxtb	r1, r2
 800bf46:	687a      	ldr	r2, [r7, #4]
 800bf48:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800bf4a:	7c3b      	ldrb	r3, [r7, #16]
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	5cd1      	ldrb	r1, [r2, r3]
 800bf52:	7dfb      	ldrb	r3, [r7, #23]
 800bf54:	3301      	adds	r3, #1
 800bf56:	7d3a      	ldrb	r2, [r7, #20]
 800bf58:	404a      	eors	r2, r1
 800bf5a:	b2d1      	uxtb	r1, r2
 800bf5c:	687a      	ldr	r2, [r7, #4]
 800bf5e:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800bf60:	7c3b      	ldrb	r3, [r7, #16]
 800bf62:	3302      	adds	r3, #2
 800bf64:	687a      	ldr	r2, [r7, #4]
 800bf66:	5cd1      	ldrb	r1, [r2, r3]
 800bf68:	7dfb      	ldrb	r3, [r7, #23]
 800bf6a:	3302      	adds	r3, #2
 800bf6c:	7cfa      	ldrb	r2, [r7, #19]
 800bf6e:	404a      	eors	r2, r1
 800bf70:	b2d1      	uxtb	r1, r2
 800bf72:	687a      	ldr	r2, [r7, #4]
 800bf74:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800bf76:	7c3b      	ldrb	r3, [r7, #16]
 800bf78:	3303      	adds	r3, #3
 800bf7a:	687a      	ldr	r2, [r7, #4]
 800bf7c:	5cd1      	ldrb	r1, [r2, r3]
 800bf7e:	7dfb      	ldrb	r3, [r7, #23]
 800bf80:	3303      	adds	r3, #3
 800bf82:	7cba      	ldrb	r2, [r7, #18]
 800bf84:	404a      	eors	r2, r1
 800bf86:	b2d1      	uxtb	r1, r2
 800bf88:	687a      	ldr	r2, [r7, #4]
 800bf8a:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800bf8c:	7dfb      	ldrb	r3, [r7, #23]
 800bf8e:	3304      	adds	r3, #4
 800bf90:	75fb      	strb	r3, [r7, #23]
 800bf92:	7dfa      	ldrb	r2, [r7, #23]
 800bf94:	7c7b      	ldrb	r3, [r7, #17]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	f4ff af67 	bcc.w	800be6a <lorawan_aes_set_key+0x7a>
    }
    return 0;
 800bf9c:	2300      	movs	r3, #0
}
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	3718      	adds	r7, #24
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}
 800bfa6:	bf00      	nop
 800bfa8:	0801e9a4 	.word	0x0801e9a4

0800bfac <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b08a      	sub	sp, #40	; 0x28
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	60f8      	str	r0, [r7, #12]
 800bfb4:	60b9      	str	r1, [r7, #8]
 800bfb6:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d038      	beq.n	800c034 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800bfc2:	687a      	ldr	r2, [r7, #4]
 800bfc4:	f107 0314 	add.w	r3, r7, #20
 800bfc8:	68f9      	ldr	r1, [r7, #12]
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f7ff fc07 	bl	800b7de <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800bfd0:	2301      	movs	r3, #1
 800bfd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bfd6:	e014      	b.n	800c002 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800bfd8:	f107 0314 	add.w	r3, r7, #20
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f7ff fd5d 	bl	800ba9c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bfe8:	0112      	lsls	r2, r2, #4
 800bfea:	441a      	add	r2, r3
 800bfec:	f107 0314 	add.w	r3, r7, #20
 800bff0:	4611      	mov	r1, r2
 800bff2:	4618      	mov	r0, r3
 800bff4:	f7ff fcab 	bl	800b94e <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800bff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bffc:	3301      	adds	r3, #1
 800bffe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800c008:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d3e3      	bcc.n	800bfd8 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800c010:	f107 0314 	add.w	r3, r7, #20
 800c014:	4618      	mov	r0, r3
 800c016:	f7ff fca7 	bl	800b968 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c020:	0112      	lsls	r2, r2, #4
 800c022:	441a      	add	r2, r3
 800c024:	f107 0314 	add.w	r3, r7, #20
 800c028:	4619      	mov	r1, r3
 800c02a:	68b8      	ldr	r0, [r7, #8]
 800c02c:	f7ff fbd7 	bl	800b7de <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800c030:	2300      	movs	r3, #0
 800c032:	e000      	b.n	800c036 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800c034:	23ff      	movs	r3, #255	; 0xff
}
 800c036:	4618      	mov	r0, r3
 800c038:	3728      	adds	r7, #40	; 0x28
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
	...

0800c040 <PrintKey>:
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac);

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t key )
{
 800c040:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c042:	b09d      	sub	sp, #116	; 0x74
 800c044:	af10      	add	r7, sp, #64	; 0x40
 800c046:	4603      	mov	r3, r0
 800c048:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800c04c:	2306      	movs	r3, #6
 800c04e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 800c052:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c056:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c05a:	4611      	mov	r1, r2
 800c05c:	4618      	mov	r0, r3
 800c05e:	f000 f9af 	bl	800c3c0 <SecureElementGetKeyByID>
 800c062:	4603      	mov	r3, r0
 800c064:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
#else
    uint8_t extractable_key[16] = {0};
    retval = SecureElementGetKeyByID(key, (uint8_t*)extractable_key);
#endif /* LORAWAN_KMS */
    if (retval == SECURE_ELEMENT_SUCCESS)
 800c068:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	f040 80b0 	bne.w	800c1d2 <PrintKey+0x192>
    {
        if (key == APP_KEY)
 800c072:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c076:	2b00      	cmp	r3, #0
 800c078:	d106      	bne.n	800c088 <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 800c07a:	4b58      	ldr	r3, [pc, #352]	; (800c1dc <PrintKey+0x19c>)
 800c07c:	2200      	movs	r2, #0
 800c07e:	2100      	movs	r1, #0
 800c080:	2002      	movs	r0, #2
 800c082:	f010 ffbf 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c086:	e056      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 800c088:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d106      	bne.n	800c09e <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 800c090:	4b53      	ldr	r3, [pc, #332]	; (800c1e0 <PrintKey+0x1a0>)
 800c092:	2200      	movs	r2, #0
 800c094:	2100      	movs	r1, #0
 800c096:	2002      	movs	r0, #2
 800c098:	f010 ffb4 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c09c:	e04b      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 800c09e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c0a2:	2b03      	cmp	r3, #3
 800c0a4:	d106      	bne.n	800c0b4 <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 800c0a6:	4b4f      	ldr	r3, [pc, #316]	; (800c1e4 <PrintKey+0x1a4>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	2100      	movs	r1, #0
 800c0ac:	2002      	movs	r0, #2
 800c0ae:	f010 ffa9 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c0b2:	e040      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 800c0b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c0b8:	2b02      	cmp	r3, #2
 800c0ba:	d106      	bne.n	800c0ca <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 800c0bc:	4b4a      	ldr	r3, [pc, #296]	; (800c1e8 <PrintKey+0x1a8>)
 800c0be:	2200      	movs	r2, #0
 800c0c0:	2100      	movs	r1, #0
 800c0c2:	2002      	movs	r0, #2
 800c0c4:	f010 ff9e 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c0c8:	e035      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 800c0ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c0ce:	2b04      	cmp	r3, #4
 800c0d0:	d106      	bne.n	800c0e0 <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 800c0d2:	4b46      	ldr	r3, [pc, #280]	; (800c1ec <PrintKey+0x1ac>)
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	2100      	movs	r1, #0
 800c0d8:	2002      	movs	r0, #2
 800c0da:	f010 ff93 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c0de:	e02a      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 800c0e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c0e4:	2b7f      	cmp	r3, #127	; 0x7f
 800c0e6:	d106      	bne.n	800c0f6 <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 800c0e8:	4b41      	ldr	r3, [pc, #260]	; (800c1f0 <PrintKey+0x1b0>)
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	2100      	movs	r1, #0
 800c0ee:	2002      	movs	r0, #2
 800c0f0:	f010 ff88 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c0f4:	e01f      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 800c0f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c0fa:	2b80      	cmp	r3, #128	; 0x80
 800c0fc:	d106      	bne.n	800c10c <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 800c0fe:	4b3d      	ldr	r3, [pc, #244]	; (800c1f4 <PrintKey+0x1b4>)
 800c100:	2200      	movs	r2, #0
 800c102:	2100      	movs	r1, #0
 800c104:	2002      	movs	r0, #2
 800c106:	f010 ff7d 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c10a:	e014      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 800c10c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c110:	2b81      	cmp	r3, #129	; 0x81
 800c112:	d106      	bne.n	800c122 <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 800c114:	4b38      	ldr	r3, [pc, #224]	; (800c1f8 <PrintKey+0x1b8>)
 800c116:	2200      	movs	r2, #0
 800c118:	2100      	movs	r1, #0
 800c11a:	2002      	movs	r0, #2
 800c11c:	f010 ff72 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 800c120:	e009      	b.n	800c136 <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 800c122:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c126:	2b82      	cmp	r3, #130	; 0x82
 800c128:	d105      	bne.n	800c136 <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 800c12a:	4b34      	ldr	r3, [pc, #208]	; (800c1fc <PrintKey+0x1bc>)
 800c12c:	2200      	movs	r2, #0
 800c12e:	2100      	movs	r1, #0
 800c130:	2002      	movs	r0, #2
 800c132:	f010 ff67 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        }
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c138:	785b      	ldrb	r3, [r3, #1]
 800c13a:	4618      	mov	r0, r3
 800c13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c13e:	789b      	ldrb	r3, [r3, #2]
 800c140:	461c      	mov	r4, r3
 800c142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c144:	78db      	ldrb	r3, [r3, #3]
 800c146:	461d      	mov	r5, r3
 800c148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c14a:	791b      	ldrb	r3, [r3, #4]
 800c14c:	461e      	mov	r6, r3
 800c14e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c150:	795b      	ldrb	r3, [r3, #5]
 800c152:	623b      	str	r3, [r7, #32]
 800c154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c156:	799b      	ldrb	r3, [r3, #6]
 800c158:	61fb      	str	r3, [r7, #28]
 800c15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15c:	79db      	ldrb	r3, [r3, #7]
 800c15e:	61bb      	str	r3, [r7, #24]
 800c160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c162:	7a1b      	ldrb	r3, [r3, #8]
 800c164:	617b      	str	r3, [r7, #20]
 800c166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c168:	7a5b      	ldrb	r3, [r3, #9]
 800c16a:	613b      	str	r3, [r7, #16]
 800c16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c16e:	7a9b      	ldrb	r3, [r3, #10]
 800c170:	60fb      	str	r3, [r7, #12]
 800c172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c174:	7adb      	ldrb	r3, [r3, #11]
 800c176:	60bb      	str	r3, [r7, #8]
 800c178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c17a:	7b1b      	ldrb	r3, [r3, #12]
 800c17c:	607b      	str	r3, [r7, #4]
 800c17e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c180:	7b5b      	ldrb	r3, [r3, #13]
 800c182:	603b      	str	r3, [r7, #0]
 800c184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c186:	7b9b      	ldrb	r3, [r3, #14]
 800c188:	4619      	mov	r1, r3
 800c18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c18c:	7bdb      	ldrb	r3, [r3, #15]
 800c18e:	461a      	mov	r2, r3
 800c190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c192:	7c1b      	ldrb	r3, [r3, #16]
 800c194:	930f      	str	r3, [sp, #60]	; 0x3c
 800c196:	920e      	str	r2, [sp, #56]	; 0x38
 800c198:	910d      	str	r1, [sp, #52]	; 0x34
 800c19a:	683a      	ldr	r2, [r7, #0]
 800c19c:	920c      	str	r2, [sp, #48]	; 0x30
 800c19e:	687a      	ldr	r2, [r7, #4]
 800c1a0:	920b      	str	r2, [sp, #44]	; 0x2c
 800c1a2:	68ba      	ldr	r2, [r7, #8]
 800c1a4:	920a      	str	r2, [sp, #40]	; 0x28
 800c1a6:	68fa      	ldr	r2, [r7, #12]
 800c1a8:	9209      	str	r2, [sp, #36]	; 0x24
 800c1aa:	693a      	ldr	r2, [r7, #16]
 800c1ac:	9208      	str	r2, [sp, #32]
 800c1ae:	697a      	ldr	r2, [r7, #20]
 800c1b0:	9207      	str	r2, [sp, #28]
 800c1b2:	69ba      	ldr	r2, [r7, #24]
 800c1b4:	9206      	str	r2, [sp, #24]
 800c1b6:	69fa      	ldr	r2, [r7, #28]
 800c1b8:	9205      	str	r2, [sp, #20]
 800c1ba:	6a3b      	ldr	r3, [r7, #32]
 800c1bc:	9304      	str	r3, [sp, #16]
 800c1be:	9603      	str	r6, [sp, #12]
 800c1c0:	9502      	str	r5, [sp, #8]
 800c1c2:	9401      	str	r4, [sp, #4]
 800c1c4:	9000      	str	r0, [sp, #0]
 800c1c6:	4b0e      	ldr	r3, [pc, #56]	; (800c200 <PrintKey+0x1c0>)
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	2100      	movs	r1, #0
 800c1cc:	2002      	movs	r0, #2
 800c1ce:	f010 ff19 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
               HEX16(extractable_key));
#endif /* LORAWAN_KMS */
    }
#endif /* KEY_EXTRACTABLE */
}
 800c1d2:	bf00      	nop
 800c1d4:	3734      	adds	r7, #52	; 0x34
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1da:	bf00      	nop
 800c1dc:	0801e3f8 	.word	0x0801e3f8
 800c1e0:	0801e410 	.word	0x0801e410
 800c1e4:	0801e428 	.word	0x0801e428
 800c1e8:	0801e440 	.word	0x0801e440
 800c1ec:	0801e458 	.word	0x0801e458
 800c1f0:	0801e470 	.word	0x0801e470
 800c1f4:	0801e488 	.word	0x0801e488
 800c1f8:	0801e4a0 	.word	0x0801e4a0
 800c1fc:	0801e4b8 	.word	0x0801e4b8
 800c200:	0801e4d0 	.word	0x0801e4d0

0800c204 <GetKeyByID>:
 * \param [in] keyID          - Key identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 800c204:	b480      	push	{r7}
 800c206:	b085      	sub	sp, #20
 800c208:	af00      	add	r7, sp, #0
 800c20a:	4603      	mov	r3, r0
 800c20c:	6039      	str	r1, [r7, #0]
 800c20e:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c210:	2300      	movs	r3, #0
 800c212:	73fb      	strb	r3, [r7, #15]
 800c214:	e01a      	b.n	800c24c <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c216:	4b12      	ldr	r3, [pc, #72]	; (800c260 <GetKeyByID+0x5c>)
 800c218:	6819      	ldr	r1, [r3, #0]
 800c21a:	7bfa      	ldrb	r2, [r7, #15]
 800c21c:	4613      	mov	r3, r2
 800c21e:	011b      	lsls	r3, r3, #4
 800c220:	4413      	add	r3, r2
 800c222:	440b      	add	r3, r1
 800c224:	3310      	adds	r3, #16
 800c226:	781b      	ldrb	r3, [r3, #0]
 800c228:	79fa      	ldrb	r2, [r7, #7]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d10b      	bne.n	800c246 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c22e:	4b0c      	ldr	r3, [pc, #48]	; (800c260 <GetKeyByID+0x5c>)
 800c230:	6819      	ldr	r1, [r3, #0]
 800c232:	7bfa      	ldrb	r2, [r7, #15]
 800c234:	4613      	mov	r3, r2
 800c236:	011b      	lsls	r3, r3, #4
 800c238:	4413      	add	r3, r2
 800c23a:	3310      	adds	r3, #16
 800c23c:	18ca      	adds	r2, r1, r3
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c242:	2300      	movs	r3, #0
 800c244:	e006      	b.n	800c254 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c246:	7bfb      	ldrb	r3, [r7, #15]
 800c248:	3301      	adds	r3, #1
 800c24a:	73fb      	strb	r3, [r7, #15]
 800c24c:	7bfb      	ldrb	r3, [r7, #15]
 800c24e:	2b09      	cmp	r3, #9
 800c250:	d9e1      	bls.n	800c216 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c252:	2303      	movs	r3, #3
}
 800c254:	4618      	mov	r0, r3
 800c256:	3714      	adds	r7, #20
 800c258:	46bd      	mov	sp, r7
 800c25a:	bc80      	pop	{r7}
 800c25c:	4770      	bx	lr
 800c25e:	bf00      	nop
 800c260:	200005c4 	.word	0x200005c4

0800c264 <ComputeCmac>:
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 800c264:	b590      	push	{r4, r7, lr}
 800c266:	b0d1      	sub	sp, #324	; 0x144
 800c268:	af00      	add	r7, sp, #0
 800c26a:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 800c26e:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 800c272:	6020      	str	r0, [r4, #0]
 800c274:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800c278:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800c27c:	6001      	str	r1, [r0, #0]
 800c27e:	4619      	mov	r1, r3
 800c280:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c284:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800c288:	801a      	strh	r2, [r3, #0]
 800c28a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c28e:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800c292:	460a      	mov	r2, r1
 800c294:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800c296:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c29a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d003      	beq.n	800c2ac <ComputeCmac+0x48>
 800c2a4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d101      	bne.n	800c2b0 <ComputeCmac+0x4c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c2ac:	2302      	movs	r3, #2
 800c2ae:	e05c      	b.n	800c36a <ComputeCmac+0x106>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800c2b0:	f107 0314 	add.w	r3, r7, #20
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f7fe ff1b 	bl	800b0f0 <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800c2ba:	f107 0210 	add.w	r2, r7, #16
 800c2be:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c2c2:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	4611      	mov	r1, r2
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f7ff ff9a 	bl	800c204 <GetKeyByID>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c2d6:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d143      	bne.n	800c366 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800c2de:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c2e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	1c5a      	adds	r2, r3, #1
 800c2ea:	f107 0314 	add.w	r3, r7, #20
 800c2ee:	4611      	mov	r1, r2
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7fe ff16 	bl	800b122 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800c2f6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c2fa:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d009      	beq.n	800c318 <ComputeCmac+0xb4>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800c304:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c308:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800c30c:	f107 0014 	add.w	r0, r7, #20
 800c310:	2210      	movs	r2, #16
 800c312:	6819      	ldr	r1, [r3, #0]
 800c314:	f7fe ff14 	bl	800b140 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800c318:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c31c:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800c320:	881a      	ldrh	r2, [r3, #0]
 800c322:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800c326:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800c32a:	f107 0014 	add.w	r0, r7, #20
 800c32e:	6819      	ldr	r1, [r3, #0]
 800c330:	f7fe ff06 	bl	800b140 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800c334:	f107 0214 	add.w	r2, r7, #20
 800c338:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800c33c:	4611      	mov	r1, r2
 800c33e:	4618      	mov	r0, r3
 800c340:	f7fe ffc0 	bl	800b2c4 <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800c344:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800c348:	061a      	lsls	r2, r3, #24
 800c34a:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800c34e:	041b      	lsls	r3, r3, #16
 800c350:	431a      	orrs	r2, r3
 800c352:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800c356:	021b      	lsls	r3, r3, #8
 800c358:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800c35a:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800c35e:	431a      	orrs	r2, r3
 800c360:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800c364:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800c366:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800c370:	46bd      	mov	sp, r7
 800c372:	bd90      	pop	{r4, r7, pc}

0800c374 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b082      	sub	sp, #8
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
 800c37c:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    if( nvm == NULL )
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d101      	bne.n	800c388 <SecureElementInit+0x14>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c384:	2302      	movs	r3, #2
 800c386:	e013      	b.n	800c3b0 <SecureElementInit+0x3c>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800c388:	4a0b      	ldr	r2, [pc, #44]	; (800c3b8 <SecureElementInit+0x44>)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800c38e:	4b0a      	ldr	r3, [pc, #40]	; (800c3b8 <SecureElementInit+0x44>)
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	22c0      	movs	r2, #192	; 0xc0
 800c394:	4909      	ldr	r1, [pc, #36]	; (800c3bc <SecureElementInit+0x48>)
 800c396:	4618      	mov	r0, r3
 800c398:	f00c fc1d 	bl	8018bd6 <memcpy1>
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS */

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if( STATIC_DEVICE_EUI == 0 )
    if (seGetUniqueId != NULL)
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d005      	beq.n	800c3ae <SecureElementInit+0x3a>
    {
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
 800c3a2:	4b05      	ldr	r3, [pc, #20]	; (800c3b8 <SecureElementInit+0x44>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	4610      	mov	r0, r2
 800c3ac:	4798      	blx	r3
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800c3ae:	2300      	movs	r3, #0
}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	3708      	adds	r7, #8
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bd80      	pop	{r7, pc}
 800c3b8:	200005c4 	.word	0x200005c4
 800c3bc:	0801eeec 	.word	0x0801eeec

0800c3c0 <SecureElementGetKeyByID>:
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem)
#else
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, uint8_t* extractable_key )
#endif /* LORAWAN_KMS */
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b085      	sub	sp, #20
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	6039      	str	r1, [r7, #0]
 800c3ca:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	73fb      	strb	r3, [r7, #15]
 800c3d0:	e01a      	b.n	800c408 <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800c3d2:	4b12      	ldr	r3, [pc, #72]	; (800c41c <SecureElementGetKeyByID+0x5c>)
 800c3d4:	6819      	ldr	r1, [r3, #0]
 800c3d6:	7bfa      	ldrb	r2, [r7, #15]
 800c3d8:	4613      	mov	r3, r2
 800c3da:	011b      	lsls	r3, r3, #4
 800c3dc:	4413      	add	r3, r2
 800c3de:	440b      	add	r3, r1
 800c3e0:	3310      	adds	r3, #16
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	79fa      	ldrb	r2, [r7, #7]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d10b      	bne.n	800c402 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800c3ea:	4b0c      	ldr	r3, [pc, #48]	; (800c41c <SecureElementGetKeyByID+0x5c>)
 800c3ec:	6819      	ldr	r1, [r3, #0]
 800c3ee:	7bfa      	ldrb	r2, [r7, #15]
 800c3f0:	4613      	mov	r3, r2
 800c3f2:	011b      	lsls	r3, r3, #4
 800c3f4:	4413      	add	r3, r2
 800c3f6:	3310      	adds	r3, #16
 800c3f8:	18ca      	adds	r2, r1, r3
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c3fe:	2300      	movs	r3, #0
 800c400:	e006      	b.n	800c410 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800c402:	7bfb      	ldrb	r3, [r7, #15]
 800c404:	3301      	adds	r3, #1
 800c406:	73fb      	strb	r3, [r7, #15]
 800c408:	7bfb      	ldrb	r3, [r7, #15]
 800c40a:	2b09      	cmp	r3, #9
 800c40c:	d9e1      	bls.n	800c3d2 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c40e:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800c410:	4618      	mov	r0, r3
 800c412:	3714      	adds	r7, #20
 800c414:	46bd      	mov	sp, r7
 800c416:	bc80      	pop	{r7}
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	200005c4 	.word	0x200005c4

0800c420 <SecureElementPrintKeys>:

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800c420:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c422:	b08b      	sub	sp, #44	; 0x2c
 800c424:	af08      	add	r7, sp, #32
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800c426:	4b3f      	ldr	r3, [pc, #252]	; (800c524 <SecureElementPrintKeys+0x104>)
 800c428:	2200      	movs	r2, #0
 800c42a:	2100      	movs	r1, #0
 800c42c:	2002      	movs	r0, #2
 800c42e:	f010 fde9 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800c432:	2000      	movs	r0, #0
 800c434:	f7ff fe04 	bl	800c040 <PrintKey>
    PrintKey(NWK_KEY);
 800c438:	2001      	movs	r0, #1
 800c43a:	f7ff fe01 	bl	800c040 <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800c43e:	4b3a      	ldr	r3, [pc, #232]	; (800c528 <SecureElementPrintKeys+0x108>)
 800c440:	2200      	movs	r2, #0
 800c442:	2100      	movs	r1, #0
 800c444:	2002      	movs	r0, #2
 800c446:	f010 fddd 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800c44a:	2003      	movs	r0, #3
 800c44c:	f7ff fdf8 	bl	800c040 <PrintKey>
    PrintKey(NWK_S_KEY);
 800c450:	2002      	movs	r0, #2
 800c452:	f7ff fdf5 	bl	800c040 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    MW_LOG(TS_OFF, VLEVEL_M, "###### IDs  ######\r\n");
 800c456:	4b35      	ldr	r3, [pc, #212]	; (800c52c <SecureElementPrintKeys+0x10c>)
 800c458:	2200      	movs	r2, #0
 800c45a:	2100      	movs	r1, #0
 800c45c:	2002      	movs	r0, #2
 800c45e:	f010 fdd1 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c462:	4b33      	ldr	r3, [pc, #204]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	461a      	mov	r2, r3
 800c46a:	4b31      	ldr	r3, [pc, #196]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	785b      	ldrb	r3, [r3, #1]
 800c470:	4619      	mov	r1, r3
 800c472:	4b2f      	ldr	r3, [pc, #188]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	789b      	ldrb	r3, [r3, #2]
 800c478:	4618      	mov	r0, r3
 800c47a:	4b2d      	ldr	r3, [pc, #180]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	78db      	ldrb	r3, [r3, #3]
 800c480:	461c      	mov	r4, r3
 800c482:	4b2b      	ldr	r3, [pc, #172]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	791b      	ldrb	r3, [r3, #4]
 800c488:	461d      	mov	r5, r3
 800c48a:	4b29      	ldr	r3, [pc, #164]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	795b      	ldrb	r3, [r3, #5]
 800c490:	461e      	mov	r6, r3
 800c492:	4b27      	ldr	r3, [pc, #156]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	799b      	ldrb	r3, [r3, #6]
 800c498:	607b      	str	r3, [r7, #4]
 800c49a:	4b25      	ldr	r3, [pc, #148]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	79db      	ldrb	r3, [r3, #7]
 800c4a0:	9307      	str	r3, [sp, #28]
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	9306      	str	r3, [sp, #24]
 800c4a6:	9605      	str	r6, [sp, #20]
 800c4a8:	9504      	str	r5, [sp, #16]
 800c4aa:	9403      	str	r4, [sp, #12]
 800c4ac:	9002      	str	r0, [sp, #8]
 800c4ae:	9101      	str	r1, [sp, #4]
 800c4b0:	9200      	str	r2, [sp, #0]
 800c4b2:	4b20      	ldr	r3, [pc, #128]	; (800c534 <SecureElementPrintKeys+0x114>)
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	2100      	movs	r1, #0
 800c4b8:	2002      	movs	r0, #2
 800c4ba:	f010 fda3 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c4be:	4b1c      	ldr	r3, [pc, #112]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	7a1b      	ldrb	r3, [r3, #8]
 800c4c4:	461a      	mov	r2, r3
 800c4c6:	4b1a      	ldr	r3, [pc, #104]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	7a5b      	ldrb	r3, [r3, #9]
 800c4cc:	4619      	mov	r1, r3
 800c4ce:	4b18      	ldr	r3, [pc, #96]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	7a9b      	ldrb	r3, [r3, #10]
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	4b16      	ldr	r3, [pc, #88]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	7adb      	ldrb	r3, [r3, #11]
 800c4dc:	461c      	mov	r4, r3
 800c4de:	4b14      	ldr	r3, [pc, #80]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	7b1b      	ldrb	r3, [r3, #12]
 800c4e4:	461d      	mov	r5, r3
 800c4e6:	4b12      	ldr	r3, [pc, #72]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	7b5b      	ldrb	r3, [r3, #13]
 800c4ec:	461e      	mov	r6, r3
 800c4ee:	4b10      	ldr	r3, [pc, #64]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	7b9b      	ldrb	r3, [r3, #14]
 800c4f4:	607b      	str	r3, [r7, #4]
 800c4f6:	4b0e      	ldr	r3, [pc, #56]	; (800c530 <SecureElementPrintKeys+0x110>)
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	7bdb      	ldrb	r3, [r3, #15]
 800c4fc:	9307      	str	r3, [sp, #28]
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	9306      	str	r3, [sp, #24]
 800c502:	9605      	str	r6, [sp, #20]
 800c504:	9504      	str	r5, [sp, #16]
 800c506:	9403      	str	r4, [sp, #12]
 800c508:	9002      	str	r0, [sp, #8]
 800c50a:	9101      	str	r1, [sp, #4]
 800c50c:	9200      	str	r2, [sp, #0]
 800c50e:	4b0a      	ldr	r3, [pc, #40]	; (800c538 <SecureElementPrintKeys+0x118>)
 800c510:	2200      	movs	r2, #0
 800c512:	2100      	movs	r1, #0
 800c514:	2002      	movs	r0, #2
 800c516:	f010 fd75 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->JoinEui));
    return SECURE_ELEMENT_SUCCESS;
 800c51a:	2300      	movs	r3, #0
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	370c      	adds	r7, #12
 800c520:	46bd      	mov	sp, r7
 800c522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c524:	0801e524 	.word	0x0801e524
 800c528:	0801e53c 	.word	0x0801e53c
 800c52c:	0801e554 	.word	0x0801e554
 800c530:	200005c4 	.word	0x200005c4
 800c534:	0801e56c 	.word	0x0801e56c
 800c538:	0801e5ac 	.word	0x0801e5ac

0800c53c <SecureElementPrintSessionKeys>:
    
SecureElementStatus_t SecureElementPrintSessionKeys( void )
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	af00      	add	r7, sp, #0
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    PrintKey(MC_ROOT_KEY);
 800c540:	2004      	movs	r0, #4
 800c542:	f7ff fd7d 	bl	800c040 <PrintKey>
    PrintKey(MC_KE_KEY);
 800c546:	207f      	movs	r0, #127	; 0x7f
 800c548:	f7ff fd7a 	bl	800c040 <PrintKey>
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    PrintKey(F_NWK_S_INT_KEY);
    PrintKey(S_NWK_S_INT_KEY);
    PrintKey(NWK_S_ENC_KEY);
#else
    PrintKey(NWK_S_KEY);
 800c54c:	2002      	movs	r0, #2
 800c54e:	f7ff fd77 	bl	800c040 <PrintKey>
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    PrintKey(APP_S_KEY);
 800c552:	2003      	movs	r0, #3
 800c554:	f7ff fd74 	bl	800c040 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_SUCCESS;
 800c558:	2300      	movs	r3, #0
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	bd80      	pop	{r7, pc}
	...

0800c560 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b088      	sub	sp, #32
 800c564:	af00      	add	r7, sp, #0
 800c566:	4603      	mov	r3, r0
 800c568:	6039      	str	r1, [r7, #0]
 800c56a:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d101      	bne.n	800c576 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c572:	2302      	movs	r3, #2
 800c574:	e04c      	b.n	800c610 <SecureElementSetKey+0xb0>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c576:	2300      	movs	r3, #0
 800c578:	77fb      	strb	r3, [r7, #31]
 800c57a:	e045      	b.n	800c608 <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c57c:	4b26      	ldr	r3, [pc, #152]	; (800c618 <SecureElementSetKey+0xb8>)
 800c57e:	6819      	ldr	r1, [r3, #0]
 800c580:	7ffa      	ldrb	r2, [r7, #31]
 800c582:	4613      	mov	r3, r2
 800c584:	011b      	lsls	r3, r3, #4
 800c586:	4413      	add	r3, r2
 800c588:	440b      	add	r3, r1
 800c58a:	3310      	adds	r3, #16
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	79fa      	ldrb	r2, [r7, #7]
 800c590:	429a      	cmp	r2, r3
 800c592:	d136      	bne.n	800c602 <SecureElementSetKey+0xa2>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800c594:	79fb      	ldrb	r3, [r7, #7]
 800c596:	2b80      	cmp	r3, #128	; 0x80
 800c598:	d123      	bne.n	800c5e2 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800c59a:	2306      	movs	r3, #6
 800c59c:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800c59e:	2300      	movs	r3, #0
 800c5a0:	60fb      	str	r3, [r7, #12]
 800c5a2:	f107 0310 	add.w	r3, r7, #16
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	601a      	str	r2, [r3, #0]
 800c5aa:	605a      	str	r2, [r3, #4]
 800c5ac:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800c5ae:	f107 030c 	add.w	r3, r7, #12
 800c5b2:	227f      	movs	r2, #127	; 0x7f
 800c5b4:	2110      	movs	r1, #16
 800c5b6:	6838      	ldr	r0, [r7, #0]
 800c5b8:	f000 f87d 	bl	800c6b6 <SecureElementAesEncrypt>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800c5c0:	4b15      	ldr	r3, [pc, #84]	; (800c618 <SecureElementSetKey+0xb8>)
 800c5c2:	6819      	ldr	r1, [r3, #0]
 800c5c4:	7ffa      	ldrb	r2, [r7, #31]
 800c5c6:	4613      	mov	r3, r2
 800c5c8:	011b      	lsls	r3, r3, #4
 800c5ca:	4413      	add	r3, r2
 800c5cc:	3310      	adds	r3, #16
 800c5ce:	440b      	add	r3, r1
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	f107 010c 	add.w	r1, r7, #12
 800c5d6:	2210      	movs	r2, #16
 800c5d8:	4618      	mov	r0, r3
 800c5da:	f00c fafc 	bl	8018bd6 <memcpy1>
                return retval;
 800c5de:	7fbb      	ldrb	r3, [r7, #30]
 800c5e0:	e016      	b.n	800c610 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800c5e2:	4b0d      	ldr	r3, [pc, #52]	; (800c618 <SecureElementSetKey+0xb8>)
 800c5e4:	6819      	ldr	r1, [r3, #0]
 800c5e6:	7ffa      	ldrb	r2, [r7, #31]
 800c5e8:	4613      	mov	r3, r2
 800c5ea:	011b      	lsls	r3, r3, #4
 800c5ec:	4413      	add	r3, r2
 800c5ee:	3310      	adds	r3, #16
 800c5f0:	440b      	add	r3, r1
 800c5f2:	3301      	adds	r3, #1
 800c5f4:	2210      	movs	r2, #16
 800c5f6:	6839      	ldr	r1, [r7, #0]
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f00c faec 	bl	8018bd6 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800c5fe:	2300      	movs	r3, #0
 800c600:	e006      	b.n	800c610 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c602:	7ffb      	ldrb	r3, [r7, #31]
 800c604:	3301      	adds	r3, #1
 800c606:	77fb      	strb	r3, [r7, #31]
 800c608:	7ffb      	ldrb	r3, [r7, #31]
 800c60a:	2b09      	cmp	r3, #9
 800c60c:	d9b6      	bls.n	800c57c <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c60e:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c610:	4618      	mov	r0, r3
 800c612:	3720      	adds	r7, #32
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}
 800c618:	200005c4 	.word	0x200005c4

0800c61c <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b086      	sub	sp, #24
 800c620:	af02      	add	r7, sp, #8
 800c622:	60f8      	str	r0, [r7, #12]
 800c624:	60b9      	str	r1, [r7, #8]
 800c626:	4611      	mov	r1, r2
 800c628:	461a      	mov	r2, r3
 800c62a:	460b      	mov	r3, r1
 800c62c:	80fb      	strh	r3, [r7, #6]
 800c62e:	4613      	mov	r3, r2
 800c630:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800c632:	797b      	ldrb	r3, [r7, #5]
 800c634:	2b7e      	cmp	r3, #126	; 0x7e
 800c636:	d901      	bls.n	800c63c <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c638:	2303      	movs	r3, #3
 800c63a:	e009      	b.n	800c650 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800c63c:	7979      	ldrb	r1, [r7, #5]
 800c63e:	88fa      	ldrh	r2, [r7, #6]
 800c640:	69bb      	ldr	r3, [r7, #24]
 800c642:	9300      	str	r3, [sp, #0]
 800c644:	460b      	mov	r3, r1
 800c646:	68b9      	ldr	r1, [r7, #8]
 800c648:	68f8      	ldr	r0, [r7, #12]
 800c64a:	f7ff fe0b 	bl	800c264 <ComputeCmac>
 800c64e:	4603      	mov	r3, r0
}
 800c650:	4618      	mov	r0, r3
 800c652:	3710      	adds	r7, #16
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}

0800c658 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b088      	sub	sp, #32
 800c65c:	af02      	add	r7, sp, #8
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	607a      	str	r2, [r7, #4]
 800c662:	461a      	mov	r2, r3
 800c664:	460b      	mov	r3, r1
 800c666:	817b      	strh	r3, [r7, #10]
 800c668:	4613      	mov	r3, r2
 800c66a:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d101      	bne.n	800c676 <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c672:	2302      	movs	r3, #2
 800c674:	e01b      	b.n	800c6ae <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800c676:	2306      	movs	r3, #6
 800c678:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800c67a:	2300      	movs	r3, #0
 800c67c:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800c67e:	7a79      	ldrb	r1, [r7, #9]
 800c680:	897a      	ldrh	r2, [r7, #10]
 800c682:	f107 0310 	add.w	r3, r7, #16
 800c686:	9300      	str	r3, [sp, #0]
 800c688:	460b      	mov	r3, r1
 800c68a:	68f9      	ldr	r1, [r7, #12]
 800c68c:	2000      	movs	r0, #0
 800c68e:	f7ff fde9 	bl	800c264 <ComputeCmac>
 800c692:	4603      	mov	r3, r0
 800c694:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c696:	7dfb      	ldrb	r3, [r7, #23]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d001      	beq.n	800c6a0 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800c69c:	7dfb      	ldrb	r3, [r7, #23]
 800c69e:	e006      	b.n	800c6ae <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	687a      	ldr	r2, [r7, #4]
 800c6a4:	429a      	cmp	r2, r3
 800c6a6:	d001      	beq.n	800c6ac <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800c6ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3718      	adds	r7, #24
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}

0800c6b6 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800c6b6:	b580      	push	{r7, lr}
 800c6b8:	b0c2      	sub	sp, #264	; 0x108
 800c6ba:	af00      	add	r7, sp, #0
 800c6bc:	60f8      	str	r0, [r7, #12]
 800c6be:	4608      	mov	r0, r1
 800c6c0:	4611      	mov	r1, r2
 800c6c2:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800c6c6:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800c6ca:	6013      	str	r3, [r2, #0]
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	817b      	strh	r3, [r7, #10]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d006      	beq.n	800c6e8 <SecureElementAesEncrypt+0x32>
 800c6da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d101      	bne.n	800c6ec <SecureElementAesEncrypt+0x36>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c6e8:	2302      	movs	r3, #2
 800c6ea:	e046      	b.n	800c77a <SecureElementAesEncrypt+0xc4>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800c6ec:	897b      	ldrh	r3, [r7, #10]
 800c6ee:	f003 030f 	and.w	r3, r3, #15
 800c6f2:	b29b      	uxth	r3, r3
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d001      	beq.n	800c6fc <SecureElementAesEncrypt+0x46>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c6f8:	2305      	movs	r3, #5
 800c6fa:	e03e      	b.n	800c77a <SecureElementAesEncrypt+0xc4>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800c6fc:	f107 0314 	add.w	r3, r7, #20
 800c700:	22f0      	movs	r2, #240	; 0xf0
 800c702:	2100      	movs	r1, #0
 800c704:	4618      	mov	r0, r3
 800c706:	f00c faa1 	bl	8018c4c <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800c70a:	f107 0210 	add.w	r2, r7, #16
 800c70e:	7a7b      	ldrb	r3, [r7, #9]
 800c710:	4611      	mov	r1, r2
 800c712:	4618      	mov	r0, r3
 800c714:	f7ff fd76 	bl	800c204 <GetKeyByID>
 800c718:	4603      	mov	r3, r0
 800c71a:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c71e:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800c722:	2b00      	cmp	r3, #0
 800c724:	d127      	bne.n	800c776 <SecureElementAesEncrypt+0xc0>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800c726:	693b      	ldr	r3, [r7, #16]
 800c728:	3301      	adds	r3, #1
 800c72a:	f107 0214 	add.w	r2, r7, #20
 800c72e:	2110      	movs	r1, #16
 800c730:	4618      	mov	r0, r3
 800c732:	f7ff fb5d 	bl	800bdf0 <lorawan_aes_set_key>

        uint8_t block = 0;
 800c736:	2300      	movs	r3, #0
 800c738:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        while( size != 0 )
 800c73c:	e018      	b.n	800c770 <SecureElementAesEncrypt+0xba>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800c73e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	18d0      	adds	r0, r2, r3
 800c746:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800c74a:	f507 7284 	add.w	r2, r7, #264	; 0x108
 800c74e:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800c752:	6812      	ldr	r2, [r2, #0]
 800c754:	4413      	add	r3, r2
 800c756:	f107 0214 	add.w	r2, r7, #20
 800c75a:	4619      	mov	r1, r3
 800c75c:	f7ff fc26 	bl	800bfac <lorawan_aes_encrypt>
            block = block + 16;
 800c760:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800c764:	3310      	adds	r3, #16
 800c766:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
            size  = size - 16;
 800c76a:	897b      	ldrh	r3, [r7, #10]
 800c76c:	3b10      	subs	r3, #16
 800c76e:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800c770:	897b      	ldrh	r3, [r7, #10]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d1e3      	bne.n	800c73e <SecureElementAesEncrypt+0x88>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800c776:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800c77a:	4618      	mov	r0, r3
 800c77c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}

0800c784 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800c784:	b580      	push	{r7, lr}
 800c786:	b088      	sub	sp, #32
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	460b      	mov	r3, r1
 800c78e:	70fb      	strb	r3, [r7, #3]
 800c790:	4613      	mov	r3, r2
 800c792:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d101      	bne.n	800c79e <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c79a:	2302      	movs	r3, #2
 800c79c:	e02e      	b.n	800c7fc <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800c79e:	2306      	movs	r3, #6
 800c7a0:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800c7a2:	78bb      	ldrb	r3, [r7, #2]
 800c7a4:	2b7f      	cmp	r3, #127	; 0x7f
 800c7a6:	d104      	bne.n	800c7b2 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800c7a8:	78fb      	ldrb	r3, [r7, #3]
 800c7aa:	2b04      	cmp	r3, #4
 800c7ac:	d001      	beq.n	800c7b2 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c7ae:	2303      	movs	r3, #3
 800c7b0:	e024      	b.n	800c7fc <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	60fb      	str	r3, [r7, #12]
 800c7b6:	f107 0310 	add.w	r3, r7, #16
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	601a      	str	r2, [r3, #0]
 800c7be:	605a      	str	r2, [r3, #4]
 800c7c0:	609a      	str	r2, [r3, #8]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800c7c2:	f107 030c 	add.w	r3, r7, #12
 800c7c6:	78fa      	ldrb	r2, [r7, #3]
 800c7c8:	2110      	movs	r1, #16
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f7ff ff73 	bl	800c6b6 <SecureElementAesEncrypt>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c7d4:	7ffb      	ldrb	r3, [r7, #31]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d001      	beq.n	800c7de <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800c7da:	7ffb      	ldrb	r3, [r7, #31]
 800c7dc:	e00e      	b.n	800c7fc <SecureElementDeriveAndStoreKey+0x78>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800c7de:	f107 020c 	add.w	r2, r7, #12
 800c7e2:	78bb      	ldrb	r3, [r7, #2]
 800c7e4:	4611      	mov	r1, r2
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	f7ff feba 	bl	800c560 <SecureElementSetKey>
 800c7ec:	4603      	mov	r3, r0
 800c7ee:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c7f0:	7ffb      	ldrb	r3, [r7, #31]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d001      	beq.n	800c7fa <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800c7f6:	7ffb      	ldrb	r3, [r7, #31]
 800c7f8:	e000      	b.n	800c7fc <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c7fa:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	3720      	adds	r7, #32
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}

0800c804 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b086      	sub	sp, #24
 800c808:	af00      	add	r7, sp, #0
 800c80a:	60b9      	str	r1, [r7, #8]
 800c80c:	607b      	str	r3, [r7, #4]
 800c80e:	4603      	mov	r3, r0
 800c810:	73fb      	strb	r3, [r7, #15]
 800c812:	4613      	mov	r3, r2
 800c814:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d005      	beq.n	800c828 <SecureElementProcessJoinAccept+0x24>
 800c81c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d002      	beq.n	800c828 <SecureElementProcessJoinAccept+0x24>
 800c822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c824:	2b00      	cmp	r3, #0
 800c826:	d101      	bne.n	800c82c <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c828:	2302      	movs	r3, #2
 800c82a:	e064      	b.n	800c8f6 <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800c82c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c830:	2b21      	cmp	r3, #33	; 0x21
 800c832:	d901      	bls.n	800c838 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c834:	2305      	movs	r3, #5
 800c836:	e05e      	b.n	800c8f6 <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800c838:	2301      	movs	r3, #1
 800c83a:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800c83c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c840:	b29b      	uxth	r3, r3
 800c842:	461a      	mov	r2, r3
 800c844:	6879      	ldr	r1, [r7, #4]
 800c846:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c848:	f00c f9c5 	bl	8018bd6 <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	1c58      	adds	r0, r3, #1
 800c850:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c854:	b29b      	uxth	r3, r3
 800c856:	3b01      	subs	r3, #1
 800c858:	b299      	uxth	r1, r3
 800c85a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c85c:	3301      	adds	r3, #1
 800c85e:	7dfa      	ldrb	r2, [r7, #23]
 800c860:	f7ff ff29 	bl	800c6b6 <SecureElementAesEncrypt>
 800c864:	4603      	mov	r3, r0
 800c866:	2b00      	cmp	r3, #0
 800c868:	d001      	beq.n	800c86e <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800c86a:	2307      	movs	r3, #7
 800c86c:	e043      	b.n	800c8f6 <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800c86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c870:	330b      	adds	r3, #11
 800c872:	781b      	ldrb	r3, [r3, #0]
 800c874:	09db      	lsrs	r3, r3, #7
 800c876:	b2da      	uxtb	r2, r3
 800c878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c87a:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800c87c:	2300      	movs	r3, #0
 800c87e:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800c880:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c884:	3b04      	subs	r3, #4
 800c886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c888:	4413      	add	r3, r2
 800c88a:	781b      	ldrb	r3, [r3, #0]
 800c88c:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800c88e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c892:	3b03      	subs	r3, #3
 800c894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c896:	4413      	add	r3, r2
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	021b      	lsls	r3, r3, #8
 800c89c:	693a      	ldr	r2, [r7, #16]
 800c89e:	4313      	orrs	r3, r2
 800c8a0:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800c8a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c8a6:	3b02      	subs	r3, #2
 800c8a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8aa:	4413      	add	r3, r2
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	041b      	lsls	r3, r3, #16
 800c8b0:	693a      	ldr	r2, [r7, #16]
 800c8b2:	4313      	orrs	r3, r2
 800c8b4:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800c8b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c8ba:	3b01      	subs	r3, #1
 800c8bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8be:	4413      	add	r3, r2
 800c8c0:	781b      	ldrb	r3, [r3, #0]
 800c8c2:	061b      	lsls	r3, r3, #24
 800c8c4:	693a      	ldr	r2, [r7, #16]
 800c8c6:	4313      	orrs	r3, r2
 800c8c8:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800c8ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d10e      	bne.n	800c8f0 <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800c8d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c8d6:	b29b      	uxth	r3, r3
 800c8d8:	3b04      	subs	r3, #4
 800c8da:	b299      	uxth	r1, r3
 800c8dc:	2301      	movs	r3, #1
 800c8de:	693a      	ldr	r2, [r7, #16]
 800c8e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c8e2:	f7ff feb9 	bl	800c658 <SecureElementVerifyAesCmac>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d003      	beq.n	800c8f4 <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800c8ec:	2301      	movs	r3, #1
 800c8ee:	e002      	b.n	800c8f6 <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800c8f0:	2304      	movs	r3, #4
 800c8f2:	e000      	b.n	800c8f6 <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c8f4:	2300      	movs	r3, #0
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	3718      	adds	r7, #24
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	bd80      	pop	{r7, pc}
	...

0800c900 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b082      	sub	sp, #8
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d101      	bne.n	800c912 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c90e:	2302      	movs	r3, #2
 800c910:	e007      	b.n	800c922 <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800c912:	4b06      	ldr	r3, [pc, #24]	; (800c92c <SecureElementSetDevEui+0x2c>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2208      	movs	r2, #8
 800c918:	6879      	ldr	r1, [r7, #4]
 800c91a:	4618      	mov	r0, r3
 800c91c:	f00c f95b 	bl	8018bd6 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c920:	2300      	movs	r3, #0
}
 800c922:	4618      	mov	r0, r3
 800c924:	3708      	adds	r7, #8
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}
 800c92a:	bf00      	nop
 800c92c:	200005c4 	.word	0x200005c4

0800c930 <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800c930:	b480      	push	{r7}
 800c932:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800c934:	4b02      	ldr	r3, [pc, #8]	; (800c940 <SecureElementGetDevEui+0x10>)
 800c936:	681b      	ldr	r3, [r3, #0]
}
 800c938:	4618      	mov	r0, r3
 800c93a:	46bd      	mov	sp, r7
 800c93c:	bc80      	pop	{r7}
 800c93e:	4770      	bx	lr
 800c940:	200005c4 	.word	0x200005c4

0800c944 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b082      	sub	sp, #8
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d101      	bne.n	800c956 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c952:	2302      	movs	r3, #2
 800c954:	e008      	b.n	800c968 <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800c956:	4b06      	ldr	r3, [pc, #24]	; (800c970 <SecureElementSetJoinEui+0x2c>)
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	3308      	adds	r3, #8
 800c95c:	2208      	movs	r2, #8
 800c95e:	6879      	ldr	r1, [r7, #4]
 800c960:	4618      	mov	r0, r3
 800c962:	f00c f938 	bl	8018bd6 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c966:	2300      	movs	r3, #0
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3708      	adds	r7, #8
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}
 800c970:	200005c4 	.word	0x200005c4

0800c974 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800c974:	b480      	push	{r7}
 800c976:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800c978:	4b03      	ldr	r3, [pc, #12]	; (800c988 <SecureElementGetJoinEui+0x14>)
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	3308      	adds	r3, #8
}
 800c97e:	4618      	mov	r0, r3
 800c980:	46bd      	mov	sp, r7
 800c982:	bc80      	pop	{r7}
 800c984:	4770      	bx	lr
 800c986:	bf00      	nop
 800c988:	200005c4 	.word	0x200005c4

0800c98c <LmHandlerInit>:
 */
static bool LmHandlerPackageIsInitialized(uint8_t id);

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b082      	sub	sp, #8
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
 800c994:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800c996:	4a23      	ldr	r2, [pc, #140]	; (800ca24 <LmHandlerInit+0x98>)
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800c99c:	4b22      	ldr	r3, [pc, #136]	; (800ca28 <LmHandlerInit+0x9c>)
 800c99e:	4a23      	ldr	r2, [pc, #140]	; (800ca2c <LmHandlerInit+0xa0>)
 800c9a0:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800c9a2:	4b21      	ldr	r3, [pc, #132]	; (800ca28 <LmHandlerInit+0x9c>)
 800c9a4:	4a22      	ldr	r2, [pc, #136]	; (800ca30 <LmHandlerInit+0xa4>)
 800c9a6:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800c9a8:	4b1f      	ldr	r3, [pc, #124]	; (800ca28 <LmHandlerInit+0x9c>)
 800c9aa:	4a22      	ldr	r2, [pc, #136]	; (800ca34 <LmHandlerInit+0xa8>)
 800c9ac:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800c9ae:	4b1e      	ldr	r3, [pc, #120]	; (800ca28 <LmHandlerInit+0x9c>)
 800c9b0:	4a21      	ldr	r2, [pc, #132]	; (800ca38 <LmHandlerInit+0xac>)
 800c9b2:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800c9b4:	4b1b      	ldr	r3, [pc, #108]	; (800ca24 <LmHandlerInit+0x98>)
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4a20      	ldr	r2, [pc, #128]	; (800ca3c <LmHandlerInit+0xb0>)
 800c9bc:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800c9be:	4b19      	ldr	r3, [pc, #100]	; (800ca24 <LmHandlerInit+0x98>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	4a1d      	ldr	r2, [pc, #116]	; (800ca3c <LmHandlerInit+0xb0>)
 800c9c6:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800c9c8:	4b16      	ldr	r3, [pc, #88]	; (800ca24 <LmHandlerInit+0x98>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	689b      	ldr	r3, [r3, #8]
 800c9ce:	4a1b      	ldr	r2, [pc, #108]	; (800ca3c <LmHandlerInit+0xb0>)
 800c9d0:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800c9d2:	4b1a      	ldr	r3, [pc, #104]	; (800ca3c <LmHandlerInit+0xb0>)
 800c9d4:	4a1a      	ldr	r2, [pc, #104]	; (800ca40 <LmHandlerInit+0xb4>)
 800c9d6:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800c9d8:	4b12      	ldr	r3, [pc, #72]	; (800ca24 <LmHandlerInit+0x98>)
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	699b      	ldr	r3, [r3, #24]
 800c9de:	4a17      	ldr	r2, [pc, #92]	; (800ca3c <LmHandlerInit+0xb0>)
 800c9e0:	6113      	str	r3, [r2, #16]

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800c9e2:	4a18      	ldr	r2, [pc, #96]	; (800ca44 <LmHandlerInit+0xb8>)
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800c9e8:	4b0e      	ldr	r3, [pc, #56]	; (800ca24 <LmHandlerInit+0x98>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9ee:	4a15      	ldr	r2, [pc, #84]	; (800ca44 <LmHandlerInit+0xb8>)
 800c9f0:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerCallbacks->OnTxFrameCtrlChanged;
 800c9f2:	4b0c      	ldr	r3, [pc, #48]	; (800ca24 <LmHandlerInit+0x98>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9f8:	4a12      	ldr	r2, [pc, #72]	; (800ca44 <LmHandlerInit+0xb8>)
 800c9fa:	6093      	str	r3, [r2, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerCallbacks->OnPingSlotPeriodicityChanged;
 800c9fc:	4b09      	ldr	r3, [pc, #36]	; (800ca24 <LmHandlerInit+0x98>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca02:	4a10      	ldr	r2, [pc, #64]	; (800ca44 <LmHandlerInit+0xb8>)
 800ca04:	60d3      	str	r3, [r2, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800ca06:	490f      	ldr	r1, [pc, #60]	; (800ca44 <LmHandlerInit+0xb8>)
 800ca08:	2000      	movs	r0, #0
 800ca0a:	f000 fd87 	bl	800d51c <LmHandlerPackageRegister>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d002      	beq.n	800ca1a <LmHandlerInit+0x8e>
    {
        return LORAMAC_HANDLER_ERROR;
 800ca14:	f04f 33ff 	mov.w	r3, #4294967295
 800ca18:	e000      	b.n	800ca1c <LmHandlerInit+0x90>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800ca1a:	2300      	movs	r3, #0
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3708      	adds	r7, #8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	20000600 	.word	0x20000600
 800ca28:	20000604 	.word	0x20000604
 800ca2c:	0800d229 	.word	0x0800d229
 800ca30:	0800d291 	.word	0x0800d291
 800ca34:	0800d35d 	.word	0x0800d35d
 800ca38:	0800d475 	.word	0x0800d475
 800ca3c:	20000614 	.word	0x20000614
 800ca40:	0800d8f1 	.word	0x0800d8f1
 800ca44:	200005c8 	.word	0x200005c8

0800ca48 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b094      	sub	sp, #80	; 0x50
 800ca4c:	af04      	add	r7, sp, #16
 800ca4e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800ca50:	2214      	movs	r2, #20
 800ca52:	6879      	ldr	r1, [r7, #4]
 800ca54:	4890      	ldr	r0, [pc, #576]	; (800cc98 <LmHandlerConfigure+0x250>)
 800ca56:	f00f fb8d 	bl	801c174 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    IsUplinkTxPending = false;
 800ca5a:	4b90      	ldr	r3, [pc, #576]	; (800cc9c <LmHandlerConfigure+0x254>)
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800ca60:	f7fe fb04 	bl	800b06c <LoraInfo_GetPtr>
 800ca64:	63f8      	str	r0, [r7, #60]	; 0x3c

    if (0U == ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800ca66:	4b8c      	ldr	r3, [pc, #560]	; (800cc98 <LmHandlerConfigure+0x250>)
 800ca68:	781b      	ldrb	r3, [r3, #0]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	4093      	lsls	r3, r2
 800ca70:	461a      	mov	r2, r3
 800ca72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca74:	685b      	ldr	r3, [r3, #4]
 800ca76:	4013      	ands	r3, r2
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d106      	bne.n	800ca8a <LmHandlerConfigure+0x42>
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800ca7c:	4b88      	ldr	r3, [pc, #544]	; (800cca0 <LmHandlerConfigure+0x258>)
 800ca7e:	2201      	movs	r2, #1
 800ca80:	2100      	movs	r1, #0
 800ca82:	2000      	movs	r0, #0
 800ca84:	f010 fabe 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800ca88:	e7fe      	b.n	800ca88 <LmHandlerConfigure+0x40>
    }

    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800ca8a:	4b83      	ldr	r3, [pc, #524]	; (800cc98 <LmHandlerConfigure+0x250>)
 800ca8c:	781b      	ldrb	r3, [r3, #0]
 800ca8e:	461a      	mov	r2, r3
 800ca90:	4984      	ldr	r1, [pc, #528]	; (800cca4 <LmHandlerConfigure+0x25c>)
 800ca92:	4885      	ldr	r0, [pc, #532]	; (800cca8 <LmHandlerConfigure+0x260>)
 800ca94:	f004 fe8c 	bl	80117b0 <LoRaMacInitialization>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d002      	beq.n	800caa4 <LmHandlerConfigure+0x5c>
    {
        return LORAMAC_HANDLER_ERROR;
 800ca9e:	f04f 33ff 	mov.w	r3, #4294967295
 800caa2:	e0f5      	b.n	800cc90 <LmHandlerConfigure+0x248>
    }

    // Try the restore context from the Backup RAM structure if data retention is available
    mibReq.Type = MIB_NVM_CTXS;
 800caa4:	2327      	movs	r3, #39	; 0x27
 800caa6:	763b      	strb	r3, [r7, #24]
    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800caa8:	f107 0318 	add.w	r3, r7, #24
 800caac:	4618      	mov	r0, r3
 800caae:	f005 fbcf 	bl	8012250 <LoRaMacMibSetRequestConfirm>
 800cab2:	4603      	mov	r3, r0
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d103      	bne.n	800cac0 <LmHandlerConfigure+0x78>
    {
        CtxRestoreDone = true;
 800cab8:	4b7c      	ldr	r3, [pc, #496]	; (800ccac <LmHandlerConfigure+0x264>)
 800caba:	2201      	movs	r2, #1
 800cabc:	701a      	strb	r2, [r3, #0]
 800cabe:	e02a      	b.n	800cb16 <LmHandlerConfigure+0xce>
    }
    else
    {
        // Restore context data backup from user callback (stored in FLASH)
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800cac0:	2328      	movs	r3, #40	; 0x28
 800cac2:	763b      	strb	r3, [r7, #24]
        if (LmHandlerCallbacks->OnRestoreContextRequest != NULL)
 800cac4:	4b7a      	ldr	r3, [pc, #488]	; (800ccb0 <LmHandlerConfigure+0x268>)
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	691b      	ldr	r3, [r3, #16]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d00c      	beq.n	800cae8 <LmHandlerConfigure+0xa0>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cace:	f107 0318 	add.w	r3, r7, #24
 800cad2:	4618      	mov	r0, r3
 800cad4:	f005 fa16 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest(mibReq.Param.BackupContexts, sizeof(LoRaMacNvmData_t));
 800cad8:	4b75      	ldr	r3, [pc, #468]	; (800ccb0 <LmHandlerConfigure+0x268>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	691b      	ldr	r3, [r3, #16]
 800cade:	69fa      	ldr	r2, [r7, #28]
 800cae0:	f240 518c 	movw	r1, #1420	; 0x58c
 800cae4:	4610      	mov	r0, r2
 800cae6:	4798      	blx	r3
        }
        // Restore context data from backup to main nvm structure
        mibReq.Type = MIB_NVM_CTXS;
 800cae8:	2327      	movs	r3, #39	; 0x27
 800caea:	763b      	strb	r3, [r7, #24]
        if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800caec:	f107 0318 	add.w	r3, r7, #24
 800caf0:	4618      	mov	r0, r3
 800caf2:	f005 fbad 	bl	8012250 <LoRaMacMibSetRequestConfirm>
 800caf6:	4603      	mov	r3, r0
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d10c      	bne.n	800cb16 <LmHandlerConfigure+0xce>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cafc:	2301      	movs	r3, #1
 800cafe:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cb00:	f107 0318 	add.w	r3, r7, #24
 800cb04:	4618      	mov	r0, r3
 800cb06:	f005 f9fd 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
            if (mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE)
 800cb0a:	7f3b      	ldrb	r3, [r7, #28]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d002      	beq.n	800cb16 <LmHandlerConfigure+0xce>
            {
                CtxRestoreDone = true;
 800cb10:	4b66      	ldr	r3, [pc, #408]	; (800ccac <LmHandlerConfigure+0x264>)
 800cb12:	2201      	movs	r2, #1
 800cb14:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (CtxRestoreDone == true)
 800cb16:	4b65      	ldr	r3, [pc, #404]	; (800ccac <LmHandlerConfigure+0x264>)
 800cb18:	781b      	ldrb	r3, [r3, #0]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d02a      	beq.n	800cb74 <LmHandlerConfigure+0x12c>
    {
        if ( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800cb1e:	4b64      	ldr	r3, [pc, #400]	; (800ccb0 <LmHandlerConfigure+0x268>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	69db      	ldr	r3, [r3, #28]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d004      	beq.n	800cb32 <LmHandlerConfigure+0xea>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800cb28:	4b61      	ldr	r3, [pc, #388]	; (800ccb0 <LmHandlerConfigure+0x268>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	69db      	ldr	r3, [r3, #28]
 800cb2e:	2000      	movs	r0, #0
 800cb30:	4798      	blx	r3
        }

        mibReq.Type = MIB_DEV_ADDR;
 800cb32:	2306      	movs	r3, #6
 800cb34:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800cb36:	f107 0318 	add.w	r3, r7, #24
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f005 f9e2 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
        CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800cb40:	69fb      	ldr	r3, [r7, #28]
 800cb42:	4a5c      	ldr	r2, [pc, #368]	; (800ccb4 <LmHandlerConfigure+0x26c>)
 800cb44:	6153      	str	r3, [r2, #20]

        mibReq.Type = MIB_NVM_CTXS;
 800cb46:	2327      	movs	r3, #39	; 0x27
 800cb48:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800cb4a:	f107 0318 	add.w	r3, r7, #24
 800cb4e:	4618      	mov	r0, r3
 800cb50:	f005 f9d8 	bl	8011f04 <LoRaMacMibGetRequestConfirm>

        LmHandlerParams.ActiveRegion = mibReq.Param.Contexts->MacGroup2.Region;
 800cb54:	69fb      	ldr	r3, [r7, #28]
 800cb56:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800cb5a:	4b4f      	ldr	r3, [pc, #316]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cb5c:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = mibReq.Param.Contexts->MacGroup2.DeviceClass;
 800cb5e:	69fb      	ldr	r3, [r7, #28]
 800cb60:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
 800cb64:	4b4c      	ldr	r3, [pc, #304]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cb66:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = mibReq.Param.Contexts->MacGroup2.AdrCtrlOn;
 800cb68:	69fb      	ldr	r3, [r7, #28]
 800cb6a:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 800cb6e:	4b4a      	ldr	r3, [pc, #296]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cb70:	709a      	strb	r2, [r3, #2]
 800cb72:	e019      	b.n	800cba8 <LmHandlerConfigure+0x160>
    }
    else
    {
        mibReq.Type = MIB_NET_ID;
 800cb74:	2305      	movs	r3, #5
 800cb76:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800cb78:	2300      	movs	r3, #0
 800cb7a:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800cb7c:	f107 0318 	add.w	r3, r7, #24
 800cb80:	4618      	mov	r0, r3
 800cb82:	f005 fb65 	bl	8012250 <LoRaMacMibSetRequestConfirm>

#if ( STATIC_DEVICE_ADDRESS != 1 )
        CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800cb86:	4b4a      	ldr	r3, [pc, #296]	; (800ccb0 <LmHandlerConfigure+0x268>)
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	68db      	ldr	r3, [r3, #12]
 800cb8c:	4798      	blx	r3
 800cb8e:	4603      	mov	r3, r0
 800cb90:	4a48      	ldr	r2, [pc, #288]	; (800ccb4 <LmHandlerConfigure+0x26c>)
 800cb92:	6153      	str	r3, [r2, #20]
#endif /* STATIC_DEVICE_ADDRESS != 1 */

        mibReq.Type = MIB_DEV_ADDR;
 800cb94:	2306      	movs	r3, #6
 800cb96:	763b      	strb	r3, [r7, #24]
        mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800cb98:	4b46      	ldr	r3, [pc, #280]	; (800ccb4 <LmHandlerConfigure+0x26c>)
 800cb9a:	695b      	ldr	r3, [r3, #20]
 800cb9c:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800cb9e:	f107 0318 	add.w	r3, r7, #24
 800cba2:	4618      	mov	r0, r3
 800cba4:	f005 fb54 	bl	8012250 <LoRaMacMibSetRequestConfirm>
    }
    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800cba8:	2302      	movs	r3, #2
 800cbaa:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800cbac:	f107 0318 	add.w	r3, r7, #24
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f005 f9a7 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800cbb6:	69fb      	ldr	r3, [r7, #28]
 800cbb8:	2208      	movs	r2, #8
 800cbba:	4619      	mov	r1, r3
 800cbbc:	483d      	ldr	r0, [pc, #244]	; (800ccb4 <LmHandlerConfigure+0x26c>)
 800cbbe:	f00c f80a 	bl	8018bd6 <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800cbc2:	2303      	movs	r3, #3
 800cbc4:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800cbc6:	f107 0318 	add.w	r3, r7, #24
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f005 f99a 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800cbd0:	69fb      	ldr	r3, [r7, #28]
 800cbd2:	2208      	movs	r2, #8
 800cbd4:	4619      	mov	r1, r3
 800cbd6:	4838      	ldr	r0, [pc, #224]	; (800ccb8 <LmHandlerConfigure+0x270>)
 800cbd8:	f00b fffd 	bl	8018bd6 <memcpy1>

    SecureElementPrintKeys();
 800cbdc:	f7ff fc20 	bl	800c420 <SecureElementPrintKeys>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800cbe0:	4b36      	ldr	r3, [pc, #216]	; (800ccbc <LmHandlerConfigure+0x274>)
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	4b36      	ldr	r3, [pc, #216]	; (800ccc0 <LmHandlerConfigure+0x278>)
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	4619      	mov	r1, r3
 800cbec:	4b35      	ldr	r3, [pc, #212]	; (800ccc4 <LmHandlerConfigure+0x27c>)
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	4b35      	ldr	r3, [pc, #212]	; (800ccc8 <LmHandlerConfigure+0x280>)
 800cbf4:	781b      	ldrb	r3, [r3, #0]
 800cbf6:	9303      	str	r3, [sp, #12]
 800cbf8:	9002      	str	r0, [sp, #8]
 800cbfa:	9101      	str	r1, [sp, #4]
 800cbfc:	9200      	str	r2, [sp, #0]
 800cbfe:	4b33      	ldr	r3, [pc, #204]	; (800cccc <LmHandlerConfigure+0x284>)
 800cc00:	2200      	movs	r2, #0
 800cc02:	2100      	movs	r1, #0
 800cc04:	2002      	movs	r0, #2
 800cc06:	f010 f9fd 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800cc0a:	230f      	movs	r3, #15
 800cc0c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800cc0e:	2301      	movs	r3, #1
 800cc10:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800cc12:	f107 0318 	add.w	r3, r7, #24
 800cc16:	4618      	mov	r0, r3
 800cc18:	f005 fb1a 	bl	8012250 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800cc1c:	2310      	movs	r3, #16
 800cc1e:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800cc20:	2300      	movs	r3, #0
 800cc22:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cc24:	f107 0318 	add.w	r3, r7, #24
 800cc28:	4618      	mov	r0, r3
 800cc2a:	f005 fb11 	bl	8012250 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800cc2e:	2304      	movs	r3, #4
 800cc30:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800cc32:	4b19      	ldr	r3, [pc, #100]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cc34:	789b      	ldrb	r3, [r3, #2]
 800cc36:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cc38:	f107 0318 	add.w	r3, r7, #24
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	f005 fb07 	bl	8012250 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800cc42:	2338      	movs	r3, #56	; 0x38
 800cc44:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800cc46:	4b14      	ldr	r3, [pc, #80]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cc48:	691b      	ldr	r3, [r3, #16]
 800cc4a:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cc4c:	f107 0318 	add.w	r3, r7, #24
 800cc50:	4618      	mov	r0, r3
 800cc52:	f005 fafd 	bl	8012250 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800cc56:	230f      	movs	r3, #15
 800cc58:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800cc5a:	4b0f      	ldr	r3, [pc, #60]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	f107 0210 	add.w	r2, r7, #16
 800cc62:	4611      	mov	r1, r2
 800cc64:	4618      	mov	r0, r3
 800cc66:	f008 f9b8 	bl	8014fda <RegionGetPhyParam>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	bf14      	ite	ne
 800cc74:	2301      	movne	r3, #1
 800cc76:	2300      	moveq	r3, #0
 800cc78:	b2da      	uxtb	r2, r3
 800cc7a:	4b07      	ldr	r3, [pc, #28]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cc7c:	719a      	strb	r2, [r3, #6]

    // Set system maximum tolerated rx error in milliseconds
    LmHandlerSetSystemMaxRxError( 20 );
 800cc7e:	2014      	movs	r0, #20
 800cc80:	f000 faba 	bl	800d1f8 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800cc84:	4b04      	ldr	r3, [pc, #16]	; (800cc98 <LmHandlerConfigure+0x250>)
 800cc86:	799b      	ldrb	r3, [r3, #6]
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f006 f90f 	bl	8012eac <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800cc8e:	2300      	movs	r3, #0
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3740      	adds	r7, #64	; 0x40
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}
 800cc98:	200005ec 	.word	0x200005ec
 800cc9c:	2000062c 	.word	0x2000062c
 800cca0:	0801e5ec 	.word	0x0801e5ec
 800cca4:	20000614 	.word	0x20000614
 800cca8:	20000604 	.word	0x20000604
 800ccac:	20000722 	.word	0x20000722
 800ccb0:	20000600 	.word	0x20000600
 800ccb4:	20000090 	.word	0x20000090
 800ccb8:	20000098 	.word	0x20000098
 800ccbc:	200000a7 	.word	0x200000a7
 800ccc0:	200000a6 	.word	0x200000a6
 800ccc4:	200000a5 	.word	0x200000a5
 800ccc8:	200000a4 	.word	0x200000a4
 800cccc:	0801e638 	.word	0x0801e638

0800ccd0 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b082      	sub	sp, #8
 800ccd4:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800ccd6:	f002 fd49 	bl	800f76c <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800ccda:	f000 fd3f 	bl	800d75c <LmHandlerPackagesProcess>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Check if a package transmission is pending.
    // If it is the case exit function earlier
    if( LmHandlerPackageIsTxPending( ) == true )
 800ccde:	f000 fd13 	bl	800d708 <LmHandlerPackageIsTxPending>
 800cce2:	4603      	mov	r3, r0
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d117      	bne.n	800cd18 <LmHandlerProcess+0x48>
    {
        return;
    }

    // If a MAC layer scheduled uplink is still pending try to send it.
    if( IsUplinkTxPending == true )
 800cce8:	4b0d      	ldr	r3, [pc, #52]	; (800cd20 <LmHandlerProcess+0x50>)
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d014      	beq.n	800cd1a <LmHandlerProcess+0x4a>
    {
        // Send an empty message
        LmHandlerAppData_t appData =
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	703b      	strb	r3, [r7, #0]
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	707b      	strb	r3, [r7, #1]
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800ccfc:	4b09      	ldr	r3, [pc, #36]	; (800cd24 <LmHandlerProcess+0x54>)
 800ccfe:	78d9      	ldrb	r1, [r3, #3]
 800cd00:	463b      	mov	r3, r7
 800cd02:	2200      	movs	r2, #0
 800cd04:	4618      	mov	r0, r3
 800cd06:	f000 f8b7 	bl	800ce78 <LmHandlerSend>
 800cd0a:	4603      	mov	r3, r0
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d104      	bne.n	800cd1a <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800cd10:	4b03      	ldr	r3, [pc, #12]	; (800cd20 <LmHandlerProcess+0x50>)
 800cd12:	2200      	movs	r2, #0
 800cd14:	701a      	strb	r2, [r3, #0]
 800cd16:	e000      	b.n	800cd1a <LmHandlerProcess+0x4a>
        return;
 800cd18:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800cd1a:	3708      	adds	r7, #8
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}
 800cd20:	2000062c 	.word	0x2000062c
 800cd24:	200005ec 	.word	0x200005ec

0800cd28 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800cd28:	b480      	push	{r7}
 800cd2a:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800cd2c:	4b02      	ldr	r3, [pc, #8]	; (800cd38 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
}
 800cd30:	4618      	mov	r0, r3
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bc80      	pop	{r7}
 800cd36:	4770      	bx	lr
 800cd38:	20000628 	.word	0x20000628

0800cd3c <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b090      	sub	sp, #64	; 0x40
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	4603      	mov	r3, r0
 800cd44:	460a      	mov	r2, r1
 800cd46:	71fb      	strb	r3, [r7, #7]
 800cd48:	4613      	mov	r3, r2
 800cd4a:	71bb      	strb	r3, [r7, #6]
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800cd52:	4b36      	ldr	r3, [pc, #216]	; (800ce2c <LmHandlerJoin+0xf0>)
 800cd54:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cd58:	b2db      	uxtb	r3, r3
 800cd5a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    if ( mode == ACTIVATION_TYPE_OTAA )
 800cd5e:	79fb      	ldrb	r3, [r7, #7]
 800cd60:	2b02      	cmp	r3, #2
 800cd62:	d10b      	bne.n	800cd7c <LmHandlerJoin+0x40>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800cd64:	2302      	movs	r3, #2
 800cd66:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800cd6a:	4b31      	ldr	r3, [pc, #196]	; (800ce30 <LmHandlerJoin+0xf4>)
 800cd6c:	2202      	movs	r2, #2
 800cd6e:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800cd70:	4a2f      	ldr	r2, [pc, #188]	; (800ce30 <LmHandlerJoin+0xf4>)
 800cd72:	79bb      	ldrb	r3, [r7, #6]
 800cd74:	71d3      	strb	r3, [r2, #7]
        LoRaMacStart();
 800cd76:	f004 ffd3 	bl	8011d20 <LoRaMacStart>
 800cd7a:	e041      	b.n	800ce00 <LmHandlerJoin+0xc4>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800cd7c:	2301      	movs	r3, #1
 800cd7e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800cd82:	4b2b      	ldr	r3, [pc, #172]	; (800ce30 <LmHandlerJoin+0xf4>)
 800cd84:	2201      	movs	r2, #1
 800cd86:	719a      	strb	r2, [r3, #6]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800cd88:	4b28      	ldr	r3, [pc, #160]	; (800ce2c <LmHandlerJoin+0xf0>)
 800cd8a:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800cd8e:	4b28      	ldr	r3, [pc, #160]	; (800ce30 <LmHandlerJoin+0xf4>)
 800cd90:	711a      	strb	r2, [r3, #4]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800cd92:	4b27      	ldr	r3, [pc, #156]	; (800ce30 <LmHandlerJoin+0xf4>)
 800cd94:	2200      	movs	r2, #0
 800cd96:	715a      	strb	r2, [r3, #5]
        JoinParams.forceRejoin = forceRejoin;
 800cd98:	4a25      	ldr	r2, [pc, #148]	; (800ce30 <LmHandlerJoin+0xf4>)
 800cd9a:	79bb      	ldrb	r3, [r7, #6]
 800cd9c:	71d3      	strb	r3, [r2, #7]

        if (CtxRestoreDone == false)
 800cd9e:	4b25      	ldr	r3, [pc, #148]	; (800ce34 <LmHandlerJoin+0xf8>)
 800cda0:	781b      	ldrb	r3, [r3, #0]
 800cda2:	f083 0301 	eor.w	r3, r3, #1
 800cda6:	b2db      	uxtb	r3, r3
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d01e      	beq.n	800cdea <LmHandlerJoin+0xae>
        {
            // Configure the default datarate
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800cdac:	231f      	movs	r3, #31
 800cdae:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800cdb0:	4b1e      	ldr	r3, [pc, #120]	; (800ce2c <LmHandlerJoin+0xf0>)
 800cdb2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cdb6:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cdb8:	f107 0308 	add.w	r3, r7, #8
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	f005 fa47 	bl	8012250 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800cdc2:	2320      	movs	r3, #32
 800cdc4:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800cdc6:	4b19      	ldr	r3, [pc, #100]	; (800ce2c <LmHandlerJoin+0xf0>)
 800cdc8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cdcc:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800cdce:	f107 0308 	add.w	r3, r7, #8
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f005 fa3c 	bl	8012250 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800cdd8:	2329      	movs	r3, #41	; 0x29
 800cdda:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800cddc:	4b16      	ldr	r3, [pc, #88]	; (800ce38 <LmHandlerJoin+0xfc>)
 800cdde:	60fb      	str	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800cde0:	f107 0308 	add.w	r3, r7, #8
 800cde4:	4618      	mov	r0, r3
 800cde6:	f005 fa33 	bl	8012250 <LoRaMacMibSetRequestConfirm>
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            SecureElementSetObjHandler(APP_S_KEY, KMS_APP_S_KEY_OBJECT_HANDLE);
#endif  /* LORAWAN_KMS == 1 */
        }

        LoRaMacStart();
 800cdea:	f004 ff99 	bl	8011d20 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cdee:	2301      	movs	r3, #1
 800cdf0:	723b      	strb	r3, [r7, #8]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800cdf2:	2301      	movs	r3, #1
 800cdf4:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800cdf6:	f107 0308 	add.w	r3, r7, #8
 800cdfa:	4618      	mov	r0, r3
 800cdfc:	f005 fa28 	bl	8012250 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
#endif
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ((CtxRestoreDone == false) || (forceRejoin == true))
 800ce00:	4b0c      	ldr	r3, [pc, #48]	; (800ce34 <LmHandlerJoin+0xf8>)
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	f083 0301 	eor.w	r3, r3, #1
 800ce08:	b2db      	uxtb	r3, r3
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d102      	bne.n	800ce14 <LmHandlerJoin+0xd8>
 800ce0e:	79bb      	ldrb	r3, [r7, #6]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d004      	beq.n	800ce1e <LmHandlerJoin+0xe2>
    {
        // Starts the join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800ce14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ce18:	4618      	mov	r0, r3
 800ce1a:	f005 fd89 	bl	8012930 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800ce1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce20:	4a06      	ldr	r2, [pc, #24]	; (800ce3c <LmHandlerJoin+0x100>)
 800ce22:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800ce24:	bf00      	nop
 800ce26:	3740      	adds	r7, #64	; 0x40
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}
 800ce2c:	200005ec 	.word	0x200005ec
 800ce30:	200000a8 	.word	0x200000a8
 800ce34:	20000722 	.word	0x20000722
 800ce38:	01000400 	.word	0x01000400
 800ce3c:	20000628 	.word	0x20000628

0800ce40 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b08a      	sub	sp, #40	; 0x28
 800ce44:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ce46:	2301      	movs	r3, #1
 800ce48:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800ce4a:	463b      	mov	r3, r7
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f005 f859 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
 800ce52:	4603      	mov	r3, r0
 800ce54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if( status == LORAMAC_STATUS_OK )
 800ce58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d106      	bne.n	800ce6e <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800ce60:	793b      	ldrb	r3, [r7, #4]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d101      	bne.n	800ce6a <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800ce66:	2300      	movs	r3, #0
 800ce68:	e002      	b.n	800ce70 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	e000      	b.n	800ce70 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800ce6e:	2300      	movs	r3, #0
    }
}
 800ce70:	4618      	mov	r0, r3
 800ce72:	3728      	adds	r7, #40	; 0x28
 800ce74:	46bd      	mov	sp, r7
 800ce76:	bd80      	pop	{r7, pc}

0800ce78 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed, bool allowDelayedTx )
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b08a      	sub	sp, #40	; 0x28
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
 800ce80:	460b      	mov	r3, r1
 800ce82:	70fb      	strb	r3, [r7, #3]
 800ce84:	4613      	mov	r3, r2
 800ce86:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800ce88:	23ff      	movs	r3, #255	; 0xff
 800ce8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800ce8e:	f002 f9cd 	bl	800f22c <LoRaMacIsBusy>
 800ce92:	4603      	mov	r3, r0
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d002      	beq.n	800ce9e <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ce98:	f06f 0301 	mvn.w	r3, #1
 800ce9c:	e0a3      	b.n	800cfe6 <LmHandlerSend+0x16e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800ce9e:	f7ff ffcf 	bl	800ce40 <LmHandlerJoinStatus>
 800cea2:	4603      	mov	r3, r0
 800cea4:	2b01      	cmp	r3, #1
 800cea6:	d00a      	beq.n	800cebe <LmHandlerSend+0x46>
    {
        // The network isn't joined, try again.
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800cea8:	4b51      	ldr	r3, [pc, #324]	; (800cff0 <LmHandlerSend+0x178>)
 800ceaa:	799b      	ldrb	r3, [r3, #6]
 800ceac:	4a50      	ldr	r2, [pc, #320]	; (800cff0 <LmHandlerSend+0x178>)
 800ceae:	79d2      	ldrb	r2, [r2, #7]
 800ceb0:	4611      	mov	r1, r2
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f7ff ff42 	bl	800cd3c <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ceb8:	f06f 0302 	mvn.w	r3, #2
 800cebc:	e093      	b.n	800cfe6 <LmHandlerSend+0x16e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800cebe:	4a4d      	ldr	r2, [pc, #308]	; (800cff4 <LmHandlerSend+0x17c>)
 800cec0:	78fb      	ldrb	r3, [r7, #3]
 800cec2:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800cec4:	78fb      	ldrb	r3, [r7, #3]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	bf14      	ite	ne
 800ceca:	2301      	movne	r3, #1
 800cecc:	2300      	moveq	r3, #0
 800cece:	b2db      	uxtb	r3, r3
 800ced0:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800ced2:	4b49      	ldr	r3, [pc, #292]	; (800cff8 <LmHandlerSend+0x180>)
 800ced4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ced8:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	785b      	ldrb	r3, [r3, #1]
 800cede:	f107 020c 	add.w	r2, r7, #12
 800cee2:	4611      	mov	r1, r2
 800cee4:	4618      	mov	r0, r3
 800cee6:	f004 ff7d 	bl	8011de4 <LoRaMacQueryTxPossible>
 800ceea:	4603      	mov	r3, r0
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d009      	beq.n	800cf04 <LmHandlerSend+0x8c>
    {
        // Send empty frame in order to flush MAC commands
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800cef0:	2300      	movs	r3, #0
 800cef2:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800cef4:	2300      	movs	r3, #0
 800cef6:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800cef8:	2300      	movs	r3, #0
 800cefa:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800cefc:	23f9      	movs	r3, #249	; 0xf9
 800cefe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cf02:	e009      	b.n	800cf18 <LmHandlerSend+0xa0>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	785b      	ldrb	r3, [r3, #1]
 800cf0e:	b29b      	uxth	r3, r3
 800cf10:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	685b      	ldr	r3, [r3, #4]
 800cf16:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800cf18:	4b36      	ldr	r3, [pc, #216]	; (800cff4 <LmHandlerSend+0x17c>)
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	3310      	adds	r3, #16
 800cf1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cf22:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800cf26:	4b34      	ldr	r3, [pc, #208]	; (800cff8 <LmHandlerSend+0x180>)
 800cf28:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800cf2c:	4b31      	ldr	r3, [pc, #196]	; (800cff4 <LmHandlerSend+0x17c>)
 800cf2e:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800cf30:	78ba      	ldrb	r2, [r7, #2]
 800cf32:	f107 0310 	add.w	r3, r7, #16
 800cf36:	4611      	mov	r1, r2
 800cf38:	4618      	mov	r0, r3
 800cf3a:	f005 fe7f 	bl	8012c3c <LoRaMacMcpsRequest>
 800cf3e:	4603      	mov	r3, r0
 800cf40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800cf44:	6a3b      	ldr	r3, [r7, #32]
 800cf46:	4a2d      	ldr	r2, [pc, #180]	; (800cffc <LmHandlerSend+0x184>)
 800cf48:	6013      	str	r3, [r2, #0]

    switch (status)
 800cf4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cf4e:	2b11      	cmp	r3, #17
 800cf50:	d842      	bhi.n	800cfd8 <LmHandlerSend+0x160>
 800cf52:	a201      	add	r2, pc, #4	; (adr r2, 800cf58 <LmHandlerSend+0xe0>)
 800cf54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf58:	0800cfa1 	.word	0x0800cfa1
 800cf5c:	0800cfb9 	.word	0x0800cfb9
 800cf60:	0800cfd9 	.word	0x0800cfd9
 800cf64:	0800cfd9 	.word	0x0800cfd9
 800cf68:	0800cfd9 	.word	0x0800cfd9
 800cf6c:	0800cfd9 	.word	0x0800cfd9
 800cf70:	0800cfd9 	.word	0x0800cfd9
 800cf74:	0800cfc1 	.word	0x0800cfc1
 800cf78:	0800cfd9 	.word	0x0800cfd9
 800cf7c:	0800cfd9 	.word	0x0800cfd9
 800cf80:	0800cfd9 	.word	0x0800cfd9
 800cf84:	0800cfd1 	.word	0x0800cfd1
 800cf88:	0800cfd9 	.word	0x0800cfd9
 800cf8c:	0800cfd9 	.word	0x0800cfd9
 800cf90:	0800cfb9 	.word	0x0800cfb9
 800cf94:	0800cfb9 	.word	0x0800cfb9
 800cf98:	0800cfb9 	.word	0x0800cfb9
 800cf9c:	0800cfc9 	.word	0x0800cfc9
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            IsUplinkTxPending = false;
 800cfa0:	4b17      	ldr	r3, [pc, #92]	; (800d000 <LmHandlerSend+0x188>)
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if (lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED)
 800cfa6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cfaa:	f113 0f07 	cmn.w	r3, #7
 800cfae:	d017      	beq.n	800cfe0 <LmHandlerSend+0x168>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 800cfb6:	e013      	b.n	800cfe0 <LmHandlerSend+0x168>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800cfb8:	23fe      	movs	r3, #254	; 0xfe
 800cfba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800cfbe:	e010      	b.n	800cfe2 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cfc0:	23fd      	movs	r3, #253	; 0xfd
 800cfc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800cfc6:	e00c      	b.n	800cfe2 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800cfc8:	23fb      	movs	r3, #251	; 0xfb
 800cfca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800cfce:	e008      	b.n	800cfe2 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800cfd0:	23fa      	movs	r3, #250	; 0xfa
 800cfd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800cfd6:	e004      	b.n	800cfe2 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800cfd8:	23ff      	movs	r3, #255	; 0xff
 800cfda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 800cfde:	e000      	b.n	800cfe2 <LmHandlerSend+0x16a>
            break;
 800cfe0:	bf00      	nop
    }

    return lmhStatus;
 800cfe2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3728      	adds	r7, #40	; 0x28
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}
 800cfee:	bf00      	nop
 800cff0:	200000a8 	.word	0x200000a8
 800cff4:	200000b0 	.word	0x200000b0
 800cff8:	200005ec 	.word	0x200005ec
 800cffc:	20000628 	.word	0x20000628
 800d000:	2000062c 	.word	0x2000062c

0800d004 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b086      	sub	sp, #24
 800d008:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800d00a:	2309      	movs	r3, #9
 800d00c:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800d00e:	463b      	mov	r3, r7
 800d010:	4618      	mov	r0, r3
 800d012:	f005 fc8d 	bl	8012930 <LoRaMacMlmeRequest>
 800d016:	4603      	mov	r3, r0
 800d018:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	4a06      	ldr	r2, [pc, #24]	; (800d038 <LmHandlerDeviceTimeReq+0x34>)
 800d01e:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800d020:	7dfb      	ldrb	r3, [r7, #23]
 800d022:	2b00      	cmp	r3, #0
 800d024:	d101      	bne.n	800d02a <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d026:	2300      	movs	r3, #0
 800d028:	e001      	b.n	800d02e <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d02a:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d02e:	4618      	mov	r0, r3
 800d030:	3718      	adds	r7, #24
 800d032:	46bd      	mov	sp, r7
 800d034:	bd80      	pop	{r7, pc}
 800d036:	bf00      	nop
 800d038:	20000628 	.word	0x20000628

0800d03c <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800d03c:	b480      	push	{r7}
 800d03e:	b083      	sub	sp, #12
 800d040:	af00      	add	r7, sp, #0
 800d042:	4603      	mov	r3, r0
 800d044:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800d046:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d04a:	4618      	mov	r0, r3
 800d04c:	370c      	adds	r7, #12
 800d04e:	46bd      	mov	sp, r7
 800d050:	bc80      	pop	{r7}
 800d052:	4770      	bx	lr

0800d054 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b08c      	sub	sp, #48	; 0x30
 800d058:	af00      	add	r7, sp, #0
 800d05a:	4603      	mov	r3, r0
 800d05c:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800d05e:	2300      	movs	r3, #0
 800d060:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if (LoRaMacIsBusy() == true)
 800d064:	f002 f8e2 	bl	800f22c <LoRaMacIsBusy>
 800d068:	4603      	mov	r3, r0
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d002      	beq.n	800d074 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d06e:	f06f 0301 	mvn.w	r3, #1
 800d072:	e073      	b.n	800d15c <LmHandlerRequestClass+0x108>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800d074:	f7ff fee4 	bl	800ce40 <LmHandlerJoinStatus>
 800d078:	4603      	mov	r3, r0
 800d07a:	2b01      	cmp	r3, #1
 800d07c:	d002      	beq.n	800d084 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d07e:	f06f 0302 	mvn.w	r3, #2
 800d082:	e06b      	b.n	800d15c <LmHandlerRequestClass+0x108>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d084:	2300      	movs	r3, #0
 800d086:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d088:	f107 0308 	add.w	r3, r7, #8
 800d08c:	4618      	mov	r0, r3
 800d08e:	f004 ff39 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
 800d092:	4603      	mov	r3, r0
 800d094:	2b00      	cmp	r3, #0
 800d096:	d002      	beq.n	800d09e <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800d098:	f04f 33ff 	mov.w	r3, #4294967295
 800d09c:	e05e      	b.n	800d15c <LmHandlerRequestClass+0x108>
    }
    currentClass = mibReq.Param.Class;
 800d09e:	7b3b      	ldrb	r3, [r7, #12]
 800d0a0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800d0a4:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800d0a8:	79fb      	ldrb	r3, [r7, #7]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d04d      	beq.n	800d14a <LmHandlerRequestClass+0xf6>
    {
        switch( newClass )
 800d0ae:	79fb      	ldrb	r3, [r7, #7]
 800d0b0:	2b02      	cmp	r3, #2
 800d0b2:	d028      	beq.n	800d106 <LmHandlerRequestClass+0xb2>
 800d0b4:	2b02      	cmp	r3, #2
 800d0b6:	dc4a      	bgt.n	800d14e <LmHandlerRequestClass+0xfa>
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d002      	beq.n	800d0c2 <LmHandlerRequestClass+0x6e>
 800d0bc:	2b01      	cmp	r3, #1
 800d0be:	d01e      	beq.n	800d0fe <LmHandlerRequestClass+0xaa>
                    }
                }
            }
            break;
        default:
            break;
 800d0c0:	e045      	b.n	800d14e <LmHandlerRequestClass+0xfa>
                if( currentClass != CLASS_A )
 800d0c2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d043      	beq.n	800d152 <LmHandlerRequestClass+0xfe>
                    mibReq.Param.Class = newClass;
 800d0ca:	79fb      	ldrb	r3, [r7, #7]
 800d0cc:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d0ce:	f107 0308 	add.w	r3, r7, #8
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	f005 f8bc 	bl	8012250 <LoRaMacMibSetRequestConfirm>
 800d0d8:	4603      	mov	r3, r0
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d10b      	bne.n	800d0f6 <LmHandlerRequestClass+0xa2>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800d0de:	4b21      	ldr	r3, [pc, #132]	; (800d164 <LmHandlerRequestClass+0x110>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d034      	beq.n	800d152 <LmHandlerRequestClass+0xfe>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800d0e8:	4b1e      	ldr	r3, [pc, #120]	; (800d164 <LmHandlerRequestClass+0x110>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0ee:	79fa      	ldrb	r2, [r7, #7]
 800d0f0:	4610      	mov	r0, r2
 800d0f2:	4798      	blx	r3
            break;
 800d0f4:	e02d      	b.n	800d152 <LmHandlerRequestClass+0xfe>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800d0f6:	23ff      	movs	r3, #255	; 0xff
 800d0f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d0fc:	e029      	b.n	800d152 <LmHandlerRequestClass+0xfe>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800d0fe:	23ff      	movs	r3, #255	; 0xff
 800d100:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d104:	e028      	b.n	800d158 <LmHandlerRequestClass+0x104>
                if( currentClass != CLASS_A )
 800d106:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d003      	beq.n	800d116 <LmHandlerRequestClass+0xc2>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800d10e:	23ff      	movs	r3, #255	; 0xff
 800d110:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d114:	e01f      	b.n	800d156 <LmHandlerRequestClass+0x102>
                    mibReq.Param.Class = newClass;
 800d116:	79fb      	ldrb	r3, [r7, #7]
 800d118:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800d11a:	f107 0308 	add.w	r3, r7, #8
 800d11e:	4618      	mov	r0, r3
 800d120:	f005 f896 	bl	8012250 <LoRaMacMibSetRequestConfirm>
 800d124:	4603      	mov	r3, r0
 800d126:	2b00      	cmp	r3, #0
 800d128:	d10b      	bne.n	800d142 <LmHandlerRequestClass+0xee>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800d12a:	4b0e      	ldr	r3, [pc, #56]	; (800d164 <LmHandlerRequestClass+0x110>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d130:	2b00      	cmp	r3, #0
 800d132:	d010      	beq.n	800d156 <LmHandlerRequestClass+0x102>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800d134:	4b0b      	ldr	r3, [pc, #44]	; (800d164 <LmHandlerRequestClass+0x110>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d13a:	79fa      	ldrb	r2, [r7, #7]
 800d13c:	4610      	mov	r0, r2
 800d13e:	4798      	blx	r3
            break;
 800d140:	e009      	b.n	800d156 <LmHandlerRequestClass+0x102>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800d142:	23ff      	movs	r3, #255	; 0xff
 800d144:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            break;
 800d148:	e005      	b.n	800d156 <LmHandlerRequestClass+0x102>
        }
    }
 800d14a:	bf00      	nop
 800d14c:	e004      	b.n	800d158 <LmHandlerRequestClass+0x104>
            break;
 800d14e:	bf00      	nop
 800d150:	e002      	b.n	800d158 <LmHandlerRequestClass+0x104>
            break;
 800d152:	bf00      	nop
 800d154:	e000      	b.n	800d158 <LmHandlerRequestClass+0x104>
            break;
 800d156:	bf00      	nop
    return errorStatus;
 800d158:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3730      	adds	r7, #48	; 0x30
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}
 800d164:	20000600 	.word	0x20000600

0800d168 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800d168:	b580      	push	{r7, lr}
 800d16a:	b08c      	sub	sp, #48	; 0x30
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d102      	bne.n	800d17c <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d176:	f04f 33ff 	mov.w	r3, #4294967295
 800d17a:	e010      	b.n	800d19e <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d17c:	2300      	movs	r3, #0
 800d17e:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800d180:	f107 030c 	add.w	r3, r7, #12
 800d184:	4618      	mov	r0, r3
 800d186:	f004 febd 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
 800d18a:	4603      	mov	r3, r0
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d002      	beq.n	800d196 <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d190:	f04f 33ff 	mov.w	r3, #4294967295
 800d194:	e003      	b.n	800d19e <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800d196:	7c3a      	ldrb	r2, [r7, #16]
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800d19c:	2300      	movs	r3, #0
}
 800d19e:	4618      	mov	r0, r3
 800d1a0:	3730      	adds	r7, #48	; 0x30
 800d1a2:	46bd      	mov	sp, r7
 800d1a4:	bd80      	pop	{r7, pc}
	...

0800d1a8 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b08c      	sub	sp, #48	; 0x30
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d102      	bne.n	800d1bc <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d1b6:	f04f 33ff 	mov.w	r3, #4294967295
 800d1ba:	e016      	b.n	800d1ea <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800d1bc:	2320      	movs	r3, #32
 800d1be:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800d1c0:	f107 030c 	add.w	r3, r7, #12
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f004 fe9d 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d002      	beq.n	800d1d6 <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d1d0:	f04f 33ff 	mov.w	r3, #4294967295
 800d1d4:	e009      	b.n	800d1ea <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800d1d6:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f993 2000 	ldrsb.w	r2, [r3]
 800d1e4:	4b03      	ldr	r3, [pc, #12]	; (800d1f4 <LmHandlerGetTxDatarate+0x4c>)
 800d1e6:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800d1e8:	2300      	movs	r3, #0
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3730      	adds	r7, #48	; 0x30
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	bd80      	pop	{r7, pc}
 800d1f2:	bf00      	nop
 800d1f4:	200005ec 	.word	0x200005ec

0800d1f8 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b08c      	sub	sp, #48	; 0x30
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800d200:	2323      	movs	r3, #35	; 0x23
 800d202:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d208:	f107 030c 	add.w	r3, r7, #12
 800d20c:	4618      	mov	r0, r3
 800d20e:	f005 f81f 	bl	8012250 <LoRaMacMibSetRequestConfirm>
 800d212:	4603      	mov	r3, r0
 800d214:	2b00      	cmp	r3, #0
 800d216:	d002      	beq.n	800d21e <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800d218:	f04f 33ff 	mov.w	r3, #4294967295
 800d21c:	e000      	b.n	800d220 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800d21e:	2300      	movs	r3, #0
}
 800d220:	4618      	mov	r0, r3
 800d222:	3730      	adds	r7, #48	; 0x30
 800d224:	46bd      	mov	sp, r7
 800d226:	bd80      	pop	{r7, pc}

0800d228 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b082      	sub	sp, #8
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800d230:	4b15      	ldr	r3, [pc, #84]	; (800d288 <McpsConfirm+0x60>)
 800d232:	2201      	movs	r2, #1
 800d234:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	785a      	ldrb	r2, [r3, #1]
 800d23a:	4b13      	ldr	r3, [pc, #76]	; (800d288 <McpsConfirm+0x60>)
 800d23c:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	789b      	ldrb	r3, [r3, #2]
 800d242:	b25a      	sxtb	r2, r3
 800d244:	4b10      	ldr	r3, [pc, #64]	; (800d288 <McpsConfirm+0x60>)
 800d246:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	68db      	ldr	r3, [r3, #12]
 800d24c:	4a0e      	ldr	r2, [pc, #56]	; (800d288 <McpsConfirm+0x60>)
 800d24e:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800d256:	4b0c      	ldr	r3, [pc, #48]	; (800d288 <McpsConfirm+0x60>)
 800d258:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	691b      	ldr	r3, [r3, #16]
 800d25e:	b2da      	uxtb	r2, r3
 800d260:	4b09      	ldr	r3, [pc, #36]	; (800d288 <McpsConfirm+0x60>)
 800d262:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	791b      	ldrb	r3, [r3, #4]
 800d268:	461a      	mov	r2, r3
 800d26a:	4b07      	ldr	r3, [pc, #28]	; (800d288 <McpsConfirm+0x60>)
 800d26c:	725a      	strb	r2, [r3, #9]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800d26e:	4b07      	ldr	r3, [pc, #28]	; (800d28c <McpsConfirm+0x64>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d274:	4804      	ldr	r0, [pc, #16]	; (800d288 <McpsConfirm+0x60>)
 800d276:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800d278:	6879      	ldr	r1, [r7, #4]
 800d27a:	2000      	movs	r0, #0
 800d27c:	f000 f9c6 	bl	800d60c <LmHandlerPackagesNotify>
}
 800d280:	bf00      	nop
 800d282:	3708      	adds	r7, #8
 800d284:	46bd      	mov	sp, r7
 800d286:	bd80      	pop	{r7, pc}
 800d288:	200000b0 	.word	0x200000b0
 800d28c:	20000600 	.word	0x20000600

0800d290 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b086      	sub	sp, #24
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
 800d298:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800d29a:	2300      	movs	r3, #0
 800d29c:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800d29e:	4b2c      	ldr	r3, [pc, #176]	; (800d350 <McpsIndication+0xc0>)
 800d2a0:	2201      	movs	r2, #1
 800d2a2:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	785a      	ldrb	r2, [r3, #1]
 800d2a8:	4b29      	ldr	r3, [pc, #164]	; (800d350 <McpsIndication+0xc0>)
 800d2aa:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800d2ac:	4b28      	ldr	r3, [pc, #160]	; (800d350 <McpsIndication+0xc0>)
 800d2ae:	785b      	ldrb	r3, [r3, #1]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d149      	bne.n	800d348 <McpsIndication+0xb8>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	791b      	ldrb	r3, [r3, #4]
 800d2b8:	b25a      	sxtb	r2, r3
 800d2ba:	4b25      	ldr	r3, [pc, #148]	; (800d350 <McpsIndication+0xc0>)
 800d2bc:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d2c4:	b25a      	sxtb	r2, r3
 800d2c6:	4b22      	ldr	r3, [pc, #136]	; (800d350 <McpsIndication+0xc0>)
 800d2c8:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d2d0:	4b1f      	ldr	r3, [pc, #124]	; (800d350 <McpsIndication+0xc0>)
 800d2d2:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	78da      	ldrb	r2, [r3, #3]
 800d2d8:	4b1d      	ldr	r3, [pc, #116]	; (800d350 <McpsIndication+0xc0>)
 800d2da:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	691b      	ldr	r3, [r3, #16]
 800d2e0:	4a1b      	ldr	r2, [pc, #108]	; (800d350 <McpsIndication+0xc0>)
 800d2e2:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	78db      	ldrb	r3, [r3, #3]
 800d2e8:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	7b1b      	ldrb	r3, [r3, #12]
 800d2ee:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	689b      	ldr	r3, [r3, #8]
 800d2f4:	617b      	str	r3, [r7, #20]

    LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800d2f6:	4b17      	ldr	r3, [pc, #92]	; (800d354 <McpsIndication+0xc4>)
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2fc:	f107 0210 	add.w	r2, r7, #16
 800d300:	4913      	ldr	r1, [pc, #76]	; (800d350 <McpsIndication+0xc0>)
 800d302:	4610      	mov	r0, r2
 800d304:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800d306:	4b13      	ldr	r3, [pc, #76]	; (800d354 <McpsIndication+0xc4>)
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d007      	beq.n	800d320 <McpsIndication+0x90>
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	7e1b      	ldrb	r3, [r3, #24]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d003      	beq.n	800d320 <McpsIndication+0x90>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800d318:	4b0e      	ldr	r3, [pc, #56]	; (800d354 <McpsIndication+0xc4>)
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d31e:	4798      	blx	r3
    }
    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800d320:	6879      	ldr	r1, [r7, #4]
 800d322:	2001      	movs	r0, #1
 800d324:	f000 f972 	bl	800d60c <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800d328:	f107 030f 	add.w	r3, r7, #15
 800d32c:	4618      	mov	r0, r3
 800d32e:	f7ff ff1b 	bl	800d168 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true);
    }
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ( ( mcpsIndication->FramePending == true ) && ( deviceClass == CLASS_A ) )
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	795b      	ldrb	r3, [r3, #5]
 800d336:	2b01      	cmp	r3, #1
 800d338:	d107      	bne.n	800d34a <McpsIndication+0xba>
 800d33a:	7bfb      	ldrb	r3, [r7, #15]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d104      	bne.n	800d34a <McpsIndication+0xba>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.
        IsUplinkTxPending = true;
 800d340:	4b05      	ldr	r3, [pc, #20]	; (800d358 <McpsIndication+0xc8>)
 800d342:	2201      	movs	r2, #1
 800d344:	701a      	strb	r2, [r3, #0]
 800d346:	e000      	b.n	800d34a <McpsIndication+0xba>
        return;
 800d348:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800d34a:	3718      	adds	r7, #24
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd80      	pop	{r7, pc}
 800d350:	200000cc 	.word	0x200000cc
 800d354:	20000600 	.word	0x20000600
 800d358:	2000062c 	.word	0x2000062c

0800d35c <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b08c      	sub	sp, #48	; 0x30
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800d364:	4b3c      	ldr	r3, [pc, #240]	; (800d458 <MlmeConfirm+0xfc>)
 800d366:	2200      	movs	r2, #0
 800d368:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	785a      	ldrb	r2, [r3, #1]
 800d36e:	4b3a      	ldr	r3, [pc, #232]	; (800d458 <MlmeConfirm+0xfc>)
 800d370:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800d372:	4b3a      	ldr	r3, [pc, #232]	; (800d45c <MlmeConfirm+0x100>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d378:	4837      	ldr	r0, [pc, #220]	; (800d458 <MlmeConfirm+0xfc>)
 800d37a:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800d37c:	6879      	ldr	r1, [r7, #4]
 800d37e:	2002      	movs	r0, #2
 800d380:	f000 f944 	bl	800d60c <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	781b      	ldrb	r3, [r3, #0]
 800d388:	3b01      	subs	r3, #1
 800d38a:	2b0b      	cmp	r3, #11
 800d38c:	d85c      	bhi.n	800d448 <MlmeConfirm+0xec>
 800d38e:	a201      	add	r2, pc, #4	; (adr r2, 800d394 <MlmeConfirm+0x38>)
 800d390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d394:	0800d3c5 	.word	0x0800d3c5
 800d398:	0800d449 	.word	0x0800d449
 800d39c:	0800d449 	.word	0x0800d449
 800d3a0:	0800d417 	.word	0x0800d417
 800d3a4:	0800d449 	.word	0x0800d449
 800d3a8:	0800d449 	.word	0x0800d449
 800d3ac:	0800d449 	.word	0x0800d449
 800d3b0:	0800d449 	.word	0x0800d449
 800d3b4:	0800d449 	.word	0x0800d449
 800d3b8:	0800d449 	.word	0x0800d449
 800d3bc:	0800d42f 	.word	0x0800d42f
 800d3c0:	0800d449 	.word	0x0800d449
    {
    case MLME_JOIN:
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_DEV_ADDR;
 800d3c4:	2306      	movs	r3, #6
 800d3c6:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d3c8:	f107 030c 	add.w	r3, r7, #12
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f004 fd99 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d3d2:	693b      	ldr	r3, [r7, #16]
 800d3d4:	4a22      	ldr	r2, [pc, #136]	; (800d460 <MlmeConfirm+0x104>)
 800d3d6:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800d3d8:	4822      	ldr	r0, [pc, #136]	; (800d464 <MlmeConfirm+0x108>)
 800d3da:	f7ff fee5 	bl	800d1a8 <LmHandlerGetTxDatarate>

            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	785b      	ldrb	r3, [r3, #1]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d108      	bne.n	800d3f8 <MlmeConfirm+0x9c>
            {
                // Status is OK, node has joined the network
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d3e6:	4b20      	ldr	r3, [pc, #128]	; (800d468 <MlmeConfirm+0x10c>)
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	715a      	strb	r2, [r3, #5]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800d3ec:	4b1f      	ldr	r3, [pc, #124]	; (800d46c <MlmeConfirm+0x110>)
 800d3ee:	785b      	ldrb	r3, [r3, #1]
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	f7ff fe2f 	bl	800d054 <LmHandlerRequestClass>
 800d3f6:	e002      	b.n	800d3fe <MlmeConfirm+0xa2>
            }
            else
            {
                // Join was not successful. Try to join again
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800d3f8:	4b1b      	ldr	r3, [pc, #108]	; (800d468 <MlmeConfirm+0x10c>)
 800d3fa:	22ff      	movs	r2, #255	; 0xff
 800d3fc:	715a      	strb	r2, [r3, #5]
            }
            // Notify upper layer
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800d3fe:	4b17      	ldr	r3, [pc, #92]	; (800d45c <MlmeConfirm+0x100>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d404:	4818      	ldr	r0, [pc, #96]	; (800d468 <MlmeConfirm+0x10c>)
 800d406:	4798      	blx	r3
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	785b      	ldrb	r3, [r3, #1]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d11d      	bne.n	800d44c <MlmeConfirm+0xf0>
            {
                SecureElementPrintSessionKeys();
 800d410:	f7ff f894 	bl	800c53c <SecureElementPrintSessionKeys>
            }
        }
        break;
 800d414:	e01a      	b.n	800d44c <MlmeConfirm+0xf0>
    case MLME_LINK_CHECK:
        {
            RxParams.LinkCheck = true;
 800d416:	4b16      	ldr	r3, [pc, #88]	; (800d470 <MlmeConfirm+0x114>)
 800d418:	2201      	movs	r2, #1
 800d41a:	745a      	strb	r2, [r3, #17]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	7a1a      	ldrb	r2, [r3, #8]
 800d420:	4b13      	ldr	r3, [pc, #76]	; (800d470 <MlmeConfirm+0x114>)
 800d422:	749a      	strb	r2, [r3, #18]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	7a5a      	ldrb	r2, [r3, #9]
 800d428:	4b11      	ldr	r3, [pc, #68]	; (800d470 <MlmeConfirm+0x114>)
 800d42a:	74da      	strb	r2, [r3, #19]
        }
        break;
 800d42c:	e00f      	b.n	800d44e <MlmeConfirm+0xf2>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    case MLME_BEACON_ACQUISITION:
        {
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	785b      	ldrb	r3, [r3, #1]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d105      	bne.n	800d442 <MlmeConfirm+0xe6>
            {
                // Beacon has been acquired
                // Request server for ping slot
                LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800d436:	4b0d      	ldr	r3, [pc, #52]	; (800d46c <MlmeConfirm+0x110>)
 800d438:	7b1b      	ldrb	r3, [r3, #12]
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7ff fdfe 	bl	800d03c <LmHandlerPingSlotReq>
                // Beacon not acquired
                // Request Device Time again.
                LmHandlerDeviceTimeReq( );
            }
        }
        break;
 800d440:	e005      	b.n	800d44e <MlmeConfirm+0xf2>
                LmHandlerDeviceTimeReq( );
 800d442:	f7ff fddf 	bl	800d004 <LmHandlerDeviceTimeReq>
        break;
 800d446:	e002      	b.n	800d44e <MlmeConfirm+0xf2>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800d448:	bf00      	nop
 800d44a:	e000      	b.n	800d44e <MlmeConfirm+0xf2>
        break;
 800d44c:	bf00      	nop
    }
}
 800d44e:	bf00      	nop
 800d450:	3730      	adds	r7, #48	; 0x30
 800d452:	46bd      	mov	sp, r7
 800d454:	bd80      	pop	{r7, pc}
 800d456:	bf00      	nop
 800d458:	200000b0 	.word	0x200000b0
 800d45c:	20000600 	.word	0x20000600
 800d460:	20000090 	.word	0x20000090
 800d464:	200000ac 	.word	0x200000ac
 800d468:	200000a8 	.word	0x200000a8
 800d46c:	200005ec 	.word	0x200005ec
 800d470:	200000cc 	.word	0x200000cc

0800d474 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b082      	sub	sp, #8
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
 800d47c:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800d47e:	4b24      	ldr	r3, [pc, #144]	; (800d510 <MlmeIndication+0x9c>)
 800d480:	2200      	movs	r2, #0
 800d482:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	785a      	ldrb	r2, [r3, #1]
 800d488:	4b21      	ldr	r3, [pc, #132]	; (800d510 <MlmeIndication+0x9c>)
 800d48a:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	789b      	ldrb	r3, [r3, #2]
 800d490:	b25a      	sxtb	r2, r3
 800d492:	4b1f      	ldr	r3, [pc, #124]	; (800d510 <MlmeIndication+0x9c>)
 800d494:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d49c:	b25a      	sxtb	r2, r3
 800d49e:	4b1c      	ldr	r3, [pc, #112]	; (800d510 <MlmeIndication+0x9c>)
 800d4a0:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d4a8:	4b19      	ldr	r3, [pc, #100]	; (800d510 <MlmeIndication+0x9c>)
 800d4aa:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	78da      	ldrb	r2, [r3, #3]
 800d4b0:	4b17      	ldr	r3, [pc, #92]	; (800d510 <MlmeIndication+0x9c>)
 800d4b2:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	4a15      	ldr	r2, [pc, #84]	; (800d510 <MlmeIndication+0x9c>)
 800d4ba:	60d3      	str	r3, [r2, #12]
    if ((mlmeIndication->MlmeIndication != MLME_BEACON) && (mlmeIndication->MlmeIndication != MLME_BEACON_LOST))
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	781b      	ldrb	r3, [r3, #0]
 800d4c0:	2b0a      	cmp	r3, #10
 800d4c2:	d009      	beq.n	800d4d8 <MlmeIndication+0x64>
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	781b      	ldrb	r3, [r3, #0]
 800d4c8:	2b0e      	cmp	r3, #14
 800d4ca:	d005      	beq.n	800d4d8 <MlmeIndication+0x64>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800d4cc:	4b11      	ldr	r3, [pc, #68]	; (800d514 <MlmeIndication+0xa0>)
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4d2:	490f      	ldr	r1, [pc, #60]	; (800d510 <MlmeIndication+0x9c>)
 800d4d4:	2000      	movs	r0, #0
 800d4d6:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800d4d8:	6879      	ldr	r1, [r7, #4]
 800d4da:	2003      	movs	r0, #3
 800d4dc:	f000 f896 	bl	800d60c <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	781b      	ldrb	r3, [r3, #0]
 800d4e4:	2b0e      	cmp	r3, #14
 800d4e6:	d00a      	beq.n	800d4fe <MlmeIndication+0x8a>
 800d4e8:	2b0e      	cmp	r3, #14
 800d4ea:	dc0a      	bgt.n	800d502 <MlmeIndication+0x8e>
 800d4ec:	2b06      	cmp	r3, #6
 800d4ee:	d002      	beq.n	800d4f6 <MlmeIndication+0x82>
 800d4f0:	2b0a      	cmp	r3, #10
 800d4f2:	d008      	beq.n	800d506 <MlmeIndication+0x92>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800d4f4:	e005      	b.n	800d502 <MlmeIndication+0x8e>
            IsUplinkTxPending = true;
 800d4f6:	4b08      	ldr	r3, [pc, #32]	; (800d518 <MlmeIndication+0xa4>)
 800d4f8:	2201      	movs	r2, #1
 800d4fa:	701a      	strb	r2, [r3, #0]
        break;
 800d4fc:	e004      	b.n	800d508 <MlmeIndication+0x94>
        break;
 800d4fe:	bf00      	nop
 800d500:	e002      	b.n	800d508 <MlmeIndication+0x94>
        break;
 800d502:	bf00      	nop
 800d504:	e000      	b.n	800d508 <MlmeIndication+0x94>
        break;
 800d506:	bf00      	nop
    }
}
 800d508:	bf00      	nop
 800d50a:	3708      	adds	r7, #8
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	200000cc 	.word	0x200000cc
 800d514:	20000600 	.word	0x20000600
 800d518:	2000062c 	.word	0x2000062c

0800d51c <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b084      	sub	sp, #16
 800d520:	af00      	add	r7, sp, #0
 800d522:	4603      	mov	r3, r0
 800d524:	6039      	str	r1, [r7, #0]
 800d526:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800d528:	2300      	movs	r3, #0
 800d52a:	60fb      	str	r3, [r7, #12]
    switch( id )
 800d52c:	79fb      	ldrb	r3, [r7, #7]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d103      	bne.n	800d53a <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800d532:	f000 fa1f 	bl	800d974 <LmhpCompliancePackageFactory>
 800d536:	60f8      	str	r0, [r7, #12]
            break;
 800d538:	e000      	b.n	800d53c <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister( id, &package );
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800d53a:	bf00      	nop
        }
    }
    if( package != NULL )
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d035      	beq.n	800d5ae <LmHandlerPackageRegister+0x92>
    {
        LmHandlerPackages[id] = package;
 800d542:	79fb      	ldrb	r3, [r7, #7]
 800d544:	491d      	ldr	r1, [pc, #116]	; (800d5bc <LmHandlerPackageRegister+0xa0>)
 800d546:	68fa      	ldr	r2, [r7, #12]
 800d548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800d54c:	79fb      	ldrb	r3, [r7, #7]
 800d54e:	4a1b      	ldr	r2, [pc, #108]	; (800d5bc <LmHandlerPackageRegister+0xa0>)
 800d550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d554:	4a1a      	ldr	r2, [pc, #104]	; (800d5c0 <LmHandlerPackageRegister+0xa4>)
 800d556:	629a      	str	r2, [r3, #40]	; 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800d558:	4b1a      	ldr	r3, [pc, #104]	; (800d5c4 <LmHandlerPackageRegister+0xa8>)
 800d55a:	681a      	ldr	r2, [r3, #0]
 800d55c:	79fb      	ldrb	r3, [r7, #7]
 800d55e:	4917      	ldr	r1, [pc, #92]	; (800d5bc <LmHandlerPackageRegister+0xa0>)
 800d560:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d564:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d566:	631a      	str	r2, [r3, #48]	; 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800d568:	4b16      	ldr	r3, [pc, #88]	; (800d5c4 <LmHandlerPackageRegister+0xa8>)
 800d56a:	681a      	ldr	r2, [r3, #0]
 800d56c:	79fb      	ldrb	r3, [r7, #7]
 800d56e:	4913      	ldr	r1, [pc, #76]	; (800d5bc <LmHandlerPackageRegister+0xa0>)
 800d570:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d574:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800d576:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800d578:	79fb      	ldrb	r3, [r7, #7]
 800d57a:	4a10      	ldr	r2, [pc, #64]	; (800d5bc <LmHandlerPackageRegister+0xa0>)
 800d57c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d580:	4a11      	ldr	r2, [pc, #68]	; (800d5c8 <LmHandlerPackageRegister+0xac>)
 800d582:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800d584:	4b0f      	ldr	r3, [pc, #60]	; (800d5c4 <LmHandlerPackageRegister+0xa8>)
 800d586:	681a      	ldr	r2, [r3, #0]
 800d588:	79fb      	ldrb	r3, [r7, #7]
 800d58a:	490c      	ldr	r1, [pc, #48]	; (800d5bc <LmHandlerPackageRegister+0xa0>)
 800d58c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d590:	6992      	ldr	r2, [r2, #24]
 800d592:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800d594:	79fb      	ldrb	r3, [r7, #7]
 800d596:	4a09      	ldr	r2, [pc, #36]	; (800d5bc <LmHandlerPackageRegister+0xa0>)
 800d598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d59c:	685b      	ldr	r3, [r3, #4]
 800d59e:	4a0b      	ldr	r2, [pc, #44]	; (800d5cc <LmHandlerPackageRegister+0xb0>)
 800d5a0:	6851      	ldr	r1, [r2, #4]
 800d5a2:	4a0a      	ldr	r2, [pc, #40]	; (800d5cc <LmHandlerPackageRegister+0xb0>)
 800d5a4:	7852      	ldrb	r2, [r2, #1]
 800d5a6:	6838      	ldr	r0, [r7, #0]
 800d5a8:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	e001      	b.n	800d5b2 <LmHandlerPackageRegister+0x96>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d5ae:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	3710      	adds	r7, #16
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}
 800d5ba:	bf00      	nop
 800d5bc:	200005d8 	.word	0x200005d8
 800d5c0:	0800cd3d 	.word	0x0800cd3d
 800d5c4:	20000600 	.word	0x20000600
 800d5c8:	0800d005 	.word	0x0800d005
 800d5cc:	200000e0 	.word	0x200000e0

0800d5d0 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b082      	sub	sp, #8
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800d5da:	79fb      	ldrb	r3, [r7, #7]
 800d5dc:	2b04      	cmp	r3, #4
 800d5de:	d80e      	bhi.n	800d5fe <LmHandlerPackageIsInitialized+0x2e>
 800d5e0:	79fb      	ldrb	r3, [r7, #7]
 800d5e2:	4a09      	ldr	r2, [pc, #36]	; (800d608 <LmHandlerPackageIsInitialized+0x38>)
 800d5e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5e8:	689b      	ldr	r3, [r3, #8]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d007      	beq.n	800d5fe <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800d5ee:	79fb      	ldrb	r3, [r7, #7]
 800d5f0:	4a05      	ldr	r2, [pc, #20]	; (800d608 <LmHandlerPackageIsInitialized+0x38>)
 800d5f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5f6:	689b      	ldr	r3, [r3, #8]
 800d5f8:	4798      	blx	r3
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	e000      	b.n	800d600 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800d5fe:	2300      	movs	r3, #0
    }
}
 800d600:	4618      	mov	r0, r3
 800d602:	3708      	adds	r7, #8
 800d604:	46bd      	mov	sp, r7
 800d606:	bd80      	pop	{r7, pc}
 800d608:	200005d8 	.word	0x200005d8

0800d60c <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b084      	sub	sp, #16
 800d610:	af00      	add	r7, sp, #0
 800d612:	4603      	mov	r3, r0
 800d614:	6039      	str	r1, [r7, #0]
 800d616:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d618:	2300      	movs	r3, #0
 800d61a:	73fb      	strb	r3, [r7, #15]
 800d61c:	e069      	b.n	800d6f2 <LmHandlerPackagesNotify+0xe6>
    {
        if( LmHandlerPackages[i] != NULL )
 800d61e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d622:	4a38      	ldr	r2, [pc, #224]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d051      	beq.n	800d6d0 <LmHandlerPackagesNotify+0xc4>
        {
            switch( notifyType )
 800d62c:	79fb      	ldrb	r3, [r7, #7]
 800d62e:	2b03      	cmp	r3, #3
 800d630:	d850      	bhi.n	800d6d4 <LmHandlerPackagesNotify+0xc8>
 800d632:	a201      	add	r2, pc, #4	; (adr r2, 800d638 <LmHandlerPackagesNotify+0x2c>)
 800d634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d638:	0800d649 	.word	0x0800d649
 800d63c:	0800d66b 	.word	0x0800d66b
 800d640:	0800d68d 	.word	0x0800d68d
 800d644:	0800d6af 	.word	0x0800d6af
            {
                case PACKAGE_MCPS_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800d648:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d64c:	4a2d      	ldr	r2, [pc, #180]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d64e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d652:	699b      	ldr	r3, [r3, #24]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d03f      	beq.n	800d6d8 <LmHandlerPackagesNotify+0xcc>
                    {
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800d658:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d65c:	4a29      	ldr	r2, [pc, #164]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d65e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d662:	699b      	ldr	r3, [r3, #24]
 800d664:	6838      	ldr	r0, [r7, #0]
 800d666:	4798      	blx	r3
                    }
                    break;
 800d668:	e036      	b.n	800d6d8 <LmHandlerPackagesNotify+0xcc>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800d66a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d66e:	4a25      	ldr	r2, [pc, #148]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d674:	69db      	ldr	r3, [r3, #28]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d030      	beq.n	800d6dc <LmHandlerPackagesNotify+0xd0>
#endif /* LORAMAC_VERSION */
                    {
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800d67a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d67e:	4a21      	ldr	r2, [pc, #132]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d684:	69db      	ldr	r3, [r3, #28]
 800d686:	6838      	ldr	r0, [r7, #0]
 800d688:	4798      	blx	r3
                    }
                    break;
 800d68a:	e027      	b.n	800d6dc <LmHandlerPackagesNotify+0xd0>
                }
                case PACKAGE_MLME_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800d68c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d690:	4a1c      	ldr	r2, [pc, #112]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d696:	6a1b      	ldr	r3, [r3, #32]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d021      	beq.n	800d6e0 <LmHandlerPackagesNotify+0xd4>
                    {
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800d69c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6a0:	4a18      	ldr	r2, [pc, #96]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d6a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6a6:	6a1b      	ldr	r3, [r3, #32]
 800d6a8:	6838      	ldr	r0, [r7, #0]
 800d6aa:	4798      	blx	r3
                    }
                    break;
 800d6ac:	e018      	b.n	800d6e0 <LmHandlerPackagesNotify+0xd4>
                }
                case PACKAGE_MLME_INDICATION:
                {
                    if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800d6ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6b2:	4a14      	ldr	r2, [pc, #80]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d6b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d012      	beq.n	800d6e4 <LmHandlerPackagesNotify+0xd8>
                    {
                        LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800d6be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6c2:	4a10      	ldr	r2, [pc, #64]	; (800d704 <LmHandlerPackagesNotify+0xf8>)
 800d6c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6ca:	6838      	ldr	r0, [r7, #0]
 800d6cc:	4798      	blx	r3
                    }
                    break;
 800d6ce:	e009      	b.n	800d6e4 <LmHandlerPackagesNotify+0xd8>
                default:
                {
                    break;
                }
            }
        }
 800d6d0:	bf00      	nop
 800d6d2:	e008      	b.n	800d6e6 <LmHandlerPackagesNotify+0xda>
                    break;
 800d6d4:	bf00      	nop
 800d6d6:	e006      	b.n	800d6e6 <LmHandlerPackagesNotify+0xda>
                    break;
 800d6d8:	bf00      	nop
 800d6da:	e004      	b.n	800d6e6 <LmHandlerPackagesNotify+0xda>
                    break;
 800d6dc:	bf00      	nop
 800d6de:	e002      	b.n	800d6e6 <LmHandlerPackagesNotify+0xda>
                    break;
 800d6e0:	bf00      	nop
 800d6e2:	e000      	b.n	800d6e6 <LmHandlerPackagesNotify+0xda>
                    break;
 800d6e4:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d6e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6ea:	b2db      	uxtb	r3, r3
 800d6ec:	3301      	adds	r3, #1
 800d6ee:	b2db      	uxtb	r3, r3
 800d6f0:	73fb      	strb	r3, [r7, #15]
 800d6f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6f6:	2b04      	cmp	r3, #4
 800d6f8:	dd91      	ble.n	800d61e <LmHandlerPackagesNotify+0x12>
    }
}
 800d6fa:	bf00      	nop
 800d6fc:	bf00      	nop
 800d6fe:	3710      	adds	r7, #16
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}
 800d704:	200005d8 	.word	0x200005d8

0800d708 <LmHandlerPackageIsTxPending>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LmHandlerPackageIsTxPending( void )
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b082      	sub	sp, #8
 800d70c:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d70e:	2300      	movs	r3, #0
 800d710:	71fb      	strb	r3, [r7, #7]
 800d712:	e018      	b.n	800d746 <LmHandlerPackageIsTxPending+0x3e>
    {
        if( LmHandlerPackages[i] != NULL )
 800d714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d718:	4a0f      	ldr	r2, [pc, #60]	; (800d758 <LmHandlerPackageIsTxPending+0x50>)
 800d71a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d00b      	beq.n	800d73a <LmHandlerPackageIsTxPending+0x32>
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800d722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d726:	4a0c      	ldr	r2, [pc, #48]	; (800d758 <LmHandlerPackageIsTxPending+0x50>)
 800d728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d72c:	68db      	ldr	r3, [r3, #12]
 800d72e:	4798      	blx	r3
 800d730:	4603      	mov	r3, r0
 800d732:	2b00      	cmp	r3, #0
 800d734:	d001      	beq.n	800d73a <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800d736:	2301      	movs	r3, #1
 800d738:	e00a      	b.n	800d750 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d73a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d73e:	b2db      	uxtb	r3, r3
 800d740:	3301      	adds	r3, #1
 800d742:	b2db      	uxtb	r3, r3
 800d744:	71fb      	strb	r3, [r7, #7]
 800d746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d74a:	2b04      	cmp	r3, #4
 800d74c:	dde2      	ble.n	800d714 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800d74e:	2300      	movs	r3, #0
}
 800d750:	4618      	mov	r0, r3
 800d752:	3708      	adds	r7, #8
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}
 800d758:	200005d8 	.word	0x200005d8

0800d75c <LmHandlerPackagesProcess>:
#endif /* LORAMAC_VERSION */

static void LmHandlerPackagesProcess( void )
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b082      	sub	sp, #8
 800d760:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d762:	2300      	movs	r3, #0
 800d764:	71fb      	strb	r3, [r7, #7]
 800d766:	e022      	b.n	800d7ae <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d76c:	4a14      	ldr	r2, [pc, #80]	; (800d7c0 <LmHandlerPackagesProcess+0x64>)
 800d76e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d015      	beq.n	800d7a2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d77a:	4a11      	ldr	r2, [pc, #68]	; (800d7c0 <LmHandlerPackagesProcess+0x64>)
 800d77c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d780:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d782:	2b00      	cmp	r3, #0
 800d784:	d00d      	beq.n	800d7a2 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800d786:	79fb      	ldrb	r3, [r7, #7]
 800d788:	4618      	mov	r0, r3
 800d78a:	f7ff ff21 	bl	800d5d0 <LmHandlerPackageIsInitialized>
 800d78e:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d790:	2b00      	cmp	r3, #0
 800d792:	d006      	beq.n	800d7a2 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800d794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d798:	4a09      	ldr	r2, [pc, #36]	; (800d7c0 <LmHandlerPackagesProcess+0x64>)
 800d79a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d79e:	691b      	ldr	r3, [r3, #16]
 800d7a0:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d7a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7a6:	b2db      	uxtb	r3, r3
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	b2db      	uxtb	r3, r3
 800d7ac:	71fb      	strb	r3, [r7, #7]
 800d7ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7b2:	2b04      	cmp	r3, #4
 800d7b4:	ddd8      	ble.n	800d768 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800d7b6:	bf00      	nop
 800d7b8:	bf00      	nop
 800d7ba:	3708      	adds	r7, #8
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}
 800d7c0:	200005d8 	.word	0x200005d8

0800d7c4 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion(LmHandlerVersionType_t lmhType, uint32_t *featureVersion)
{
 800d7c4:	b480      	push	{r7}
 800d7c6:	b083      	sub	sp, #12
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	6039      	str	r1, [r7, #0]
 800d7ce:	71fb      	strb	r3, [r7, #7]
    if (featureVersion == NULL)
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d102      	bne.n	800d7dc <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800d7d6:	f04f 33ff 	mov.w	r3, #4294967295
 800d7da:	e00e      	b.n	800d7fa <LmHandlerGetVersion+0x36>
    }

    switch(lmhType)
 800d7dc:	79fb      	ldrb	r3, [r7, #7]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d002      	beq.n	800d7e8 <LmHandlerGetVersion+0x24>
 800d7e2:	2b01      	cmp	r3, #1
 800d7e4:	d004      	beq.n	800d7f0 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
          break;
 800d7e6:	e007      	b.n	800d7f8 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800d7e8:	683b      	ldr	r3, [r7, #0]
 800d7ea:	4a06      	ldr	r2, [pc, #24]	; (800d804 <LmHandlerGetVersion+0x40>)
 800d7ec:	601a      	str	r2, [r3, #0]
            break;
 800d7ee:	e003      	b.n	800d7f8 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800d7f0:	683b      	ldr	r3, [r7, #0]
 800d7f2:	4a05      	ldr	r2, [pc, #20]	; (800d808 <LmHandlerGetVersion+0x44>)
 800d7f4:	601a      	str	r2, [r3, #0]
            break;
 800d7f6:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d7f8:	2300      	movs	r3, #0
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	370c      	adds	r7, #12
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bc80      	pop	{r7}
 800d802:	4770      	bx	lr
 800d804:	01000400 	.word	0x01000400
 800d808:	02010001 	.word	0x02010001

0800d80c <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop(void)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	af00      	add	r7, sp, #0
    if (LoRaMacDeInitialization() == LORAMAC_STATUS_OK)
 800d810:	f005 fb6a 	bl	8012ee8 <LoRaMacDeInitialization>
 800d814:	4603      	mov	r3, r0
 800d816:	2b00      	cmp	r3, #0
 800d818:	d101      	bne.n	800d81e <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d81a:	2300      	movs	r3, #0
 800d81c:	e001      	b.n	800d822 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d81e:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d822:	4618      	mov	r0, r3
 800d824:	bd80      	pop	{r7, pc}

0800d826 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt(void)
{
 800d826:	b580      	push	{r7, lr}
 800d828:	af00      	add	r7, sp, #0
    if (LoRaMacHalt() == LORAMAC_STATUS_OK)
 800d82a:	f004 faa3 	bl	8011d74 <LoRaMacHalt>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	d101      	bne.n	800d838 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d834:	2300      	movs	r3, #0
 800d836:	e001      	b.n	800d83c <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d838:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d83c:	4618      	mov	r0, r3
 800d83e:	bd80      	pop	{r7, pc}

0800d840 <LmHandlerNvmDataStore>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b08e      	sub	sp, #56	; 0x38
 800d844:	af00      	add	r7, sp, #0
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d846:	2300      	movs	r3, #0
 800d848:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    int32_t status = NVM_DATA_OK;
 800d84c:	2300      	movs	r3, #0
 800d84e:	633b      	str	r3, [r7, #48]	; 0x30

    lmhStatus = LmHandlerHalt();
 800d850:	f7ff ffe9 	bl	800d826 <LmHandlerHalt>
 800d854:	4603      	mov	r3, r0
 800d856:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if (lmhStatus == LORAMAC_HANDLER_SUCCESS)
 800d85a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d12f      	bne.n	800d8c2 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800d862:	f000 f859 	bl	800d918 <NvmDataMgmtStoreBegin>
 800d866:	6338      	str	r0, [r7, #48]	; 0x30

        if (status == NVM_DATA_NO_UPDATED_DATA)
 800d868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d86a:	f113 0f02 	cmn.w	r3, #2
 800d86e:	d103      	bne.n	800d878 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800d870:	23f8      	movs	r3, #248	; 0xf8
 800d872:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d876:	e01c      	b.n	800d8b2 <LmHandlerNvmDataStore+0x72>
        }
        else if (( status != NVM_DATA_OK ) || (LmHandlerCallbacks->OnStoreContextRequest == NULL))
 800d878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d104      	bne.n	800d888 <LmHandlerNvmDataStore+0x48>
 800d87e:	4b1b      	ldr	r3, [pc, #108]	; (800d8ec <LmHandlerNvmDataStore+0xac>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	695b      	ldr	r3, [r3, #20]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d103      	bne.n	800d890 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d888:	23ff      	movs	r3, #255	; 0xff
 800d88a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d88e:	e010      	b.n	800d8b2 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
          MibRequestConfirm_t mibReq;
          mibReq.Type = MIB_NVM_CTXS;
 800d890:	2327      	movs	r3, #39	; 0x27
 800d892:	713b      	strb	r3, [r7, #4]
          LoRaMacMibGetRequestConfirm( &mibReq );
 800d894:	1d3b      	adds	r3, r7, #4
 800d896:	4618      	mov	r0, r3
 800d898:	f004 fb34 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
          nvm = mibReq.Param.Contexts;
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	62fb      	str	r3, [r7, #44]	; 0x2c
          nvm_size = ((sizeof(LoRaMacNvmData_t) + 7) & ~0x07);
 800d8a0:	f44f 63b2 	mov.w	r3, #1424	; 0x590
 800d8a4:	62bb      	str	r3, [r7, #40]	; 0x28
          LmHandlerCallbacks->OnStoreContextRequest(nvm, nvm_size);
 800d8a6:	4b11      	ldr	r3, [pc, #68]	; (800d8ec <LmHandlerNvmDataStore+0xac>)
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	695b      	ldr	r3, [r3, #20]
 800d8ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d8ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d8b0:	4798      	blx	r3
        }

        if ( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800d8b2:	f000 f847 	bl	800d944 <NvmDataMgmtStoreEnd>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d002      	beq.n	800d8c2 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d8bc:	23ff      	movs	r3, #255	; 0xff
 800d8be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
    }

    if ((lmhStatus == LORAMAC_HANDLER_SUCCESS) && (LmHandlerCallbacks->OnNvmDataChange != NULL ))
 800d8c2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d109      	bne.n	800d8de <LmHandlerNvmDataStore+0x9e>
 800d8ca:	4b08      	ldr	r3, [pc, #32]	; (800d8ec <LmHandlerNvmDataStore+0xac>)
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	69db      	ldr	r3, [r3, #28]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d004      	beq.n	800d8de <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800d8d4:	4b05      	ldr	r3, [pc, #20]	; (800d8ec <LmHandlerNvmDataStore+0xac>)
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	69db      	ldr	r3, [r3, #28]
 800d8da:	2001      	movs	r0, #1
 800d8dc:	4798      	blx	r3
    }

    return lmhStatus;
 800d8de:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	3738      	adds	r7, #56	; 0x38
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	bd80      	pop	{r7, pc}
 800d8ea:	bf00      	nop
 800d8ec:	20000600 	.word	0x20000600

0800d8f0 <NvmDataMgmtEvent>:
static uint16_t NvmNotifyFlags = 0;

#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800d8f0:	b480      	push	{r7}
 800d8f2:	b083      	sub	sp, #12
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800d8fa:	4b06      	ldr	r3, [pc, #24]	; (800d914 <NvmDataMgmtEvent+0x24>)
 800d8fc:	881a      	ldrh	r2, [r3, #0]
 800d8fe:	88fb      	ldrh	r3, [r7, #6]
 800d900:	4313      	orrs	r3, r2
 800d902:	b29a      	uxth	r2, r3
 800d904:	4b03      	ldr	r3, [pc, #12]	; (800d914 <NvmDataMgmtEvent+0x24>)
 800d906:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800d908:	bf00      	nop
 800d90a:	370c      	adds	r7, #12
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bc80      	pop	{r7}
 800d910:	4770      	bx	lr
 800d912:	bf00      	nop
 800d914:	20000724 	.word	0x20000724

0800d918 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Input checks
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800d91c:	4b08      	ldr	r3, [pc, #32]	; (800d940 <NvmDataMgmtStoreBegin+0x28>)
 800d91e:	881b      	ldrh	r3, [r3, #0]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d102      	bne.n	800d92a <NvmDataMgmtStoreBegin+0x12>
    {
        // There was no update.
        return NVM_DATA_NO_UPDATED_DATA;
 800d924:	f06f 0301 	mvn.w	r3, #1
 800d928:	e008      	b.n	800d93c <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800d92a:	f004 fa07 	bl	8011d3c <LoRaMacStop>
 800d92e:	4603      	mov	r3, r0
 800d930:	2b00      	cmp	r3, #0
 800d932:	d002      	beq.n	800d93a <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800d934:	f06f 0302 	mvn.w	r3, #2
 800d938:	e000      	b.n	800d93c <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800d93a:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	bd80      	pop	{r7, pc}
 800d940:	20000724 	.word	0x20000724

0800d944 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800d944:	b580      	push	{r7, lr}
 800d946:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Reset notification flags
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800d948:	4b03      	ldr	r3, [pc, #12]	; (800d958 <NvmDataMgmtStoreEnd+0x14>)
 800d94a:	2200      	movs	r2, #0
 800d94c:	801a      	strh	r2, [r3, #0]

    // Resume LoRaMac
    LoRaMacStart( );
 800d94e:	f004 f9e7 	bl	8011d20 <LoRaMacStart>
    return NVM_DATA_OK;
 800d952:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d954:	4618      	mov	r0, r3
 800d956:	bd80      	pop	{r7, pc}
 800d958:	20000724 	.word	0x20000724

0800d95c <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	af00      	add	r7, sp, #0
    memset1( ( uint8_t* ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800d960:	2220      	movs	r2, #32
 800d962:	2100      	movs	r1, #0
 800d964:	4802      	ldr	r0, [pc, #8]	; (800d970 <ClassBStatusReset+0x14>)
 800d966:	f00b f971 	bl	8018c4c <memset1>
}
 800d96a:	bf00      	nop
 800d96c:	bd80      	pop	{r7, pc}
 800d96e:	bf00      	nop
 800d970:	2000073c 	.word	0x2000073c

0800d974 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  // To be initialized by LmHandler
    .OnSystemReset           = NULL,  // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800d974:	b480      	push	{r7}
 800d976:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800d978:	4b02      	ldr	r3, [pc, #8]	; (800d984 <LmhpCompliancePackageFactory+0x10>)
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	46bd      	mov	sp, r7
 800d97e:	bc80      	pop	{r7}
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop
 800d984:	200000e8 	.word	0x200000e8

0800d988 <LmhpComplianceInit>:

static void LmhpComplianceInit( void* params, uint8_t* dataBuffer, uint8_t dataBufferMaxSize )
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b086      	sub	sp, #24
 800d98c:	af02      	add	r7, sp, #8
 800d98e:	60f8      	str	r0, [r7, #12]
 800d990:	60b9      	str	r1, [r7, #8]
 800d992:	4613      	mov	r3, r2
 800d994:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d018      	beq.n	800d9ce <LmhpComplianceInit+0x46>
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d015      	beq.n	800d9ce <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t* ) params;
 800d9a2:	4a19      	ldr	r2, [pc, #100]	; (800da08 <LmhpComplianceInit+0x80>)
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800d9a8:	4a18      	ldr	r2, [pc, #96]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800d9ae:	4a17      	ldr	r2, [pc, #92]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9b0:	79fb      	ldrb	r3, [r7, #7]
 800d9b2:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800d9b4:	4b15      	ldr	r3, [pc, #84]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	9300      	str	r3, [sp, #0]
 800d9be:	4b14      	ldr	r3, [pc, #80]	; (800da10 <LmhpComplianceInit+0x88>)
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	f04f 31ff 	mov.w	r1, #4294967295
 800d9c6:	4813      	ldr	r0, [pc, #76]	; (800da14 <LmhpComplianceInit+0x8c>)
 800d9c8:	f00f f86e 	bl	801caa8 <UTIL_TIMER_Create>
 800d9cc:	e005      	b.n	800d9da <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800d9ce:	4b0e      	ldr	r3, [pc, #56]	; (800da08 <LmhpComplianceInit+0x80>)
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800d9d4:	4b0d      	ldr	r3, [pc, #52]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800d9da:	4b0c      	ldr	r3, [pc, #48]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9dc:	2200      	movs	r2, #0
 800d9de:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800d9e0:	f7ff ffbc 	bl	800d95c <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800d9e4:	4b09      	ldr	r3, [pc, #36]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800d9ea:	4b08      	ldr	r3, [pc, #32]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800d9f0:	4b06      	ldr	r3, [pc, #24]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800d9f8:	4b04      	ldr	r3, [pc, #16]	; (800da0c <LmhpComplianceInit+0x84>)
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 800da00:	bf00      	nop
 800da02:	3710      	adds	r7, #16
 800da04:	46bd      	mov	sp, r7
 800da06:	bd80      	pop	{r7, pc}
 800da08:	20000760 	.word	0x20000760
 800da0c:	20000728 	.word	0x20000728
 800da10:	0800e2fd 	.word	0x0800e2fd
 800da14:	20000764 	.word	0x20000764

0800da18 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800da18:	b480      	push	{r7}
 800da1a:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800da1c:	4b02      	ldr	r3, [pc, #8]	; (800da28 <LmhpComplianceIsInitialized+0x10>)
 800da1e:	781b      	ldrb	r3, [r3, #0]
}
 800da20:	4618      	mov	r0, r3
 800da22:	46bd      	mov	sp, r7
 800da24:	bc80      	pop	{r7}
 800da26:	4770      	bx	lr
 800da28:	20000728 	.word	0x20000728

0800da2c <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800da2c:	b480      	push	{r7}
 800da2e:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800da30:	4b02      	ldr	r3, [pc, #8]	; (800da3c <LmhpComplianceIsTxPending+0x10>)
 800da32:	785b      	ldrb	r3, [r3, #1]
}
 800da34:	4618      	mov	r0, r3
 800da36:	46bd      	mov	sp, r7
 800da38:	bc80      	pop	{r7}
 800da3a:	4770      	bx	lr
 800da3c:	20000728 	.word	0x20000728

0800da40 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800da40:	b590      	push	{r4, r7, lr}
 800da42:	b085      	sub	sp, #20
 800da44:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800da46:	4b33      	ldr	r3, [pc, #204]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800da48:	785b      	ldrb	r3, [r3, #1]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d03f      	beq.n	800dace <LmhpComplianceProcess+0x8e>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800da4e:	f00f f9e9 	bl	801ce24 <UTIL_TIMER_GetCurrentTime>
 800da52:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800da54:	4b2f      	ldr	r3, [pc, #188]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800da56:	685c      	ldr	r4, [r3, #4]
 800da58:	f7ff f966 	bl	800cd28 <LmHandlerGetDutyCycleWaitTime>
 800da5c:	4603      	mov	r3, r0
 800da5e:	4423      	add	r3, r4
 800da60:	68fa      	ldr	r2, [r7, #12]
 800da62:	429a      	cmp	r2, r3
 800da64:	d942      	bls.n	800daec <LmhpComplianceProcess+0xac>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800da66:	4b2b      	ldr	r3, [pc, #172]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800da68:	7a9b      	ldrb	r3, [r3, #10]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d03e      	beq.n	800daec <LmhpComplianceProcess+0xac>
            {
                // Answer commands
                LmHandlerAppData_t appData = {
 800da6e:	23e0      	movs	r3, #224	; 0xe0
 800da70:	703b      	strb	r3, [r7, #0]
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800da72:	4b28      	ldr	r3, [pc, #160]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800da74:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData = {
 800da76:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800da78:	4b26      	ldr	r3, [pc, #152]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800da7a:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData = {
 800da7c:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };
                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800da7e:	23ff      	movs	r3, #255	; 0xff
 800da80:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800da82:	4b24      	ldr	r3, [pc, #144]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800da84:	7a19      	ldrb	r1, [r3, #8]
 800da86:	463b      	mov	r3, r7
 800da88:	2201      	movs	r2, #1
 800da8a:	4618      	mov	r0, r3
 800da8c:	f7ff f9f4 	bl	800ce78 <LmHandlerSend>
 800da90:	4603      	mov	r3, r0
 800da92:	72fb      	strb	r3, [r7, #11]
                if ((lmhStatus == LORAMAC_HANDLER_BUSY_ERROR) || (lmhStatus == LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED))
 800da94:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800da98:	f113 0f02 	cmn.w	r3, #2
 800da9c:	d004      	beq.n	800daa8 <LmhpComplianceProcess+0x68>
 800da9e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800daa2:	f113 0f06 	cmn.w	r3, #6
 800daa6:	d108      	bne.n	800daba <LmhpComplianceProcess+0x7a>
                {
                    // try to send the message again
                    TimerSetValue( &ProcessTimer, 1000 );
 800daa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800daac:	481a      	ldr	r0, [pc, #104]	; (800db18 <LmhpComplianceProcess+0xd8>)
 800daae:	f00f f90f 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
                    TimerStart(&ProcessTimer);
 800dab2:	4819      	ldr	r0, [pc, #100]	; (800db18 <LmhpComplianceProcess+0xd8>)
 800dab4:	f00f f82e 	bl	801cb14 <UTIL_TIMER_Start>
 800dab8:	e005      	b.n	800dac6 <LmhpComplianceProcess+0x86>
                }
                else
                {
                    ComplianceTestState.IsTxPending = false;
 800daba:	4b16      	ldr	r3, [pc, #88]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800dabc:	2200      	movs	r2, #0
 800dabe:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800dac0:	4b14      	ldr	r3, [pc, #80]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800dac2:	2200      	movs	r2, #0
 800dac4:	729a      	strb	r2, [r3, #10]
                }
                ComplianceTestState.TxPendingTimestamp = now;
 800dac6:	4a13      	ldr	r2, [pc, #76]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	6053      	str	r3, [r2, #4]
 800dacc:	e00e      	b.n	800daec <LmhpComplianceProcess+0xac>
            }
        }
    }
    else
    { // If no Tx is pending process other commands
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800dace:	4b11      	ldr	r3, [pc, #68]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800dad0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d009      	beq.n	800daec <LmhpComplianceProcess+0xac>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800dad8:	4b0e      	ldr	r3, [pc, #56]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800dada:	2200      	movs	r2, #0
 800dadc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800dae0:	4b0c      	ldr	r3, [pc, #48]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800dae2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800dae6:	4618      	mov	r0, r3
 800dae8:	f7ff fab4 	bl	800d054 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800daec:	4b09      	ldr	r3, [pc, #36]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800daee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d00a      	beq.n	800db0c <LmhpComplianceProcess+0xcc>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800daf6:	4b07      	ldr	r3, [pc, #28]	; (800db14 <LmhpComplianceProcess+0xd4>)
 800daf8:	2200      	movs	r2, #0
 800dafa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        // Call platform MCU reset API
        if (CompliancePackage.OnSystemReset != NULL)
 800dafe:	4b07      	ldr	r3, [pc, #28]	; (800db1c <LmhpComplianceProcess+0xdc>)
 800db00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db02:	2b00      	cmp	r3, #0
 800db04:	d002      	beq.n	800db0c <LmhpComplianceProcess+0xcc>
        {
            CompliancePackage.OnSystemReset( );
 800db06:	4b05      	ldr	r3, [pc, #20]	; (800db1c <LmhpComplianceProcess+0xdc>)
 800db08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db0a:	4798      	blx	r3
        }
    }
}
 800db0c:	bf00      	nop
 800db0e:	3714      	adds	r7, #20
 800db10:	46bd      	mov	sp, r7
 800db12:	bd90      	pop	{r4, r7, pc}
 800db14:	20000728 	.word	0x20000728
 800db18:	20000764 	.word	0x20000764
 800db1c:	200000e8 	.word	0x200000e8

0800db20 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 800db20:	b5b0      	push	{r4, r5, r7, lr}
 800db22:	b0a4      	sub	sp, #144	; 0x90
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800db28:	2300      	movs	r3, #0
 800db2a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800db2e:	4bce      	ldr	r3, [pc, #824]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800db30:	781b      	ldrb	r3, [r3, #0]
 800db32:	f083 0301 	eor.w	r3, r3, #1
 800db36:	b2db      	uxtb	r3, r3
 800db38:	2b00      	cmp	r3, #0
 800db3a:	f040 83b5 	bne.w	800e2a8 <LmhpComplianceOnMcpsIndication+0x788>
        return;
    }

    // Increment the compliance certification protocol downlink counter
    // Not counting downlinks on FPort 0
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	78db      	ldrb	r3, [r3, #3]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d103      	bne.n	800db4e <LmhpComplianceOnMcpsIndication+0x2e>
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	7b9b      	ldrb	r3, [r3, #14]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d005      	beq.n	800db5a <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800db4e:	4bc6      	ldr	r3, [pc, #792]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800db50:	8a1b      	ldrh	r3, [r3, #16]
 800db52:	3301      	adds	r3, #1
 800db54:	b29a      	uxth	r2, r3
 800db56:	4bc4      	ldr	r3, [pc, #784]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800db58:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	7b5b      	ldrb	r3, [r3, #13]
 800db5e:	f083 0301 	eor.w	r3, r3, #1
 800db62:	b2db      	uxtb	r3, r3
 800db64:	2b00      	cmp	r3, #0
 800db66:	f040 83a1 	bne.w	800e2ac <LmhpComplianceOnMcpsIndication+0x78c>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	78db      	ldrb	r3, [r3, #3]
 800db6e:	2be0      	cmp	r3, #224	; 0xe0
 800db70:	f040 839e 	bne.w	800e2b0 <LmhpComplianceOnMcpsIndication+0x790>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800db74:	4bbc      	ldr	r3, [pc, #752]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800db76:	2200      	movs	r2, #0
 800db78:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	689a      	ldr	r2, [r3, #8]
 800db7e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800db82:	1c59      	adds	r1, r3, #1
 800db84:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800db88:	4413      	add	r3, r2
 800db8a:	781b      	ldrb	r3, [r3, #0]
 800db8c:	2b7f      	cmp	r3, #127	; 0x7f
 800db8e:	f200 836e 	bhi.w	800e26e <LmhpComplianceOnMcpsIndication+0x74e>
 800db92:	a201      	add	r2, pc, #4	; (adr r2, 800db98 <LmhpComplianceOnMcpsIndication+0x78>)
 800db94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db98:	0800dd99 	.word	0x0800dd99
 800db9c:	0800dddd 	.word	0x0800dddd
 800dba0:	0800dde7 	.word	0x0800dde7
 800dba4:	0800ddf3 	.word	0x0800ddf3
 800dba8:	0800de15 	.word	0x0800de15
 800dbac:	0800de43 	.word	0x0800de43
 800dbb0:	0800de71 	.word	0x0800de71
 800dbb4:	0800decf 	.word	0x0800decf
 800dbb8:	0800df27 	.word	0x0800df27
 800dbbc:	0800df93 	.word	0x0800df93
 800dbc0:	0800dfe3 	.word	0x0800dfe3
 800dbc4:	0800e26f 	.word	0x0800e26f
 800dbc8:	0800e26f 	.word	0x0800e26f
 800dbcc:	0800e26f 	.word	0x0800e26f
 800dbd0:	0800e26f 	.word	0x0800e26f
 800dbd4:	0800e26f 	.word	0x0800e26f
 800dbd8:	0800e26f 	.word	0x0800e26f
 800dbdc:	0800e26f 	.word	0x0800e26f
 800dbe0:	0800e26f 	.word	0x0800e26f
 800dbe4:	0800e26f 	.word	0x0800e26f
 800dbe8:	0800e26f 	.word	0x0800e26f
 800dbec:	0800e26f 	.word	0x0800e26f
 800dbf0:	0800e26f 	.word	0x0800e26f
 800dbf4:	0800e26f 	.word	0x0800e26f
 800dbf8:	0800e26f 	.word	0x0800e26f
 800dbfc:	0800e26f 	.word	0x0800e26f
 800dc00:	0800e26f 	.word	0x0800e26f
 800dc04:	0800e26f 	.word	0x0800e26f
 800dc08:	0800e26f 	.word	0x0800e26f
 800dc0c:	0800e26f 	.word	0x0800e26f
 800dc10:	0800e26f 	.word	0x0800e26f
 800dc14:	0800e26f 	.word	0x0800e26f
 800dc18:	0800dfeb 	.word	0x0800dfeb
 800dc1c:	0800dffd 	.word	0x0800dffd
 800dc20:	0800e005 	.word	0x0800e005
 800dc24:	0800e26f 	.word	0x0800e26f
 800dc28:	0800e26f 	.word	0x0800e26f
 800dc2c:	0800e26f 	.word	0x0800e26f
 800dc30:	0800e26f 	.word	0x0800e26f
 800dc34:	0800e26f 	.word	0x0800e26f
 800dc38:	0800e26f 	.word	0x0800e26f
 800dc3c:	0800e26f 	.word	0x0800e26f
 800dc40:	0800e26f 	.word	0x0800e26f
 800dc44:	0800e26f 	.word	0x0800e26f
 800dc48:	0800e26f 	.word	0x0800e26f
 800dc4c:	0800e26f 	.word	0x0800e26f
 800dc50:	0800e26f 	.word	0x0800e26f
 800dc54:	0800e26f 	.word	0x0800e26f
 800dc58:	0800e26f 	.word	0x0800e26f
 800dc5c:	0800e26f 	.word	0x0800e26f
 800dc60:	0800e26f 	.word	0x0800e26f
 800dc64:	0800e26f 	.word	0x0800e26f
 800dc68:	0800e26f 	.word	0x0800e26f
 800dc6c:	0800e26f 	.word	0x0800e26f
 800dc70:	0800e26f 	.word	0x0800e26f
 800dc74:	0800e26f 	.word	0x0800e26f
 800dc78:	0800e26f 	.word	0x0800e26f
 800dc7c:	0800e26f 	.word	0x0800e26f
 800dc80:	0800e26f 	.word	0x0800e26f
 800dc84:	0800e26f 	.word	0x0800e26f
 800dc88:	0800e26f 	.word	0x0800e26f
 800dc8c:	0800e26f 	.word	0x0800e26f
 800dc90:	0800e26f 	.word	0x0800e26f
 800dc94:	0800e26f 	.word	0x0800e26f
 800dc98:	0800e26f 	.word	0x0800e26f
 800dc9c:	0800e26f 	.word	0x0800e26f
 800dca0:	0800e26f 	.word	0x0800e26f
 800dca4:	0800e26f 	.word	0x0800e26f
 800dca8:	0800e26f 	.word	0x0800e26f
 800dcac:	0800e26f 	.word	0x0800e26f
 800dcb0:	0800e26f 	.word	0x0800e26f
 800dcb4:	0800e26f 	.word	0x0800e26f
 800dcb8:	0800e26f 	.word	0x0800e26f
 800dcbc:	0800e26f 	.word	0x0800e26f
 800dcc0:	0800e26f 	.word	0x0800e26f
 800dcc4:	0800e26f 	.word	0x0800e26f
 800dcc8:	0800e26f 	.word	0x0800e26f
 800dccc:	0800e26f 	.word	0x0800e26f
 800dcd0:	0800e26f 	.word	0x0800e26f
 800dcd4:	0800e26f 	.word	0x0800e26f
 800dcd8:	0800e26f 	.word	0x0800e26f
 800dcdc:	0800e26f 	.word	0x0800e26f
 800dce0:	0800e26f 	.word	0x0800e26f
 800dce4:	0800e26f 	.word	0x0800e26f
 800dce8:	0800e26f 	.word	0x0800e26f
 800dcec:	0800e26f 	.word	0x0800e26f
 800dcf0:	0800e26f 	.word	0x0800e26f
 800dcf4:	0800e26f 	.word	0x0800e26f
 800dcf8:	0800e26f 	.word	0x0800e26f
 800dcfc:	0800e26f 	.word	0x0800e26f
 800dd00:	0800e26f 	.word	0x0800e26f
 800dd04:	0800e26f 	.word	0x0800e26f
 800dd08:	0800e26f 	.word	0x0800e26f
 800dd0c:	0800e26f 	.word	0x0800e26f
 800dd10:	0800e26f 	.word	0x0800e26f
 800dd14:	0800e26f 	.word	0x0800e26f
 800dd18:	0800e26f 	.word	0x0800e26f
 800dd1c:	0800e26f 	.word	0x0800e26f
 800dd20:	0800e26f 	.word	0x0800e26f
 800dd24:	0800e26f 	.word	0x0800e26f
 800dd28:	0800e26f 	.word	0x0800e26f
 800dd2c:	0800e26f 	.word	0x0800e26f
 800dd30:	0800e26f 	.word	0x0800e26f
 800dd34:	0800e26f 	.word	0x0800e26f
 800dd38:	0800e26f 	.word	0x0800e26f
 800dd3c:	0800e26f 	.word	0x0800e26f
 800dd40:	0800e26f 	.word	0x0800e26f
 800dd44:	0800e26f 	.word	0x0800e26f
 800dd48:	0800e26f 	.word	0x0800e26f
 800dd4c:	0800e26f 	.word	0x0800e26f
 800dd50:	0800e26f 	.word	0x0800e26f
 800dd54:	0800e26f 	.word	0x0800e26f
 800dd58:	0800e26f 	.word	0x0800e26f
 800dd5c:	0800e26f 	.word	0x0800e26f
 800dd60:	0800e26f 	.word	0x0800e26f
 800dd64:	0800e26f 	.word	0x0800e26f
 800dd68:	0800e26f 	.word	0x0800e26f
 800dd6c:	0800e26f 	.word	0x0800e26f
 800dd70:	0800e26f 	.word	0x0800e26f
 800dd74:	0800e26f 	.word	0x0800e26f
 800dd78:	0800e26f 	.word	0x0800e26f
 800dd7c:	0800e26f 	.word	0x0800e26f
 800dd80:	0800e26f 	.word	0x0800e26f
 800dd84:	0800e26f 	.word	0x0800e26f
 800dd88:	0800e26f 	.word	0x0800e26f
 800dd8c:	0800e037 	.word	0x0800e037
 800dd90:	0800e0e7 	.word	0x0800e0e7
 800dd94:	0800e119 	.word	0x0800e119
    {
    case COMPLIANCE_PKG_VERSION_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800dd98:	4b33      	ldr	r3, [pc, #204]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800dd9a:	68da      	ldr	r2, [r3, #12]
 800dd9c:	4b32      	ldr	r3, [pc, #200]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800dd9e:	7a9b      	ldrb	r3, [r3, #10]
 800dda0:	1c59      	adds	r1, r3, #1
 800dda2:	b2c8      	uxtb	r0, r1
 800dda4:	4930      	ldr	r1, [pc, #192]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800dda6:	7288      	strb	r0, [r1, #10]
 800dda8:	4413      	add	r3, r2
 800ddaa:	2200      	movs	r2, #0
 800ddac:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800ddae:	4b2e      	ldr	r3, [pc, #184]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800ddb0:	68da      	ldr	r2, [r3, #12]
 800ddb2:	4b2d      	ldr	r3, [pc, #180]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800ddb4:	7a9b      	ldrb	r3, [r3, #10]
 800ddb6:	1c59      	adds	r1, r3, #1
 800ddb8:	b2c8      	uxtb	r0, r1
 800ddba:	492b      	ldr	r1, [pc, #172]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800ddbc:	7288      	strb	r0, [r1, #10]
 800ddbe:	4413      	add	r3, r2
 800ddc0:	2206      	movs	r2, #6
 800ddc2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800ddc4:	4b28      	ldr	r3, [pc, #160]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800ddc6:	68da      	ldr	r2, [r3, #12]
 800ddc8:	4b27      	ldr	r3, [pc, #156]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800ddca:	7a9b      	ldrb	r3, [r3, #10]
 800ddcc:	1c59      	adds	r1, r3, #1
 800ddce:	b2c8      	uxtb	r0, r1
 800ddd0:	4925      	ldr	r1, [pc, #148]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800ddd2:	7288      	strb	r0, [r1, #10]
 800ddd4:	4413      	add	r3, r2
 800ddd6:	2201      	movs	r2, #1
 800ddd8:	701a      	strb	r2, [r3, #0]
        break;
 800ddda:	e251      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_RESET_REQ:
    {
        ComplianceTestState.IsResetCmdPending = true;
 800dddc:	4b22      	ldr	r3, [pc, #136]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800ddde:	2201      	movs	r2, #1
 800dde0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        break;
 800dde4:	e24c      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_JOIN_REQ:
    {
        CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800dde6:	4b21      	ldr	r3, [pc, #132]	; (800de6c <LmhpComplianceOnMcpsIndication+0x34c>)
 800dde8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ddea:	2101      	movs	r1, #1
 800ddec:	2002      	movs	r0, #2
 800ddee:	4798      	blx	r3
        break;
 800ddf0:	e246      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_SWITCH_CLASS_REQ:
    {
        // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
        ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	689a      	ldr	r2, [r3, #8]
 800ddf6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800ddfa:	1c59      	adds	r1, r3, #1
 800ddfc:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800de00:	4413      	add	r3, r2
 800de02:	781a      	ldrb	r2, [r3, #0]
 800de04:	4b18      	ldr	r3, [pc, #96]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800de06:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
        ComplianceTestState.IsClassReqCmdPending = true;
 800de0a:	4b17      	ldr	r3, [pc, #92]	; (800de68 <LmhpComplianceOnMcpsIndication+0x348>)
 800de0c:	2201      	movs	r2, #1
 800de0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        break;
 800de12:	e235      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_ADR_BIT_CHANGE_REQ:
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type            = MIB_ADR;
 800de14:	2304      	movs	r3, #4
 800de16:	733b      	strb	r3, [r7, #12]
        mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	689a      	ldr	r2, [r3, #8]
 800de1c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800de20:	1c59      	adds	r1, r3, #1
 800de22:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800de26:	4413      	add	r3, r2
 800de28:	781b      	ldrb	r3, [r3, #0]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	bf14      	ite	ne
 800de2e:	2301      	movne	r3, #1
 800de30:	2300      	moveq	r3, #0
 800de32:	b2db      	uxtb	r3, r3
 800de34:	743b      	strb	r3, [r7, #16]

        LoRaMacMibSetRequestConfirm( &mibReq );
 800de36:	f107 030c 	add.w	r3, r7, #12
 800de3a:	4618      	mov	r0, r3
 800de3c:	f004 fa08 	bl	8012250 <LoRaMacMibSetRequestConfirm>
        break;
 800de40:	e21e      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
    {
        LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	689a      	ldr	r2, [r3, #8]
 800de46:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800de4a:	1c59      	adds	r1, r3, #1
 800de4c:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800de50:	4413      	add	r3, r2
 800de52:	781b      	ldrb	r3, [r3, #0]
 800de54:	2b00      	cmp	r3, #0
 800de56:	bf14      	ite	ne
 800de58:	2301      	movne	r3, #1
 800de5a:	2300      	moveq	r3, #0
 800de5c:	b2db      	uxtb	r3, r3
 800de5e:	4618      	mov	r0, r3
 800de60:	f005 f824 	bl	8012eac <LoRaMacTestSetDutyCycleOn>
        break;
 800de64:	e20c      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
 800de66:	bf00      	nop
 800de68:	20000728 	.word	0x20000728
 800de6c:	200000e8 	.word	0x200000e8
    }
    case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
    {
        // Periodicity in milli-seconds
        uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800de70:	4ba5      	ldr	r3, [pc, #660]	; (800e108 <LmhpComplianceOnMcpsIndication+0x5e8>)
 800de72:	f107 040c 	add.w	r4, r7, #12
 800de76:	461d      	mov	r5, r3
 800de78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800de7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800de84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	689a      	ldr	r2, [r3, #8]
 800de8c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800de90:	1c59      	adds	r1, r3, #1
 800de92:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800de96:	4413      	add	r3, r2
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

        if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800de9e:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800dea2:	2b0a      	cmp	r3, #10
 800dea4:	f200 81e5 	bhi.w	800e272 <LmhpComplianceOnMcpsIndication+0x752>
        {
            if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800dea8:	4b98      	ldr	r3, [pc, #608]	; (800e10c <LmhpComplianceOnMcpsIndication+0x5ec>)
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	f000 81df 	beq.w	800e272 <LmhpComplianceOnMcpsIndication+0x752>
            {
                ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800deb4:	4b95      	ldr	r3, [pc, #596]	; (800e10c <LmhpComplianceOnMcpsIndication+0x5ec>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	685a      	ldr	r2, [r3, #4]
 800deba:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800debe:	009b      	lsls	r3, r3, #2
 800dec0:	3390      	adds	r3, #144	; 0x90
 800dec2:	443b      	add	r3, r7
 800dec4:	f853 3c84 	ldr.w	r3, [r3, #-132]
 800dec8:	4618      	mov	r0, r3
 800deca:	4790      	blx	r2
            }
        }
        break;
 800decc:	e1d1      	b.n	800e272 <LmhpComplianceOnMcpsIndication+0x752>
    }
    case COMPLIANCE_TX_FRAMES_CTRL_REQ:
    {
        uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	689a      	ldr	r2, [r3, #8]
 800ded2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800ded6:	1c59      	adds	r1, r3, #1
 800ded8:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800dedc:	4413      	add	r3, r2
 800dede:	781b      	ldrb	r3, [r3, #0]
 800dee0:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

        if( ( frameType == 1 ) || ( frameType == 2 ) )
 800dee4:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800dee8:	2b01      	cmp	r3, #1
 800deea:	d004      	beq.n	800def6 <LmhpComplianceOnMcpsIndication+0x3d6>
 800deec:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800def0:	2b02      	cmp	r3, #2
 800def2:	f040 81c0 	bne.w	800e276 <LmhpComplianceOnMcpsIndication+0x756>
        {
            ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800def6:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800defa:	2b01      	cmp	r3, #1
 800defc:	bf14      	ite	ne
 800defe:	2301      	movne	r3, #1
 800df00:	2300      	moveq	r3, #0
 800df02:	b2db      	uxtb	r3, r3
 800df04:	461a      	mov	r2, r3
 800df06:	4b82      	ldr	r3, [pc, #520]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df08:	721a      	strb	r2, [r3, #8]

            if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800df0a:	4b80      	ldr	r3, [pc, #512]	; (800e10c <LmhpComplianceOnMcpsIndication+0x5ec>)
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	689b      	ldr	r3, [r3, #8]
 800df10:	2b00      	cmp	r3, #0
 800df12:	f000 81b0 	beq.w	800e276 <LmhpComplianceOnMcpsIndication+0x756>
            {
                ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800df16:	4b7d      	ldr	r3, [pc, #500]	; (800e10c <LmhpComplianceOnMcpsIndication+0x5ec>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	689b      	ldr	r3, [r3, #8]
 800df1c:	4a7c      	ldr	r2, [pc, #496]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df1e:	7a12      	ldrb	r2, [r2, #8]
 800df20:	4610      	mov	r0, r2
 800df22:	4798      	blx	r3
            }
        }
        break;
 800df24:	e1a7      	b.n	800e276 <LmhpComplianceOnMcpsIndication+0x756>
    }
    case COMPLIANCE_ECHO_PAYLOAD_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800df26:	4b7a      	ldr	r3, [pc, #488]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df28:	68da      	ldr	r2, [r3, #12]
 800df2a:	4b79      	ldr	r3, [pc, #484]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df2c:	7a9b      	ldrb	r3, [r3, #10]
 800df2e:	1c59      	adds	r1, r3, #1
 800df30:	b2c8      	uxtb	r0, r1
 800df32:	4977      	ldr	r1, [pc, #476]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df34:	7288      	strb	r0, [r1, #10]
 800df36:	4413      	add	r3, r2
 800df38:	2208      	movs	r2, #8
 800df3a:	701a      	strb	r2, [r3, #0]

        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800df3c:	2301      	movs	r3, #1
 800df3e:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 800df42:	e019      	b.n	800df78 <LmhpComplianceOnMcpsIndication+0x458>
             i++ )
        {
            ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	689a      	ldr	r2, [r3, #8]
 800df48:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800df4c:	1c59      	adds	r1, r3, #1
 800df4e:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800df52:	4413      	add	r3, r2
 800df54:	781a      	ldrb	r2, [r3, #0]
 800df56:	4b6e      	ldr	r3, [pc, #440]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df58:	68d9      	ldr	r1, [r3, #12]
 800df5a:	4b6d      	ldr	r3, [pc, #436]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df5c:	7a9b      	ldrb	r3, [r3, #10]
 800df5e:	1c58      	adds	r0, r3, #1
 800df60:	b2c4      	uxtb	r4, r0
 800df62:	486b      	ldr	r0, [pc, #428]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df64:	7284      	strb	r4, [r0, #10]
 800df66:	440b      	add	r3, r1
 800df68:	3201      	adds	r2, #1
 800df6a:	b2d2      	uxtb	r2, r2
 800df6c:	701a      	strb	r2, [r3, #0]
             i++ )
 800df6e:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800df72:	3301      	adds	r3, #1
 800df74:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800df78:	4b65      	ldr	r3, [pc, #404]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df7a:	7a5a      	ldrb	r2, [r3, #9]
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	7b1b      	ldrb	r3, [r3, #12]
 800df80:	4293      	cmp	r3, r2
 800df82:	bf28      	it	cs
 800df84:	4613      	movcs	r3, r2
 800df86:	b2db      	uxtb	r3, r3
 800df88:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d3d9      	bcc.n	800df44 <LmhpComplianceOnMcpsIndication+0x424>
        }
        break;
 800df90:	e176      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800df92:	4b5f      	ldr	r3, [pc, #380]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df94:	68da      	ldr	r2, [r3, #12]
 800df96:	4b5e      	ldr	r3, [pc, #376]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800df98:	7a9b      	ldrb	r3, [r3, #10]
 800df9a:	1c59      	adds	r1, r3, #1
 800df9c:	b2c8      	uxtb	r0, r1
 800df9e:	495c      	ldr	r1, [pc, #368]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfa0:	7288      	strb	r0, [r1, #10]
 800dfa2:	4413      	add	r3, r2
 800dfa4:	2209      	movs	r2, #9
 800dfa6:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800dfa8:	4b59      	ldr	r3, [pc, #356]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfaa:	8a18      	ldrh	r0, [r3, #16]
 800dfac:	4b58      	ldr	r3, [pc, #352]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfae:	68da      	ldr	r2, [r3, #12]
 800dfb0:	4b57      	ldr	r3, [pc, #348]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfb2:	7a9b      	ldrb	r3, [r3, #10]
 800dfb4:	1c59      	adds	r1, r3, #1
 800dfb6:	b2cc      	uxtb	r4, r1
 800dfb8:	4955      	ldr	r1, [pc, #340]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfba:	728c      	strb	r4, [r1, #10]
 800dfbc:	4413      	add	r3, r2
 800dfbe:	b2c2      	uxtb	r2, r0
 800dfc0:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800dfc2:	4b53      	ldr	r3, [pc, #332]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfc4:	8a1b      	ldrh	r3, [r3, #16]
 800dfc6:	0a1b      	lsrs	r3, r3, #8
 800dfc8:	b298      	uxth	r0, r3
 800dfca:	4b51      	ldr	r3, [pc, #324]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfcc:	68da      	ldr	r2, [r3, #12]
 800dfce:	4b50      	ldr	r3, [pc, #320]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfd0:	7a9b      	ldrb	r3, [r3, #10]
 800dfd2:	1c59      	adds	r1, r3, #1
 800dfd4:	b2cc      	uxtb	r4, r1
 800dfd6:	494e      	ldr	r1, [pc, #312]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfd8:	728c      	strb	r4, [r1, #10]
 800dfda:	4413      	add	r3, r2
 800dfdc:	b2c2      	uxtb	r2, r0
 800dfde:	701a      	strb	r2, [r3, #0]
        break;
 800dfe0:	e14e      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_RESET_REQ:
    {
        ComplianceTestState.RxAppCnt = 0;
 800dfe2:	4b4b      	ldr	r3, [pc, #300]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	821a      	strh	r2, [r3, #16]
        break;
 800dfe8:	e14a      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_LINK_CHECK_REQ:
    {
        MlmeReq_t mlmeReq;
        mlmeReq.Type = MLME_LINK_CHECK;
 800dfea:	2304      	movs	r3, #4
 800dfec:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

        LoRaMacMlmeRequest( &mlmeReq );
 800dff0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800dff4:	4618      	mov	r0, r3
 800dff6:	f004 fc9b 	bl	8012930 <LoRaMacMlmeRequest>
        break;
 800dffa:	e141      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DEVICE_TIME_REQ:
    {
        CompliancePackage.OnDeviceTimeRequest( );
 800dffc:	4b45      	ldr	r3, [pc, #276]	; (800e114 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800dffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e000:	4798      	blx	r3
        break;
 800e002:	e13d      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_PING_SLOT_INFO_REQ:
    {
        ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	689a      	ldr	r2, [r3, #8]
 800e008:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e00c:	1c59      	adds	r1, r3, #1
 800e00e:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e012:	4413      	add	r3, r2
 800e014:	781a      	ldrb	r2, [r3, #0]
 800e016:	4b3e      	ldr	r3, [pc, #248]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e018:	755a      	strb	r2, [r3, #21]
        if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800e01a:	4b3c      	ldr	r3, [pc, #240]	; (800e10c <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	68db      	ldr	r3, [r3, #12]
 800e020:	2b00      	cmp	r3, #0
 800e022:	f000 812a 	beq.w	800e27a <LmhpComplianceOnMcpsIndication+0x75a>
        {
        ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800e026:	4b39      	ldr	r3, [pc, #228]	; (800e10c <LmhpComplianceOnMcpsIndication+0x5ec>)
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	68db      	ldr	r3, [r3, #12]
 800e02c:	4a38      	ldr	r2, [pc, #224]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e02e:	7d52      	ldrb	r2, [r2, #21]
 800e030:	4610      	mov	r0, r2
 800e032:	4798      	blx	r3
        }
        break;
 800e034:	e121      	b.n	800e27a <LmhpComplianceOnMcpsIndication+0x75a>
#endif
    /* ST_WORKAROUND_END */
    case COMPLIANCE_TX_CW_REQ:
    {
        MlmeReq_t mlmeReq;
        if( mcpsIndication->BufferSize == 7 )
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	7b1b      	ldrb	r3, [r3, #12]
 800e03a:	2b07      	cmp	r3, #7
 800e03c:	f040 811f 	bne.w	800e27e <LmhpComplianceOnMcpsIndication+0x75e>
        {
            mlmeReq.Type = MLME_TXCW;
 800e040:	2305      	movs	r3, #5
 800e042:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
            mlmeReq.Req.TxCw.Timeout =
                ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	689a      	ldr	r2, [r3, #8]
 800e04a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e04e:	4413      	add	r3, r2
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	b21a      	sxth	r2, r3
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	6899      	ldr	r1, [r3, #8]
 800e058:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e05c:	3301      	adds	r3, #1
 800e05e:	440b      	add	r3, r1
 800e060:	781b      	ldrb	r3, [r3, #0]
 800e062:	021b      	lsls	r3, r3, #8
 800e064:	b21b      	sxth	r3, r3
 800e066:	4313      	orrs	r3, r2
 800e068:	b21b      	sxth	r3, r3
 800e06a:	b29b      	uxth	r3, r3
            mlmeReq.Req.TxCw.Timeout =
 800e06c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            cmdIndex += 2;
 800e070:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e074:	3302      	adds	r3, #2
 800e076:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
            mlmeReq.Req.TxCw.Frequency =
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	689a      	ldr	r2, [r3, #8]
 800e07e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e082:	4413      	add	r3, r2
 800e084:	781b      	ldrb	r3, [r3, #0]
 800e086:	4619      	mov	r1, r3
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	689a      	ldr	r2, [r3, #8]
 800e08c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e090:	3301      	adds	r3, #1
 800e092:	4413      	add	r3, r2
 800e094:	781b      	ldrb	r3, [r3, #0]
 800e096:	021b      	lsls	r3, r3, #8
 800e098:	ea41 0203 	orr.w	r2, r1, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6899      	ldr	r1, [r3, #8]
 800e0a0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e0a4:	3302      	adds	r3, #2
 800e0a6:	440b      	add	r3, r1
 800e0a8:	781b      	ldrb	r3, [r3, #0]
 800e0aa:	041b      	lsls	r3, r3, #16
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e0ac:	4313      	orrs	r3, r2
 800e0ae:	461a      	mov	r2, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e0b0:	2364      	movs	r3, #100	; 0x64
 800e0b2:	fb02 f303 	mul.w	r3, r2, r3
            mlmeReq.Req.TxCw.Frequency =
 800e0b6:	64bb      	str	r3, [r7, #72]	; 0x48
                100;
            cmdIndex += 3;
 800e0b8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e0bc:	3303      	adds	r3, #3
 800e0be:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
            mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	689a      	ldr	r2, [r3, #8]
 800e0c6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800e0ca:	1c59      	adds	r1, r3, #1
 800e0cc:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 800e0d0:	4413      	add	r3, r2
 800e0d2:	781b      	ldrb	r3, [r3, #0]
 800e0d4:	b25b      	sxtb	r3, r3
 800e0d6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

            LoRaMacMlmeRequest( &mlmeReq );
 800e0da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f004 fc26 	bl	8012930 <LoRaMacMlmeRequest>
        }
        break;
 800e0e4:	e0cb      	b.n	800e27e <LmhpComplianceOnMcpsIndication+0x75e>
    }
    case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
    {
        mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800e0e6:	2339      	movs	r3, #57	; 0x39
 800e0e8:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
        mibReq.Param.IsCertPortOn = false;
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
        LoRaMacMibSetRequestConfirm( &mibReq );
 800e0f2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f004 f8aa 	bl	8012250 <LoRaMacMibSetRequestConfirm>

        ComplianceTestState.IsResetCmdPending = true;
 800e0fc:	4b04      	ldr	r3, [pc, #16]	; (800e110 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e0fe:	2201      	movs	r2, #1
 800e100:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        break;
 800e104:	e0bc      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
 800e106:	bf00      	nop
 800e108:	0801e664 	.word	0x0801e664
 800e10c:	20000760 	.word	0x20000760
 800e110:	20000728 	.word	0x20000728
 800e114:	200000e8 	.word	0x200000e8
    {
        Version_t           lrwanVersion;
        Version_t           lrwanRpVersion;
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_LORAWAN_VERSION;
 800e118:	232a      	movs	r3, #42	; 0x2a
 800e11a:	733b      	strb	r3, [r7, #12]

        LoRaMacMibGetRequestConfirm( &mibReq );
 800e11c:	f107 030c 	add.w	r3, r7, #12
 800e120:	4618      	mov	r0, r3
 800e122:	f003 feef 	bl	8011f04 <LoRaMacMibGetRequestConfirm>
        lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800e126:	693b      	ldr	r3, [r7, #16]
 800e128:	63fb      	str	r3, [r7, #60]	; 0x3c
        lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800e12a:	697b      	ldr	r3, [r7, #20]
 800e12c:	63bb      	str	r3, [r7, #56]	; 0x38

        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800e12e:	4b62      	ldr	r3, [pc, #392]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e130:	68da      	ldr	r2, [r3, #12]
 800e132:	4b61      	ldr	r3, [pc, #388]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e134:	7a9b      	ldrb	r3, [r3, #10]
 800e136:	1c59      	adds	r1, r3, #1
 800e138:	b2c8      	uxtb	r0, r1
 800e13a:	495f      	ldr	r1, [pc, #380]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e13c:	7288      	strb	r0, [r1, #10]
 800e13e:	4413      	add	r3, r2
 800e140:	227f      	movs	r2, #127	; 0x7f
 800e142:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800e144:	4b5d      	ldr	r3, [pc, #372]	; (800e2bc <LmhpComplianceOnMcpsIndication+0x79c>)
 800e146:	681a      	ldr	r2, [r3, #0]
 800e148:	4b5b      	ldr	r3, [pc, #364]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e14a:	68d9      	ldr	r1, [r3, #12]
 800e14c:	4b5a      	ldr	r3, [pc, #360]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e14e:	7a9b      	ldrb	r3, [r3, #10]
 800e150:	1c58      	adds	r0, r3, #1
 800e152:	b2c4      	uxtb	r4, r0
 800e154:	4858      	ldr	r0, [pc, #352]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e156:	7284      	strb	r4, [r0, #10]
 800e158:	440b      	add	r3, r1
 800e15a:	78d2      	ldrb	r2, [r2, #3]
 800e15c:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800e15e:	4b57      	ldr	r3, [pc, #348]	; (800e2bc <LmhpComplianceOnMcpsIndication+0x79c>)
 800e160:	681a      	ldr	r2, [r3, #0]
 800e162:	4b55      	ldr	r3, [pc, #340]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e164:	68d9      	ldr	r1, [r3, #12]
 800e166:	4b54      	ldr	r3, [pc, #336]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e168:	7a9b      	ldrb	r3, [r3, #10]
 800e16a:	1c58      	adds	r0, r3, #1
 800e16c:	b2c4      	uxtb	r4, r0
 800e16e:	4852      	ldr	r0, [pc, #328]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e170:	7284      	strb	r4, [r0, #10]
 800e172:	440b      	add	r3, r1
 800e174:	7892      	ldrb	r2, [r2, #2]
 800e176:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800e178:	4b50      	ldr	r3, [pc, #320]	; (800e2bc <LmhpComplianceOnMcpsIndication+0x79c>)
 800e17a:	681a      	ldr	r2, [r3, #0]
 800e17c:	4b4e      	ldr	r3, [pc, #312]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e17e:	68d9      	ldr	r1, [r3, #12]
 800e180:	4b4d      	ldr	r3, [pc, #308]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e182:	7a9b      	ldrb	r3, [r3, #10]
 800e184:	1c58      	adds	r0, r3, #1
 800e186:	b2c4      	uxtb	r4, r0
 800e188:	484b      	ldr	r0, [pc, #300]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e18a:	7284      	strb	r4, [r0, #10]
 800e18c:	440b      	add	r3, r1
 800e18e:	7852      	ldrb	r2, [r2, #1]
 800e190:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800e192:	4b4a      	ldr	r3, [pc, #296]	; (800e2bc <LmhpComplianceOnMcpsIndication+0x79c>)
 800e194:	681a      	ldr	r2, [r3, #0]
 800e196:	4b48      	ldr	r3, [pc, #288]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e198:	68d9      	ldr	r1, [r3, #12]
 800e19a:	4b47      	ldr	r3, [pc, #284]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e19c:	7a9b      	ldrb	r3, [r3, #10]
 800e19e:	1c58      	adds	r0, r3, #1
 800e1a0:	b2c4      	uxtb	r4, r0
 800e1a2:	4845      	ldr	r0, [pc, #276]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1a4:	7284      	strb	r4, [r0, #10]
 800e1a6:	440b      	add	r3, r1
 800e1a8:	7812      	ldrb	r2, [r2, #0]
 800e1aa:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800e1ac:	4b42      	ldr	r3, [pc, #264]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1ae:	68da      	ldr	r2, [r3, #12]
 800e1b0:	4b41      	ldr	r3, [pc, #260]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1b2:	7a9b      	ldrb	r3, [r3, #10]
 800e1b4:	1c59      	adds	r1, r3, #1
 800e1b6:	b2c8      	uxtb	r0, r1
 800e1b8:	493f      	ldr	r1, [pc, #252]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1ba:	7288      	strb	r0, [r1, #10]
 800e1bc:	4413      	add	r3, r2
 800e1be:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800e1c2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800e1c4:	4b3c      	ldr	r3, [pc, #240]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1c6:	68da      	ldr	r2, [r3, #12]
 800e1c8:	4b3b      	ldr	r3, [pc, #236]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1ca:	7a9b      	ldrb	r3, [r3, #10]
 800e1cc:	1c59      	adds	r1, r3, #1
 800e1ce:	b2c8      	uxtb	r0, r1
 800e1d0:	4939      	ldr	r1, [pc, #228]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1d2:	7288      	strb	r0, [r1, #10]
 800e1d4:	4413      	add	r3, r2
 800e1d6:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 800e1da:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800e1dc:	4b36      	ldr	r3, [pc, #216]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1de:	68da      	ldr	r2, [r3, #12]
 800e1e0:	4b35      	ldr	r3, [pc, #212]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1e2:	7a9b      	ldrb	r3, [r3, #10]
 800e1e4:	1c59      	adds	r1, r3, #1
 800e1e6:	b2c8      	uxtb	r0, r1
 800e1e8:	4933      	ldr	r1, [pc, #204]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1ea:	7288      	strb	r0, [r1, #10]
 800e1ec:	4413      	add	r3, r2
 800e1ee:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800e1f2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800e1f4:	4b30      	ldr	r3, [pc, #192]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1f6:	68da      	ldr	r2, [r3, #12]
 800e1f8:	4b2f      	ldr	r3, [pc, #188]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e1fa:	7a9b      	ldrb	r3, [r3, #10]
 800e1fc:	1c59      	adds	r1, r3, #1
 800e1fe:	b2c8      	uxtb	r0, r1
 800e200:	492d      	ldr	r1, [pc, #180]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e202:	7288      	strb	r0, [r1, #10]
 800e204:	4413      	add	r3, r2
 800e206:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800e20a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800e20c:	4b2a      	ldr	r3, [pc, #168]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e20e:	68da      	ldr	r2, [r3, #12]
 800e210:	4b29      	ldr	r3, [pc, #164]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e212:	7a9b      	ldrb	r3, [r3, #10]
 800e214:	1c59      	adds	r1, r3, #1
 800e216:	b2c8      	uxtb	r0, r1
 800e218:	4927      	ldr	r1, [pc, #156]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e21a:	7288      	strb	r0, [r1, #10]
 800e21c:	4413      	add	r3, r2
 800e21e:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800e222:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800e224:	4b24      	ldr	r3, [pc, #144]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e226:	68da      	ldr	r2, [r3, #12]
 800e228:	4b23      	ldr	r3, [pc, #140]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e22a:	7a9b      	ldrb	r3, [r3, #10]
 800e22c:	1c59      	adds	r1, r3, #1
 800e22e:	b2c8      	uxtb	r0, r1
 800e230:	4921      	ldr	r1, [pc, #132]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e232:	7288      	strb	r0, [r1, #10]
 800e234:	4413      	add	r3, r2
 800e236:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800e23a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800e23c:	4b1e      	ldr	r3, [pc, #120]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e23e:	68da      	ldr	r2, [r3, #12]
 800e240:	4b1d      	ldr	r3, [pc, #116]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e242:	7a9b      	ldrb	r3, [r3, #10]
 800e244:	1c59      	adds	r1, r3, #1
 800e246:	b2c8      	uxtb	r0, r1
 800e248:	491b      	ldr	r1, [pc, #108]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e24a:	7288      	strb	r0, [r1, #10]
 800e24c:	4413      	add	r3, r2
 800e24e:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 800e252:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800e254:	4b18      	ldr	r3, [pc, #96]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e256:	68da      	ldr	r2, [r3, #12]
 800e258:	4b17      	ldr	r3, [pc, #92]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e25a:	7a9b      	ldrb	r3, [r3, #10]
 800e25c:	1c59      	adds	r1, r3, #1
 800e25e:	b2c8      	uxtb	r0, r1
 800e260:	4915      	ldr	r1, [pc, #84]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e262:	7288      	strb	r0, [r1, #10]
 800e264:	4413      	add	r3, r2
 800e266:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e26a:	701a      	strb	r2, [r3, #0]
        break;
 800e26c:	e008      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
    }
    default:
    {
        break;
 800e26e:	bf00      	nop
 800e270:	e006      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e272:	bf00      	nop
 800e274:	e004      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e276:	bf00      	nop
 800e278:	e002      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e27a:	bf00      	nop
 800e27c:	e000      	b.n	800e280 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800e27e:	bf00      	nop
    }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800e280:	4b0d      	ldr	r3, [pc, #52]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e282:	7a9b      	ldrb	r3, [r3, #10]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d008      	beq.n	800e29a <LmhpComplianceOnMcpsIndication+0x77a>
    {
        TimerSetValue( &ProcessTimer, 1000 );
 800e288:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800e28c:	480c      	ldr	r0, [pc, #48]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800e28e:	f00e fd1f 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
        TimerStart(&ProcessTimer);
 800e292:	480b      	ldr	r0, [pc, #44]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800e294:	f00e fc3e 	bl	801cb14 <UTIL_TIMER_Start>
 800e298:	e00b      	b.n	800e2b2 <LmhpComplianceOnMcpsIndication+0x792>
    }
    else
    {
        // Abort any pending Tx as a new command has been processed
        TimerStop(&ProcessTimer);
 800e29a:	4809      	ldr	r0, [pc, #36]	; (800e2c0 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800e29c:	f00e fca8 	bl	801cbf0 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800e2a0:	4b05      	ldr	r3, [pc, #20]	; (800e2b8 <LmhpComplianceOnMcpsIndication+0x798>)
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	705a      	strb	r2, [r3, #1]
 800e2a6:	e004      	b.n	800e2b2 <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800e2a8:	bf00      	nop
 800e2aa:	e002      	b.n	800e2b2 <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800e2ac:	bf00      	nop
 800e2ae:	e000      	b.n	800e2b2 <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800e2b0:	bf00      	nop
    }
}
 800e2b2:	3790      	adds	r7, #144	; 0x90
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bdb0      	pop	{r4, r5, r7, pc}
 800e2b8:	20000728 	.word	0x20000728
 800e2bc:	20000760 	.word	0x20000760
 800e2c0:	20000764 	.word	0x20000764

0800e2c4 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e2c4:	b480      	push	{r7}
 800e2c6:	b083      	sub	sp, #12
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
        break;
    }
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
 800e2cc:	bf00      	nop
    }
}
 800e2ce:	bf00      	nop
 800e2d0:	370c      	adds	r7, #12
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	bc80      	pop	{r7}
 800e2d6:	4770      	bx	lr

0800e2d8 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t* mlmeIndication )
{
 800e2d8:	b480      	push	{r7}
 800e2da:	b083      	sub	sp, #12
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e2e0:	4b05      	ldr	r3, [pc, #20]	; (800e2f8 <LmhpComplianceOnMlmeIndication+0x20>)
 800e2e2:	781b      	ldrb	r3, [r3, #0]
 800e2e4:	f083 0301 	eor.w	r3, r3, #1
 800e2e8:	b2db      	uxtb	r3, r3
 800e2ea:	2b00      	cmp	r3, #0
    {
        return;
 800e2ec:	bf00      	nop
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
    }
}
 800e2ee:	370c      	adds	r7, #12
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bc80      	pop	{r7}
 800e2f4:	4770      	bx	lr
 800e2f6:	bf00      	nop
 800e2f8:	20000728 	.word	0x20000728

0800e2fc <OnProcessTimer>:
}
#endif
/* ST_WORKAROUND_END */

static void OnProcessTimer( void *context )
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b082      	sub	sp, #8
 800e300:	af00      	add	r7, sp, #0
 800e302:	6078      	str	r0, [r7, #4]
    ComplianceTestState.IsTxPending = true;
 800e304:	4b04      	ldr	r3, [pc, #16]	; (800e318 <OnProcessTimer+0x1c>)
 800e306:	2201      	movs	r2, #1
 800e308:	705a      	strb	r2, [r3, #1]
    CompliancePackage.OnPackageProcessEvent();
 800e30a:	4b04      	ldr	r3, [pc, #16]	; (800e31c <OnProcessTimer+0x20>)
 800e30c:	695b      	ldr	r3, [r3, #20]
 800e30e:	4798      	blx	r3
}
 800e310:	bf00      	nop
 800e312:	3708      	adds	r7, #8
 800e314:	46bd      	mov	sp, r7
 800e316:	bd80      	pop	{r7, pc}
 800e318:	20000728 	.word	0x20000728
 800e31c:	200000e8 	.word	0x200000e8

0800e320 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 800e320:	b590      	push	{r4, r7, lr}
 800e322:	b083      	sub	sp, #12
 800e324:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800e326:	f00e fd7d 	bl	801ce24 <UTIL_TIMER_GetCurrentTime>
 800e32a:	4603      	mov	r3, r0
 800e32c:	4a16      	ldr	r2, [pc, #88]	; (800e388 <OnRadioTxDone+0x68>)
 800e32e:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800e330:	4c16      	ldr	r4, [pc, #88]	; (800e38c <OnRadioTxDone+0x6c>)
 800e332:	463b      	mov	r3, r7
 800e334:	4618      	mov	r0, r3
 800e336:	f00d fff7 	bl	801c328 <SysTimeGet>
 800e33a:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800e33e:	463a      	mov	r2, r7
 800e340:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e344:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800e348:	4a11      	ldr	r2, [pc, #68]	; (800e390 <OnRadioTxDone+0x70>)
 800e34a:	7813      	ldrb	r3, [r2, #0]
 800e34c:	f043 0320 	orr.w	r3, r3, #32
 800e350:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e352:	4b0e      	ldr	r3, [pc, #56]	; (800e38c <OnRadioTxDone+0x6c>)
 800e354:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d00a      	beq.n	800e372 <OnRadioTxDone+0x52>
 800e35c:	4b0b      	ldr	r3, [pc, #44]	; (800e38c <OnRadioTxDone+0x6c>)
 800e35e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e362:	691b      	ldr	r3, [r3, #16]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d004      	beq.n	800e372 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e368:	4b08      	ldr	r3, [pc, #32]	; (800e38c <OnRadioTxDone+0x6c>)
 800e36a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e36e:	691b      	ldr	r3, [r3, #16]
 800e370:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800e372:	4b08      	ldr	r3, [pc, #32]	; (800e394 <OnRadioTxDone+0x74>)
 800e374:	2201      	movs	r2, #1
 800e376:	2100      	movs	r1, #0
 800e378:	2002      	movs	r0, #2
 800e37a:	f00e fe43 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800e37e:	bf00      	nop
 800e380:	370c      	adds	r7, #12
 800e382:	46bd      	mov	sp, r7
 800e384:	bd90      	pop	{r4, r7, pc}
 800e386:	bf00      	nop
 800e388:	20001848 	.word	0x20001848
 800e38c:	2000077c 	.word	0x2000077c
 800e390:	20001844 	.word	0x20001844
 800e394:	0801e690 	.word	0x0801e690

0800e398 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b084      	sub	sp, #16
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	60f8      	str	r0, [r7, #12]
 800e3a0:	4608      	mov	r0, r1
 800e3a2:	4611      	mov	r1, r2
 800e3a4:	461a      	mov	r2, r3
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	817b      	strh	r3, [r7, #10]
 800e3aa:	460b      	mov	r3, r1
 800e3ac:	813b      	strh	r3, [r7, #8]
 800e3ae:	4613      	mov	r3, r2
 800e3b0:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800e3b2:	f00e fd37 	bl	801ce24 <UTIL_TIMER_GetCurrentTime>
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	4a18      	ldr	r2, [pc, #96]	; (800e41c <OnRadioRxDone+0x84>)
 800e3ba:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800e3bc:	4a17      	ldr	r2, [pc, #92]	; (800e41c <OnRadioRxDone+0x84>)
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800e3c2:	4a16      	ldr	r2, [pc, #88]	; (800e41c <OnRadioRxDone+0x84>)
 800e3c4:	897b      	ldrh	r3, [r7, #10]
 800e3c6:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800e3c8:	4a14      	ldr	r2, [pc, #80]	; (800e41c <OnRadioRxDone+0x84>)
 800e3ca:	893b      	ldrh	r3, [r7, #8]
 800e3cc:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800e3ce:	4a13      	ldr	r2, [pc, #76]	; (800e41c <OnRadioRxDone+0x84>)
 800e3d0:	79fb      	ldrb	r3, [r7, #7]
 800e3d2:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800e3d4:	4a12      	ldr	r2, [pc, #72]	; (800e420 <OnRadioRxDone+0x88>)
 800e3d6:	7813      	ldrb	r3, [r2, #0]
 800e3d8:	f043 0310 	orr.w	r3, r3, #16
 800e3dc:	7013      	strb	r3, [r2, #0]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800e3de:	4a10      	ldr	r2, [pc, #64]	; (800e420 <OnRadioRxDone+0x88>)
 800e3e0:	7813      	ldrb	r3, [r2, #0]
 800e3e2:	f043 0301 	orr.w	r3, r3, #1
 800e3e6:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e3e8:	4b0e      	ldr	r3, [pc, #56]	; (800e424 <OnRadioRxDone+0x8c>)
 800e3ea:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d00a      	beq.n	800e408 <OnRadioRxDone+0x70>
 800e3f2:	4b0c      	ldr	r3, [pc, #48]	; (800e424 <OnRadioRxDone+0x8c>)
 800e3f4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e3f8:	691b      	ldr	r3, [r3, #16]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d004      	beq.n	800e408 <OnRadioRxDone+0x70>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e3fe:	4b09      	ldr	r3, [pc, #36]	; (800e424 <OnRadioRxDone+0x8c>)
 800e400:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e404:	691b      	ldr	r3, [r3, #16]
 800e406:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800e408:	4b07      	ldr	r3, [pc, #28]	; (800e428 <OnRadioRxDone+0x90>)
 800e40a:	2201      	movs	r2, #1
 800e40c:	2100      	movs	r1, #0
 800e40e:	2002      	movs	r0, #2
 800e410:	f00e fdf8 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800e414:	bf00      	nop
 800e416:	3710      	adds	r7, #16
 800e418:	46bd      	mov	sp, r7
 800e41a:	bd80      	pop	{r7, pc}
 800e41c:	2000184c 	.word	0x2000184c
 800e420:	20001844 	.word	0x20001844
 800e424:	2000077c 	.word	0x2000077c
 800e428:	0801e6a0 	.word	0x0801e6a0

0800e42c <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800e430:	4a0e      	ldr	r2, [pc, #56]	; (800e46c <OnRadioTxTimeout+0x40>)
 800e432:	7813      	ldrb	r3, [r2, #0]
 800e434:	f043 0308 	orr.w	r3, r3, #8
 800e438:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e43a:	4b0d      	ldr	r3, [pc, #52]	; (800e470 <OnRadioTxTimeout+0x44>)
 800e43c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e440:	2b00      	cmp	r3, #0
 800e442:	d00a      	beq.n	800e45a <OnRadioTxTimeout+0x2e>
 800e444:	4b0a      	ldr	r3, [pc, #40]	; (800e470 <OnRadioTxTimeout+0x44>)
 800e446:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e44a:	691b      	ldr	r3, [r3, #16]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d004      	beq.n	800e45a <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e450:	4b07      	ldr	r3, [pc, #28]	; (800e470 <OnRadioTxTimeout+0x44>)
 800e452:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e456:	691b      	ldr	r3, [r3, #16]
 800e458:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800e45a:	4b06      	ldr	r3, [pc, #24]	; (800e474 <OnRadioTxTimeout+0x48>)
 800e45c:	2201      	movs	r2, #1
 800e45e:	2100      	movs	r1, #0
 800e460:	2002      	movs	r0, #2
 800e462:	f00e fdcf 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800e466:	bf00      	nop
 800e468:	bd80      	pop	{r7, pc}
 800e46a:	bf00      	nop
 800e46c:	20001844 	.word	0x20001844
 800e470:	2000077c 	.word	0x2000077c
 800e474:	0801e6b0 	.word	0x0801e6b0

0800e478 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800e47c:	4a0b      	ldr	r2, [pc, #44]	; (800e4ac <OnRadioRxError+0x34>)
 800e47e:	7813      	ldrb	r3, [r2, #0]
 800e480:	f043 0304 	orr.w	r3, r3, #4
 800e484:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e486:	4b0a      	ldr	r3, [pc, #40]	; (800e4b0 <OnRadioRxError+0x38>)
 800e488:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d00a      	beq.n	800e4a6 <OnRadioRxError+0x2e>
 800e490:	4b07      	ldr	r3, [pc, #28]	; (800e4b0 <OnRadioRxError+0x38>)
 800e492:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e496:	691b      	ldr	r3, [r3, #16]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d004      	beq.n	800e4a6 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e49c:	4b04      	ldr	r3, [pc, #16]	; (800e4b0 <OnRadioRxError+0x38>)
 800e49e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e4a2:	691b      	ldr	r3, [r3, #16]
 800e4a4:	4798      	blx	r3
    }
}
 800e4a6:	bf00      	nop
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	20001844 	.word	0x20001844
 800e4b0:	2000077c 	.word	0x2000077c

0800e4b4 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800e4b8:	4a0e      	ldr	r2, [pc, #56]	; (800e4f4 <OnRadioRxTimeout+0x40>)
 800e4ba:	7813      	ldrb	r3, [r2, #0]
 800e4bc:	f043 0302 	orr.w	r3, r3, #2
 800e4c0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e4c2:	4b0d      	ldr	r3, [pc, #52]	; (800e4f8 <OnRadioRxTimeout+0x44>)
 800e4c4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d00a      	beq.n	800e4e2 <OnRadioRxTimeout+0x2e>
 800e4cc:	4b0a      	ldr	r3, [pc, #40]	; (800e4f8 <OnRadioRxTimeout+0x44>)
 800e4ce:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e4d2:	691b      	ldr	r3, [r3, #16]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d004      	beq.n	800e4e2 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e4d8:	4b07      	ldr	r3, [pc, #28]	; (800e4f8 <OnRadioRxTimeout+0x44>)
 800e4da:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e4de:	691b      	ldr	r3, [r3, #16]
 800e4e0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800e4e2:	4b06      	ldr	r3, [pc, #24]	; (800e4fc <OnRadioRxTimeout+0x48>)
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	2100      	movs	r1, #0
 800e4e8:	2002      	movs	r0, #2
 800e4ea:	f00e fd8b 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 800e4ee:	bf00      	nop
 800e4f0:	bd80      	pop	{r7, pc}
 800e4f2:	bf00      	nop
 800e4f4:	20001844 	.word	0x20001844
 800e4f8:	2000077c 	.word	0x2000077c
 800e4fc:	0801e6c0 	.word	0x0801e6c0

0800e500 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800e500:	b480      	push	{r7}
 800e502:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e504:	4b08      	ldr	r3, [pc, #32]	; (800e528 <UpdateRxSlotIdleState+0x28>)
 800e506:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e50a:	2b02      	cmp	r3, #2
 800e50c:	d004      	beq.n	800e518 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800e50e:	4b07      	ldr	r3, [pc, #28]	; (800e52c <UpdateRxSlotIdleState+0x2c>)
 800e510:	2206      	movs	r2, #6
 800e512:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800e516:	e003      	b.n	800e520 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e518:	4b04      	ldr	r3, [pc, #16]	; (800e52c <UpdateRxSlotIdleState+0x2c>)
 800e51a:	2202      	movs	r2, #2
 800e51c:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
}
 800e520:	bf00      	nop
 800e522:	46bd      	mov	sp, r7
 800e524:	bc80      	pop	{r7}
 800e526:	4770      	bx	lr
 800e528:	20000c9c 	.word	0x20000c9c
 800e52c:	2000077c 	.word	0x2000077c

0800e530 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b08e      	sub	sp, #56	; 0x38
 800e534:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e536:	4b3e      	ldr	r3, [pc, #248]	; (800e630 <ProcessRadioTxDone+0x100>)
 800e538:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e53c:	2b02      	cmp	r3, #2
 800e53e:	d002      	beq.n	800e546 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800e540:	4b3c      	ldr	r3, [pc, #240]	; (800e634 <ProcessRadioTxDone+0x104>)
 800e542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e544:	4798      	blx	r3
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800e546:	4b3c      	ldr	r3, [pc, #240]	; (800e638 <ProcessRadioTxDone+0x108>)
 800e548:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800e54c:	4619      	mov	r1, r3
 800e54e:	483b      	ldr	r0, [pc, #236]	; (800e63c <ProcessRadioTxDone+0x10c>)
 800e550:	f00e fbbe 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800e554:	4839      	ldr	r0, [pc, #228]	; (800e63c <ProcessRadioTxDone+0x10c>)
 800e556:	f00e fadd 	bl	801cb14 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800e55a:	4b37      	ldr	r3, [pc, #220]	; (800e638 <ProcessRadioTxDone+0x108>)
 800e55c:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800e560:	4619      	mov	r1, r3
 800e562:	4837      	ldr	r0, [pc, #220]	; (800e640 <ProcessRadioTxDone+0x110>)
 800e564:	f00e fbb4 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800e568:	4835      	ldr	r0, [pc, #212]	; (800e640 <ProcessRadioTxDone+0x110>)
 800e56a:	f00e fad3 	bl	801cb14 <UTIL_TIMER_Start>
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.NodeAckRequested == true )
 800e56e:	4b32      	ldr	r3, [pc, #200]	; (800e638 <ProcessRadioTxDone+0x108>)
 800e570:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800e574:	2b00      	cmp	r3, #0
 800e576:	d01a      	beq.n	800e5ae <ProcessRadioTxDone+0x7e>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800e578:	2315      	movs	r3, #21
 800e57a:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e57e:	4b2c      	ldr	r3, [pc, #176]	; (800e630 <ProcessRadioTxDone+0x100>)
 800e580:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e584:	f107 0220 	add.w	r2, r7, #32
 800e588:	4611      	mov	r1, r2
 800e58a:	4618      	mov	r0, r3
 800e58c:	f006 fd25 	bl	8014fda <RegionGetPhyParam>
 800e590:	4603      	mov	r3, r0
 800e592:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800e594:	4b28      	ldr	r3, [pc, #160]	; (800e638 <ProcessRadioTxDone+0x108>)
 800e596:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800e59a:	69fb      	ldr	r3, [r7, #28]
 800e59c:	4413      	add	r3, r2
 800e59e:	4619      	mov	r1, r3
 800e5a0:	4828      	ldr	r0, [pc, #160]	; (800e644 <ProcessRadioTxDone+0x114>)
 800e5a2:	f00e fb95 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800e5a6:	4827      	ldr	r0, [pc, #156]	; (800e644 <ProcessRadioTxDone+0x114>)
 800e5a8:	f00e fab4 	bl	801cb14 <UTIL_TIMER_Start>
 800e5ac:	e003      	b.n	800e5b6 <ProcessRadioTxDone+0x86>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e5ae:	4b22      	ldr	r3, [pc, #136]	; (800e638 <ProcessRadioTxDone+0x108>)
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800e5b6:	4b24      	ldr	r3, [pc, #144]	; (800e648 <ProcessRadioTxDone+0x118>)
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	4a1d      	ldr	r2, [pc, #116]	; (800e630 <ProcessRadioTxDone+0x100>)
 800e5bc:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800e5be:	4b1e      	ldr	r3, [pc, #120]	; (800e638 <ProcessRadioTxDone+0x108>)
 800e5c0:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 800e5c4:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800e5c6:	4b20      	ldr	r3, [pc, #128]	; (800e648 <ProcessRadioTxDone+0x118>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800e5cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f00d fee1 	bl	801c398 <SysTimeGetMcuTime>
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	4b15      	ldr	r3, [pc, #84]	; (800e630 <ProcessRadioTxDone+0x100>)
 800e5da:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800e5de:	9200      	str	r2, [sp, #0]
 800e5e0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800e5e4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800e5e8:	ca06      	ldmia	r2, {r1, r2}
 800e5ea:	f00d fe36 	bl	801c25a <SysTimeSub>
 800e5ee:	f107 0314 	add.w	r3, r7, #20
 800e5f2:	463a      	mov	r2, r7
 800e5f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e5f8:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800e5fc:	4b0e      	ldr	r3, [pc, #56]	; (800e638 <ProcessRadioTxDone+0x108>)
 800e5fe:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800e602:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800e604:	2301      	movs	r3, #1
 800e606:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e608:	4b09      	ldr	r3, [pc, #36]	; (800e630 <ProcessRadioTxDone+0x100>)
 800e60a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d101      	bne.n	800e616 <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 800e612:	2300      	movs	r3, #0
 800e614:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800e616:	4b06      	ldr	r3, [pc, #24]	; (800e630 <ProcessRadioTxDone+0x100>)
 800e618:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e61c:	f107 0208 	add.w	r2, r7, #8
 800e620:	4611      	mov	r1, r2
 800e622:	4618      	mov	r0, r3
 800e624:	f006 fcfa 	bl	801501c <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800e628:	bf00      	nop
 800e62a:	3730      	adds	r7, #48	; 0x30
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}
 800e630:	20000c9c 	.word	0x20000c9c
 800e634:	0801ed70 	.word	0x0801ed70
 800e638:	2000077c 	.word	0x2000077c
 800e63c:	20000afc 	.word	0x20000afc
 800e640:	20000b14 	.word	0x20000b14
 800e644:	20000b80 	.word	0x20000b80
 800e648:	20001848 	.word	0x20001848

0800e64c <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800e650:	4b10      	ldr	r3, [pc, #64]	; (800e694 <PrepareRxDoneAbort+0x48>)
 800e652:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e65a:	4a0e      	ldr	r2, [pc, #56]	; (800e694 <PrepareRxDoneAbort+0x48>)
 800e65c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800e660:	4b0c      	ldr	r3, [pc, #48]	; (800e694 <PrepareRxDoneAbort+0x48>)
 800e662:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800e666:	2b00      	cmp	r3, #0
 800e668:	d002      	beq.n	800e670 <PrepareRxDoneAbort+0x24>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        OnRetransmitTimeoutTimerEvent( NULL );
 800e66a:	2000      	movs	r0, #0
 800e66c:	f001 f99c 	bl	800f9a8 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800e670:	4a08      	ldr	r2, [pc, #32]	; (800e694 <PrepareRxDoneAbort+0x48>)
 800e672:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800e676:	f043 0302 	orr.w	r3, r3, #2
 800e67a:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e67e:	4a05      	ldr	r2, [pc, #20]	; (800e694 <PrepareRxDoneAbort+0x48>)
 800e680:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800e684:	f043 0320 	orr.w	r3, r3, #32
 800e688:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495

    UpdateRxSlotIdleState( );
 800e68c:	f7ff ff38 	bl	800e500 <UpdateRxSlotIdleState>
}
 800e690:	bf00      	nop
 800e692:	bd80      	pop	{r7, pc}
 800e694:	2000077c 	.word	0x2000077c

0800e698 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800e698:	b590      	push	{r4, r7, lr}
 800e69a:	b0a7      	sub	sp, #156	; 0x9c
 800e69c:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e69e:	2312      	movs	r3, #18
 800e6a0:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800e6a4:	4bbd      	ldr	r3, [pc, #756]	; (800e99c <ProcessRadioRxDone+0x304>)
 800e6a6:	685b      	ldr	r3, [r3, #4]
 800e6a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint16_t size = RxDoneParams.Size;
 800e6ac:	4bbb      	ldr	r3, [pc, #748]	; (800e99c <ProcessRadioRxDone+0x304>)
 800e6ae:	891b      	ldrh	r3, [r3, #8]
 800e6b0:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
    int16_t rssi = RxDoneParams.Rssi;
 800e6b4:	4bb9      	ldr	r3, [pc, #740]	; (800e99c <ProcessRadioRxDone+0x304>)
 800e6b6:	895b      	ldrh	r3, [r3, #10]
 800e6b8:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
    int8_t snr = RxDoneParams.Snr;
 800e6bc:	4bb7      	ldr	r3, [pc, #732]	; (800e99c <ProcessRadioRxDone+0x304>)
 800e6be:	7b1b      	ldrb	r3, [r3, #12]
 800e6c0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

    uint8_t pktHeaderLen = 0;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e

    uint32_t downLinkCounter = 0;
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	60bb      	str	r3, [r7, #8]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800e6ce:	4bb4      	ldr	r3, [pc, #720]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e6d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800e6d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint8_t multicast = 0;
 800e6d8:	2300      	movs	r3, #0
 800e6da:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800e6de:	2301      	movs	r3, #1
 800e6e0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
    FCntIdentifier_t fCntID;

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800e6e4:	4aaf      	ldr	r2, [pc, #700]	; (800e9a4 <ProcessRadioRxDone+0x30c>)
 800e6e6:	7813      	ldrb	r3, [r2, #0]
 800e6e8:	f36f 0300 	bfc	r3, #0, #1
 800e6ec:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800e6ee:	4bae      	ldr	r3, [pc, #696]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
    MacCtx.RxStatus.Rssi = rssi;
 800e6f6:	4aac      	ldr	r2, [pc, #688]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e6f8:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800e6fc:	f8a2 3490 	strh.w	r3, [r2, #1168]	; 0x490
    MacCtx.RxStatus.Snr = snr;
 800e700:	4aa9      	ldr	r2, [pc, #676]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e702:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e706:	f882 3492 	strb.w	r3, [r2, #1170]	; 0x492
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800e70a:	4ba7      	ldr	r3, [pc, #668]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e70c:	f893 2494 	ldrb.w	r2, [r3, #1172]	; 0x494
 800e710:	4ba5      	ldr	r3, [pc, #660]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e712:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
    MacCtx.McpsIndication.Port = 0;
 800e716:	4ba4      	ldr	r3, [pc, #656]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e718:	2200      	movs	r2, #0
 800e71a:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
    MacCtx.McpsIndication.Multicast = 0;
 800e71e:	4ba2      	ldr	r3, [pc, #648]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e720:	2200      	movs	r2, #0
 800e722:	f883 2426 	strb.w	r2, [r3, #1062]	; 0x426
    MacCtx.McpsIndication.FramePending = 0;
 800e726:	4ba0      	ldr	r3, [pc, #640]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e728:	2200      	movs	r2, #0
 800e72a:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.Buffer = NULL;
 800e72e:	4b9e      	ldr	r3, [pc, #632]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e730:	2200      	movs	r2, #0
 800e732:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
    MacCtx.McpsIndication.BufferSize = 0;
 800e736:	4b9c      	ldr	r3, [pc, #624]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e738:	2200      	movs	r2, #0
 800e73a:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.RxData = false;
 800e73e:	4b9a      	ldr	r3, [pc, #616]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e740:	2200      	movs	r2, #0
 800e742:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
    MacCtx.McpsIndication.AckReceived = false;
 800e746:	4b98      	ldr	r3, [pc, #608]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e748:	2200      	movs	r2, #0
 800e74a:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800e74e:	4b96      	ldr	r3, [pc, #600]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e750:	2200      	movs	r2, #0
 800e752:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e756:	4b94      	ldr	r3, [pc, #592]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e758:	2200      	movs	r2, #0
 800e75a:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.DevAddress = 0;
 800e75e:	4b92      	ldr	r3, [pc, #584]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e760:	2200      	movs	r2, #0
 800e762:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800e766:	4b90      	ldr	r3, [pc, #576]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e768:	2200      	movs	r2, #0
 800e76a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800e76e:	4b8e      	ldr	r3, [pc, #568]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e770:	2200      	movs	r2, #0
 800e772:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800e776:	4b8d      	ldr	r3, [pc, #564]	; (800e9ac <ProcessRadioRxDone+0x314>)
 800e778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e77a:	4798      	blx	r3

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800e77c:	4b8a      	ldr	r3, [pc, #552]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e77e:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800e782:	2b00      	cmp	r3, #0
 800e784:	d102      	bne.n	800e78c <ProcessRadioRxDone+0xf4>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800e786:	488a      	ldr	r0, [pc, #552]	; (800e9b0 <ProcessRadioRxDone+0x318>)
 800e788:	f00e fa32 	bl	801cbf0 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800e78c:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800e790:	4619      	mov	r1, r3
 800e792:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800e796:	f004 fccf 	bl	8013138 <LoRaMacClassBRxBeacon>
 800e79a:	4603      	mov	r3, r0
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d00b      	beq.n	800e7b8 <ProcessRadioRxDone+0x120>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800e7a0:	4a81      	ldr	r2, [pc, #516]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e7a2:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 800e7a6:	f8a2 3482 	strh.w	r3, [r2, #1154]	; 0x482
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800e7aa:	4a7f      	ldr	r2, [pc, #508]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e7ac:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e7b0:	f882 3484 	strb.w	r3, [r2, #1156]	; 0x484
        return;
 800e7b4:	f000 bc22 	b.w	800effc <ProcessRadioRxDone+0x964>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e7b8:	4b79      	ldr	r3, [pc, #484]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e7ba:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d11e      	bne.n	800e800 <ProcessRadioRxDone+0x168>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e7c2:	f004 fccc 	bl	801315e <LoRaMacClassBIsPingExpected>
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d00a      	beq.n	800e7e2 <ProcessRadioRxDone+0x14a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e7cc:	2000      	movs	r0, #0
 800e7ce:	f004 fc7d 	bl	80130cc <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800e7d2:	2000      	movs	r0, #0
 800e7d4:	f004 fc9e 	bl	8013114 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e7d8:	4b73      	ldr	r3, [pc, #460]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e7da:	2204      	movs	r2, #4
 800e7dc:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
 800e7e0:	e00e      	b.n	800e800 <ProcessRadioRxDone+0x168>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e7e2:	f004 fcc3 	bl	801316c <LoRaMacClassBIsMulticastExpected>
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d009      	beq.n	800e800 <ProcessRadioRxDone+0x168>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e7ec:	2000      	movs	r0, #0
 800e7ee:	f004 fc77 	bl	80130e0 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e7f2:	2000      	movs	r0, #0
 800e7f4:	f004 fc97 	bl	8013126 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e7f8:	4b6b      	ldr	r3, [pc, #428]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e7fa:	2205      	movs	r2, #5
 800e7fc:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800e800:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800e804:	1c5a      	adds	r2, r3, #1
 800e806:	f887 207e 	strb.w	r2, [r7, #126]	; 0x7e
 800e80a:	461a      	mov	r2, r3
 800e80c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e810:	4413      	add	r3, r2
 800e812:	781b      	ldrb	r3, [r3, #0]
 800e814:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c

    switch( macHdr.Bits.MType )
 800e818:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800e81c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e820:	b2db      	uxtb	r3, r3
 800e822:	3b01      	subs	r3, #1
 800e824:	2b06      	cmp	r3, #6
 800e826:	f200 83bd 	bhi.w	800efa4 <ProcessRadioRxDone+0x90c>
 800e82a:	a201      	add	r2, pc, #4	; (adr r2, 800e830 <ProcessRadioRxDone+0x198>)
 800e82c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e830:	0800e84d 	.word	0x0800e84d
 800e834:	0800efa5 	.word	0x0800efa5
 800e838:	0800e9e1 	.word	0x0800e9e1
 800e83c:	0800efa5 	.word	0x0800efa5
 800e840:	0800e9d9 	.word	0x0800e9d9
 800e844:	0800efa5 	.word	0x0800efa5
 800e848:	0800ef37 	.word	0x0800ef37
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800e84c:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800e850:	2b10      	cmp	r3, #16
 800e852:	d806      	bhi.n	800e862 <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e854:	4b54      	ldr	r3, [pc, #336]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e856:	2201      	movs	r2, #1
 800e858:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800e85c:	f7ff fef6 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800e860:	e3cc      	b.n	800effc <ProcessRadioRxDone+0x964>
            }
            macMsgJoinAccept.Buffer = payload;
 800e862:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e866:	60fb      	str	r3, [r7, #12]
            macMsgJoinAccept.BufSize = size;
 800e868:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800e86c:	b2db      	uxtb	r3, r3
 800e86e:	743b      	strb	r3, [r7, #16]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800e870:	4b4b      	ldr	r3, [pc, #300]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e872:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 800e876:	2b00      	cmp	r3, #0
 800e878:	d006      	beq.n	800e888 <ProcessRadioRxDone+0x1f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e87a:	4b4b      	ldr	r3, [pc, #300]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e87c:	2201      	movs	r2, #1
 800e87e:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800e882:	f7ff fee3 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800e886:	e3b9      	b.n	800effc <ProcessRadioRxDone+0x964>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800e888:	f7fe f874 	bl	800c974 <SecureElementGetJoinEui>
 800e88c:	4601      	mov	r1, r0
 800e88e:	f107 030c 	add.w	r3, r7, #12
 800e892:	461a      	mov	r2, r3
 800e894:	20ff      	movs	r0, #255	; 0xff
 800e896:	f005 fe1f 	bl	80144d8 <LoRaMacCryptoHandleJoinAccept>
 800e89a:	4603      	mov	r3, r0
 800e89c:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800e8a0:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	f040 8085 	bne.w	800e9b4 <ProcessRadioRxDone+0x31c>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800e8aa:	7d7b      	ldrb	r3, [r7, #21]
 800e8ac:	461a      	mov	r2, r3
 800e8ae:	4b3c      	ldr	r3, [pc, #240]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8b0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800e8b4:	4b3a      	ldr	r3, [pc, #232]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8b6:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800e8ba:	7dbb      	ldrb	r3, [r7, #22]
 800e8bc:	021b      	lsls	r3, r3, #8
 800e8be:	4313      	orrs	r3, r2
 800e8c0:	4a37      	ldr	r2, [pc, #220]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8c2:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800e8c6:	4b36      	ldr	r3, [pc, #216]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8c8:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 800e8cc:	7dfb      	ldrb	r3, [r7, #23]
 800e8ce:	041b      	lsls	r3, r3, #16
 800e8d0:	4313      	orrs	r3, r2
 800e8d2:	4a33      	ldr	r2, [pc, #204]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8d4:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800e8d8:	69bb      	ldr	r3, [r7, #24]
 800e8da:	4a31      	ldr	r2, [pc, #196]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8dc:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800e8e0:	7f3b      	ldrb	r3, [r7, #28]
 800e8e2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800e8e6:	b2db      	uxtb	r3, r3
 800e8e8:	461a      	mov	r2, r3
 800e8ea:	4b2d      	ldr	r3, [pc, #180]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8ec:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e8f0:	7f3b      	ldrb	r3, [r7, #28]
 800e8f2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e8f6:	b2db      	uxtb	r3, r3
 800e8f8:	461a      	mov	r2, r3
 800e8fa:	4b29      	ldr	r3, [pc, #164]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e8fc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e900:	7f3b      	ldrb	r3, [r7, #28]
 800e902:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e906:	b2db      	uxtb	r3, r3
 800e908:	461a      	mov	r2, r3
 800e90a:	4b25      	ldr	r3, [pc, #148]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e90c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800e910:	7f7b      	ldrb	r3, [r7, #29]
 800e912:	461a      	mov	r2, r3
 800e914:	4b22      	ldr	r3, [pc, #136]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e916:	651a      	str	r2, [r3, #80]	; 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800e918:	4b21      	ldr	r3, [pc, #132]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e91a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d102      	bne.n	800e926 <ProcessRadioRxDone+0x28e>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800e920:	4b1f      	ldr	r3, [pc, #124]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e922:	2201      	movs	r2, #1
 800e924:	651a      	str	r2, [r3, #80]	; 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800e926:	4b1e      	ldr	r3, [pc, #120]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e92a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e92e:	fb02 f303 	mul.w	r3, r2, r3
 800e932:	4a1b      	ldr	r2, [pc, #108]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e934:	6513      	str	r3, [r2, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800e936:	4b1a      	ldr	r3, [pc, #104]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e93a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800e93e:	4a18      	ldr	r2, [pc, #96]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e940:	6553      	str	r3, [r2, #84]	; 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800e942:	4b17      	ldr	r3, [pc, #92]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e944:	2200      	movs	r2, #0
 800e946:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800e94a:	f107 030c 	add.w	r3, r7, #12
 800e94e:	3312      	adds	r3, #18
 800e950:	677b      	str	r3, [r7, #116]	; 0x74
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800e952:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800e956:	b2db      	uxtb	r3, r3
 800e958:	3b11      	subs	r3, #17
 800e95a:	b2db      	uxtb	r3, r3
 800e95c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800e960:	4b11      	ldr	r3, [pc, #68]	; (800e9a8 <ProcessRadioRxDone+0x310>)
 800e962:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 800e966:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800e96a:	4b0d      	ldr	r3, [pc, #52]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e96c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e970:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800e974:	4611      	mov	r1, r2
 800e976:	4618      	mov	r0, r3
 800e978:	f006 fba0 	bl	80150bc <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800e97c:	4b08      	ldr	r3, [pc, #32]	; (800e9a0 <ProcessRadioRxDone+0x308>)
 800e97e:	2202      	movs	r2, #2
 800e980:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e984:	2001      	movs	r0, #1
 800e986:	f005 f8cf 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 800e98a:	4603      	mov	r3, r0
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d01b      	beq.n	800e9c8 <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800e990:	2101      	movs	r1, #1
 800e992:	2000      	movs	r0, #0
 800e994:	f005 f83c 	bl	8013a10 <LoRaMacConfirmQueueSetStatus>
 800e998:	e016      	b.n	800e9c8 <ProcessRadioRxDone+0x330>
 800e99a:	bf00      	nop
 800e99c:	2000184c 	.word	0x2000184c
 800e9a0:	20000c9c 	.word	0x20000c9c
 800e9a4:	20001844 	.word	0x20001844
 800e9a8:	2000077c 	.word	0x2000077c
 800e9ac:	0801ed70 	.word	0x0801ed70
 800e9b0:	20000b14 	.word	0x20000b14
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e9b4:	2001      	movs	r0, #1
 800e9b6:	f005 f8b7 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 800e9ba:	4603      	mov	r3, r0
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d003      	beq.n	800e9c8 <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800e9c0:	2101      	movs	r1, #1
 800e9c2:	2007      	movs	r0, #7
 800e9c4:	f005 f824 	bl	8013a10 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800e9c8:	4ab9      	ldr	r2, [pc, #740]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800e9ca:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800e9ce:	f043 0308 	orr.w	r3, r3, #8
 800e9d2:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            break;
 800e9d6:	e2ec      	b.n	800efb2 <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800e9d8:	4bb5      	ldr	r3, [pc, #724]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800e9da:	2201      	movs	r2, #1
 800e9dc:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e9e0:	4bb4      	ldr	r3, [pc, #720]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800e9e2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 800e9e6:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800e9ea:	4bb1      	ldr	r3, [pc, #708]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800e9ec:	f893 3428 	ldrb.w	r3, [r3, #1064]	; 0x428
 800e9f0:	b25b      	sxtb	r3, r3
 800e9f2:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800e9f6:	230d      	movs	r3, #13
 800e9f8:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800e9fc:	4bad      	ldr	r3, [pc, #692]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800e9fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d002      	beq.n	800ea0c <ProcessRadioRxDone+0x374>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ea06:	230e      	movs	r3, #14
 800ea08:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ea0c:	4ba9      	ldr	r3, [pc, #676]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800ea0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ea12:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800ea16:	4611      	mov	r1, r2
 800ea18:	4618      	mov	r0, r3
 800ea1a:	f006 fade 	bl	8014fda <RegionGetPhyParam>
 800ea1e:	4603      	mov	r3, r0
 800ea20:	667b      	str	r3, [r7, #100]	; 0x64
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800ea22:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ea26:	3b0d      	subs	r3, #13
 800ea28:	b29b      	uxth	r3, r3
 800ea2a:	b21b      	sxth	r3, r3
 800ea2c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ea30:	b21a      	sxth	r2, r3
 800ea32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ea34:	b21b      	sxth	r3, r3
 800ea36:	429a      	cmp	r2, r3
 800ea38:	dc03      	bgt.n	800ea42 <ProcessRadioRxDone+0x3aa>
 800ea3a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ea3e:	2b0b      	cmp	r3, #11
 800ea40:	d806      	bhi.n	800ea50 <ProcessRadioRxDone+0x3b8>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea42:	4b9b      	ldr	r3, [pc, #620]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ea44:	2201      	movs	r2, #1
 800ea46:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ea4a:	f7ff fdff 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800ea4e:	e2d5      	b.n	800effc <ProcessRadioRxDone+0x964>
            }
            macMsgData.Buffer = payload;
 800ea50:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ea54:	637b      	str	r3, [r7, #52]	; 0x34
            macMsgData.BufSize = size;
 800ea56:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ea5a:	b2db      	uxtb	r3, r3
 800ea5c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800ea60:	4b95      	ldr	r3, [pc, #596]	; (800ecb8 <ProcessRadioRxDone+0x620>)
 800ea62:	65bb      	str	r3, [r7, #88]	; 0x58
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800ea64:	23ff      	movs	r3, #255	; 0xff
 800ea66:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800ea6a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ea6e:	4618      	mov	r0, r3
 800ea70:	f006 f831 	bl	8014ad6 <LoRaMacParserData>
 800ea74:	4603      	mov	r3, r0
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d006      	beq.n	800ea88 <ProcessRadioRxDone+0x3f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea7a:	4b8d      	ldr	r3, [pc, #564]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ea7c:	2201      	movs	r2, #1
 800ea7e:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ea82:	f7ff fde3 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800ea86:	e2b9      	b.n	800effc <ProcessRadioRxDone+0x964>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ea88:	4b8a      	ldr	r3, [pc, #552]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800ea8a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ea8e:	2b01      	cmp	r3, #1
 800ea90:	d132      	bne.n	800eaf8 <ProcessRadioRxDone+0x460>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800ea92:	f004 fb64 	bl	801315e <LoRaMacClassBIsPingExpected>
 800ea96:	4603      	mov	r3, r0
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d014      	beq.n	800eac6 <ProcessRadioRxDone+0x42e>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ea9c:	2000      	movs	r0, #0
 800ea9e:	f004 fb15 	bl	80130cc <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800eaa2:	2000      	movs	r0, #0
 800eaa4:	f004 fb36 	bl	8013114 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800eaa8:	4b81      	ldr	r3, [pc, #516]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800eaaa:	2204      	movs	r2, #4
 800eaac:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800eab0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800eab2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800eab6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800eaba:	b2db      	uxtb	r3, r3
 800eabc:	4619      	mov	r1, r3
 800eabe:	4610      	mov	r0, r2
 800eac0:	f004 fbd6 	bl	8013270 <LoRaMacClassBSetFPendingBit>
 800eac4:	e018      	b.n	800eaf8 <ProcessRadioRxDone+0x460>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800eac6:	f004 fb51 	bl	801316c <LoRaMacClassBIsMulticastExpected>
 800eaca:	4603      	mov	r3, r0
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d013      	beq.n	800eaf8 <ProcessRadioRxDone+0x460>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ead0:	2000      	movs	r0, #0
 800ead2:	f004 fb05 	bl	80130e0 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800ead6:	2000      	movs	r0, #0
 800ead8:	f004 fb25 	bl	8013126 <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800eadc:	4b74      	ldr	r3, [pc, #464]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800eade:	2205      	movs	r2, #5
 800eae0:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800eae4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800eae6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800eaea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800eaee:	b2db      	uxtb	r3, r3
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	4610      	mov	r0, r2
 800eaf4:	f004 fbbc 	bl	8013270 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800eaf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eafa:	4a6d      	ldr	r2, [pc, #436]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800eafc:	f8c2 3438 	str.w	r3, [r2, #1080]	; 0x438

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800eb00:	1dba      	adds	r2, r7, #6
 800eb02:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800eb06:	4611      	mov	r1, r2
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f002 fd13 	bl	8011534 <DetermineFrameType>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d006      	beq.n	800eb22 <ProcessRadioRxDone+0x48a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800eb14:	4b66      	ldr	r3, [pc, #408]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800eb16:	2201      	movs	r2, #1
 800eb18:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800eb1c:	f7ff fd96 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800eb20:	e26c      	b.n	800effc <ProcessRadioRxDone+0x964>
            }

            //Check if it is a multicast message
            multicast = 0;
 800eb22:	2300      	movs	r3, #0
 800eb24:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
            downLinkCounter = 0;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	60bb      	str	r3, [r7, #8]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
 800eb32:	e049      	b.n	800ebc8 <ProcessRadioRxDone+0x530>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800eb34:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800eb38:	4a5e      	ldr	r2, [pc, #376]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800eb3a:	212c      	movs	r1, #44	; 0x2c
 800eb3c:	fb01 f303 	mul.w	r3, r1, r3
 800eb40:	4413      	add	r3, r2
 800eb42:	33dc      	adds	r3, #220	; 0xdc
 800eb44:	681a      	ldr	r2, [r3, #0]
 800eb46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb48:	429a      	cmp	r2, r3
 800eb4a:	d138      	bne.n	800ebbe <ProcessRadioRxDone+0x526>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800eb4c:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800eb50:	4a58      	ldr	r2, [pc, #352]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800eb52:	212c      	movs	r1, #44	; 0x2c
 800eb54:	fb01 f303 	mul.w	r3, r1, r3
 800eb58:	4413      	add	r3, r2
 800eb5a:	33da      	adds	r3, #218	; 0xda
 800eb5c:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d02d      	beq.n	800ebbe <ProcessRadioRxDone+0x526>
                {
                    multicast = 1;
 800eb62:	2301      	movs	r3, #1
 800eb64:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800eb68:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800eb6c:	4a51      	ldr	r2, [pc, #324]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800eb6e:	212c      	movs	r1, #44	; 0x2c
 800eb70:	fb01 f303 	mul.w	r3, r1, r3
 800eb74:	4413      	add	r3, r2
 800eb76:	33db      	adds	r3, #219	; 0xdb
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800eb7e:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800eb82:	4a4c      	ldr	r2, [pc, #304]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800eb84:	212c      	movs	r1, #44	; 0x2c
 800eb86:	fb01 f303 	mul.w	r3, r1, r3
 800eb8a:	4413      	add	r3, r2
 800eb8c:	33f8      	adds	r3, #248	; 0xf8
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	60bb      	str	r3, [r7, #8]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800eb94:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800eb98:	4a46      	ldr	r2, [pc, #280]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800eb9a:	212c      	movs	r1, #44	; 0x2c
 800eb9c:	fb01 f303 	mul.w	r3, r1, r3
 800eba0:	4413      	add	r3, r2
 800eba2:	33dc      	adds	r3, #220	; 0xdc
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800ebaa:	4b42      	ldr	r3, [pc, #264]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800ebac:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ebb0:	2b02      	cmp	r3, #2
 800ebb2:	d10e      	bne.n	800ebd2 <ProcessRadioRxDone+0x53a>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ebb4:	4b3e      	ldr	r3, [pc, #248]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ebb6:	2203      	movs	r2, #3
 800ebb8:	f883 2493 	strb.w	r2, [r3, #1171]	; 0x493
                    }
                    break;
 800ebbc:	e009      	b.n	800ebd2 <ProcessRadioRxDone+0x53a>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ebbe:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ebc2:	3301      	adds	r3, #1
 800ebc4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89
 800ebc8:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d0b1      	beq.n	800eb34 <ProcessRadioRxDone+0x49c>
 800ebd0:	e000      	b.n	800ebd4 <ProcessRadioRxDone+0x53c>
                    break;
 800ebd2:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ebd4:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800ebd8:	2b01      	cmp	r3, #1
 800ebda:	d117      	bne.n	800ec0c <ProcessRadioRxDone+0x574>
 800ebdc:	79bb      	ldrb	r3, [r7, #6]
 800ebde:	2b03      	cmp	r3, #3
 800ebe0:	d10d      	bne.n	800ebfe <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ebe2:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ebe6:	f003 0320 	and.w	r3, r3, #32
 800ebea:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d106      	bne.n	800ebfe <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800ebf0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ebf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ebf8:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d006      	beq.n	800ec0c <ProcessRadioRxDone+0x574>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ebfe:	4b2c      	ldr	r3, [pc, #176]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ec00:	2201      	movs	r2, #1
 800ec02:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                PrepareRxDoneAbort( );
 800ec06:	f7ff fd21 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800ec0a:	e1f7      	b.n	800effc <ProcessRadioRxDone+0x964>
                PrepareRxDoneAbort( );
                return;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800ec0c:	79b9      	ldrb	r1, [r7, #6]
 800ec0e:	4c29      	ldr	r4, [pc, #164]	; (800ecb4 <ProcessRadioRxDone+0x61c>)
 800ec10:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800ec14:	f897 008a 	ldrb.w	r0, [r7, #138]	; 0x8a
 800ec18:	f107 0308 	add.w	r3, r7, #8
 800ec1c:	9301      	str	r3, [sp, #4]
 800ec1e:	1dfb      	adds	r3, r7, #7
 800ec20:	9300      	str	r3, [sp, #0]
 800ec22:	f8d4 3118 	ldr.w	r3, [r4, #280]	; 0x118
 800ec26:	f000 fee7 	bl	800f9f8 <GetFCntDown>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ec30:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d017      	beq.n	800ec68 <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800ec38:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ec3c:	2b07      	cmp	r3, #7
 800ec3e:	d104      	bne.n	800ec4a <ProcessRadioRxDone+0x5b2>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800ec40:	4b1b      	ldr	r3, [pc, #108]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ec42:	2208      	movs	r2, #8
 800ec44:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
 800ec48:	e003      	b.n	800ec52 <ProcessRadioRxDone+0x5ba>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ec4a:	4b19      	ldr	r3, [pc, #100]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800ec52:	68bb      	ldr	r3, [r7, #8]
 800ec54:	4a16      	ldr	r2, [pc, #88]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ec56:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	4a14      	ldr	r2, [pc, #80]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ec5e:	f8c2 3470 	str.w	r3, [r2, #1136]	; 0x470
                PrepareRxDoneAbort( );
 800ec62:	f7ff fcf3 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800ec66:	e1c9      	b.n	800effc <ProcessRadioRxDone+0x964>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800ec68:	79fa      	ldrb	r2, [r7, #7]
 800ec6a:	68b9      	ldr	r1, [r7, #8]
 800ec6c:	f897 008a 	ldrb.w	r0, [r7, #138]	; 0x8a
 800ec70:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ec74:	9300      	str	r3, [sp, #0]
 800ec76:	460b      	mov	r3, r1
 800ec78:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800ec7c:	f005 fd78 	bl	8014770 <LoRaMacCryptoUnsecureMessage>
 800ec80:	4603      	mov	r3, r0
 800ec82:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ec86:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d016      	beq.n	800ecbc <ProcessRadioRxDone+0x624>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800ec8e:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 800ec92:	2b02      	cmp	r3, #2
 800ec94:	d104      	bne.n	800eca0 <ProcessRadioRxDone+0x608>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800ec96:	4b06      	ldr	r3, [pc, #24]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800ec98:	220a      	movs	r2, #10
 800ec9a:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
 800ec9e:	e003      	b.n	800eca8 <ProcessRadioRxDone+0x610>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800eca0:	4b03      	ldr	r3, [pc, #12]	; (800ecb0 <ProcessRadioRxDone+0x618>)
 800eca2:	220b      	movs	r2, #11
 800eca4:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                }
                PrepareRxDoneAbort( );
 800eca8:	f7ff fcd0 	bl	800e64c <PrepareRxDoneAbort>
                return;
 800ecac:	e1a6      	b.n	800effc <ProcessRadioRxDone+0x964>
 800ecae:	bf00      	nop
 800ecb0:	2000077c 	.word	0x2000077c
 800ecb4:	20000c9c 	.word	0x20000c9c
 800ecb8:	200009b4 	.word	0x200009b4
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ecbc:	4bb5      	ldr	r3, [pc, #724]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            MacCtx.McpsIndication.Multicast = multicast;
 800ecc4:	4ab3      	ldr	r2, [pc, #716]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ecc6:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800ecca:	f882 3426 	strb.w	r3, [r2, #1062]	; 0x426
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800ecce:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ecd2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ecd6:	b2db      	uxtb	r3, r3
 800ecd8:	461a      	mov	r2, r3
 800ecda:	4bae      	ldr	r3, [pc, #696]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ecdc:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
            MacCtx.McpsIndication.Buffer = NULL;
 800ece0:	4bac      	ldr	r3, [pc, #688]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ece2:	2200      	movs	r2, #0
 800ece4:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
            MacCtx.McpsIndication.BufferSize = 0;
 800ece8:	4baa      	ldr	r3, [pc, #680]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ecea:	2200      	movs	r2, #0
 800ecec:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	4aa8      	ldr	r2, [pc, #672]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ecf4:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	4aa6      	ldr	r2, [pc, #664]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ecfc:	f8c2 3470 	str.w	r3, [r2, #1136]	; 0x470
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800ed00:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ed04:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ed08:	b2db      	uxtb	r3, r3
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	bf14      	ite	ne
 800ed0e:	2301      	movne	r3, #1
 800ed10:	2300      	moveq	r3, #0
 800ed12:	b2da      	uxtb	r2, r3
 800ed14:	4b9f      	ldr	r3, [pc, #636]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ed16:	f883 2432 	strb.w	r2, [r3, #1074]	; 0x432

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ed1a:	4b9e      	ldr	r3, [pc, #632]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800ed22:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ed26:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ed2a:	b2db      	uxtb	r3, r3
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	bf14      	ite	ne
 800ed30:	2301      	movne	r3, #1
 800ed32:	2300      	moveq	r3, #0
 800ed34:	b2da      	uxtb	r2, r3
 800ed36:	4b97      	ldr	r3, [pc, #604]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ed38:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ed3c:	4b95      	ldr	r3, [pc, #596]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ed3e:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d004      	beq.n	800ed50 <ProcessRadioRxDone+0x6b8>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800ed46:	4b93      	ldr	r3, [pc, #588]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ed48:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ed4c:	2b01      	cmp	r3, #1
 800ed4e:	d106      	bne.n	800ed5e <ProcessRadioRxDone+0x6c6>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800ed50:	4b91      	ldr	r3, [pc, #580]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800ed52:	2200      	movs	r2, #0
 800ed54:	629a      	str	r2, [r3, #40]	; 0x28
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                Nvm.MacGroup2.DownlinkReceived = true;
 800ed56:	4b90      	ldr	r3, [pc, #576]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800ed58:	2201      	movs	r2, #1
 800ed5a:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800ed5e:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 800ed62:	2b01      	cmp	r3, #1
 800ed64:	d104      	bne.n	800ed70 <ProcessRadioRxDone+0x6d8>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800ed66:	4b8b      	ldr	r3, [pc, #556]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ed68:	2202      	movs	r2, #2
 800ed6a:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
 800ed6e:	e034      	b.n	800edda <ProcessRadioRxDone+0x742>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800ed70:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800ed74:	f023 031f 	bic.w	r3, r3, #31
 800ed78:	b2db      	uxtb	r3, r3
 800ed7a:	2ba0      	cmp	r3, #160	; 0xa0
 800ed7c:	d125      	bne.n	800edca <ProcessRadioRxDone+0x732>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800ed7e:	4b86      	ldr	r3, [pc, #536]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800ed80:	2201      	movs	r2, #1
 800ed82:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800ed86:	4b84      	ldr	r3, [pc, #528]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800ed88:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d102      	bne.n	800ed96 <ProcessRadioRxDone+0x6fe>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800ed90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ed92:	4a81      	ldr	r2, [pc, #516]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800ed94:	6353      	str	r3, [r2, #52]	; 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800ed96:	4b7f      	ldr	r3, [pc, #508]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ed98:	2201      	movs	r2, #1
 800ed9a:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800ed9e:	4b7d      	ldr	r3, [pc, #500]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eda0:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d018      	beq.n	800edda <ProcessRadioRxDone+0x742>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800eda8:	4b7a      	ldr	r3, [pc, #488]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800edaa:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800edae:	2b01      	cmp	r3, #1
 800edb0:	d013      	beq.n	800edda <ProcessRadioRxDone+0x742>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800edb2:	4b79      	ldr	r3, [pc, #484]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800edb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800edb8:	4a76      	ldr	r2, [pc, #472]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800edba:	f8c2 3440 	str.w	r3, [r2, #1088]	; 0x440
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800edbe:	4b77      	ldr	r3, [pc, #476]	; (800ef9c <ProcessRadioRxDone+0x904>)
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	4a74      	ldr	r2, [pc, #464]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800edc4:	f8c2 349c 	str.w	r3, [r2, #1180]	; 0x49c
 800edc8:	e007      	b.n	800edda <ProcessRadioRxDone+0x742>
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800edca:	4b73      	ldr	r3, [pc, #460]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800edcc:	2200      	movs	r2, #0
 800edce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800edd2:	4b70      	ldr	r3, [pc, #448]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800edd4:	2200      	movs	r2, #0
 800edd6:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800edda:	4b6e      	ldr	r3, [pc, #440]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eddc:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800ede0:	4a6c      	ldr	r2, [pc, #432]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ede2:	f892 2444 	ldrb.w	r2, [r2, #1092]	; 0x444
 800ede6:	f897 1040 	ldrb.w	r1, [r7, #64]	; 0x40
 800edea:	4618      	mov	r0, r3
 800edec:	f001 ff88 	bl	8010d00 <RemoveMacCommands>

            switch( fType )
 800edf0:	79bb      	ldrb	r3, [r7, #6]
 800edf2:	2b03      	cmp	r3, #3
 800edf4:	d873      	bhi.n	800eede <ProcessRadioRxDone+0x846>
 800edf6:	a201      	add	r2, pc, #4	; (adr r2, 800edfc <ProcessRadioRxDone+0x764>)
 800edf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edfc:	0800ee0d 	.word	0x0800ee0d
 800ee00:	0800ee5d 	.word	0x0800ee5d
 800ee04:	0800ee93 	.word	0x0800ee93
 800ee08:	0800eeb9 	.word	0x0800eeb9
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800ee0c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ee10:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ee14:	b2db      	uxtb	r3, r3
 800ee16:	461c      	mov	r4, r3
 800ee18:	4b5e      	ldr	r3, [pc, #376]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee1a:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800ee1e:	f997 107f 	ldrsb.w	r1, [r7, #127]	; 0x7f
 800ee22:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800ee26:	f102 0010 	add.w	r0, r2, #16
 800ee2a:	9300      	str	r3, [sp, #0]
 800ee2c:	460b      	mov	r3, r1
 800ee2e:	4622      	mov	r2, r4
 800ee30:	2100      	movs	r1, #0
 800ee32:	f000 ff45 	bl	800fcc0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ee36:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800ee3a:	4b56      	ldr	r3, [pc, #344]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee3c:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ee40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ee42:	4a54      	ldr	r2, [pc, #336]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee44:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ee48:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800ee4c:	4b51      	ldr	r3, [pc, #324]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee4e:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
                    MacCtx.McpsIndication.RxData = true;
 800ee52:	4b50      	ldr	r3, [pc, #320]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee54:	2201      	movs	r2, #1
 800ee56:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
                    break;
 800ee5a:	e047      	b.n	800eeec <ProcessRadioRxDone+0x854>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800ee5c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800ee60:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ee64:	b2db      	uxtb	r3, r3
 800ee66:	461c      	mov	r4, r3
 800ee68:	4b4a      	ldr	r3, [pc, #296]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee6a:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800ee6e:	f997 107f 	ldrsb.w	r1, [r7, #127]	; 0x7f
 800ee72:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800ee76:	f102 0010 	add.w	r0, r2, #16
 800ee7a:	9300      	str	r3, [sp, #0]
 800ee7c:	460b      	mov	r3, r1
 800ee7e:	4622      	mov	r2, r4
 800ee80:	2100      	movs	r1, #0
 800ee82:	f000 ff1d 	bl	800fcc0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ee86:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800ee8a:	4b42      	ldr	r3, [pc, #264]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee8c:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    break;
 800ee90:	e02c      	b.n	800eeec <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800ee92:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ee94:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800ee98:	4b3e      	ldr	r3, [pc, #248]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ee9a:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800ee9e:	f997 107f 	ldrsb.w	r1, [r7, #127]	; 0x7f
 800eea2:	9300      	str	r3, [sp, #0]
 800eea4:	460b      	mov	r3, r1
 800eea6:	2100      	movs	r1, #0
 800eea8:	f000 ff0a 	bl	800fcc0 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800eeac:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800eeb0:	4b38      	ldr	r3, [pc, #224]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eeb2:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    break;
 800eeb6:	e019      	b.n	800eeec <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800eeb8:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800eebc:	4b35      	ldr	r3, [pc, #212]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eebe:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800eec2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800eec4:	4a33      	ldr	r2, [pc, #204]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eec6:	f8c2 342c 	str.w	r3, [r2, #1068]	; 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800eeca:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800eece:	4b31      	ldr	r3, [pc, #196]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eed0:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
                    MacCtx.McpsIndication.RxData = true;
 800eed4:	4b2f      	ldr	r3, [pc, #188]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eed6:	2201      	movs	r2, #1
 800eed8:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
                    break;
 800eedc:	e006      	b.n	800eeec <ProcessRadioRxDone+0x854>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800eede:	4b2d      	ldr	r3, [pc, #180]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800eee0:	2201      	movs	r2, #1
 800eee2:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
                    PrepareRxDoneAbort( );
 800eee6:	f7ff fbb1 	bl	800e64c <PrepareRxDoneAbort>
                    break;
 800eeea:	bf00      	nop
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800eeec:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800eef0:	2be0      	cmp	r3, #224	; 0xe0
 800eef2:	d118      	bne.n	800ef26 <ProcessRadioRxDone+0x88e>
 800eef4:	4b28      	ldr	r3, [pc, #160]	; (800ef98 <ProcessRadioRxDone+0x900>)
 800eef6:	f893 310b 	ldrb.w	r3, [r3, #267]	; 0x10b
 800eefa:	f083 0301 	eor.w	r3, r3, #1
 800eefe:	b2db      	uxtb	r3, r3
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d010      	beq.n	800ef26 <ProcessRadioRxDone+0x88e>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ef04:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800ef08:	4b22      	ldr	r3, [pc, #136]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef0a:	f883 2427 	strb.w	r2, [r3, #1063]	; 0x427
                MacCtx.McpsIndication.Buffer = NULL;
 800ef0e:	4b21      	ldr	r3, [pc, #132]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef10:	2200      	movs	r2, #0
 800ef12:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
                MacCtx.McpsIndication.BufferSize = 0;
 800ef16:	4b1f      	ldr	r3, [pc, #124]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef18:	2200      	movs	r2, #0
 800ef1a:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430
                MacCtx.McpsIndication.RxData = false;
 800ef1e:	4b1d      	ldr	r3, [pc, #116]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef20:	2200      	movs	r2, #0
 800ef22:	f883 2431 	strb.w	r2, [r3, #1073]	; 0x431
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800ef26:	4a1b      	ldr	r2, [pc, #108]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef28:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800ef2c:	f043 0302 	orr.w	r3, r3, #2
 800ef30:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495

            break;
 800ef34:	e03d      	b.n	800efb2 <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800ef36:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800ef3a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800ef3e:	18d1      	adds	r1, r2, r3
 800ef40:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800ef44:	b29b      	uxth	r3, r3
 800ef46:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 800ef4a:	1ad3      	subs	r3, r2, r3
 800ef4c:	b29b      	uxth	r3, r3
 800ef4e:	461a      	mov	r2, r3
 800ef50:	4813      	ldr	r0, [pc, #76]	; (800efa0 <ProcessRadioRxDone+0x908>)
 800ef52:	f009 fe40 	bl	8018bd6 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800ef56:	4b0f      	ldr	r3, [pc, #60]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef58:	2203      	movs	r2, #3
 800ef5a:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ef5e:	4b0d      	ldr	r3, [pc, #52]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef60:	2200      	movs	r2, #0
 800ef62:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800ef66:	4b0b      	ldr	r3, [pc, #44]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef68:	4a0d      	ldr	r2, [pc, #52]	; (800efa0 <ProcessRadioRxDone+0x908>)
 800ef6a:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800ef6e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800ef72:	b2da      	uxtb	r2, r3
 800ef74:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800ef78:	1ad3      	subs	r3, r2, r3
 800ef7a:	b2da      	uxtb	r2, r3
 800ef7c:	4b05      	ldr	r3, [pc, #20]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef7e:	f883 2430 	strb.w	r2, [r3, #1072]	; 0x430

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800ef82:	4a04      	ldr	r2, [pc, #16]	; (800ef94 <ProcessRadioRxDone+0x8fc>)
 800ef84:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800ef88:	f043 0302 	orr.w	r3, r3, #2
 800ef8c:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            break;
 800ef90:	e00f      	b.n	800efb2 <ProcessRadioRxDone+0x91a>
 800ef92:	bf00      	nop
 800ef94:	2000077c 	.word	0x2000077c
 800ef98:	20000c9c 	.word	0x20000c9c
 800ef9c:	2000184c 	.word	0x2000184c
 800efa0:	200009b4 	.word	0x200009b4
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800efa4:	4b17      	ldr	r3, [pc, #92]	; (800f004 <ProcessRadioRxDone+0x96c>)
 800efa6:	2201      	movs	r2, #1
 800efa8:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            PrepareRxDoneAbort( );
 800efac:	f7ff fb4e 	bl	800e64c <PrepareRxDoneAbort>
            break;
 800efb0:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only aplies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800efb2:	4b14      	ldr	r3, [pc, #80]	; (800f004 <ProcessRadioRxDone+0x96c>)
 800efb4:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d004      	beq.n	800efc6 <ProcessRadioRxDone+0x92e>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800efbc:	4b11      	ldr	r3, [pc, #68]	; (800f004 <ProcessRadioRxDone+0x96c>)
 800efbe:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800efc2:	2b01      	cmp	r3, #1
 800efc4:	d10c      	bne.n	800efe0 <ProcessRadioRxDone+0x948>
    {
        if( MacCtx.NodeAckRequested == true )
 800efc6:	4b0f      	ldr	r3, [pc, #60]	; (800f004 <ProcessRadioRxDone+0x96c>)
 800efc8:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d007      	beq.n	800efe0 <ProcessRadioRxDone+0x948>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800efd0:	4b0c      	ldr	r3, [pc, #48]	; (800f004 <ProcessRadioRxDone+0x96c>)
 800efd2:	f893 3448 	ldrb.w	r3, [r3, #1096]	; 0x448
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d002      	beq.n	800efe0 <ProcessRadioRxDone+0x948>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800efda:	2000      	movs	r0, #0
 800efdc:	f000 fce4 	bl	800f9a8 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800efe0:	4b08      	ldr	r3, [pc, #32]	; (800f004 <ProcessRadioRxDone+0x96c>)
 800efe2:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 800efe6:	2b02      	cmp	r3, #2
 800efe8:	d006      	beq.n	800eff8 <ProcessRadioRxDone+0x960>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800efea:	4a06      	ldr	r2, [pc, #24]	; (800f004 <ProcessRadioRxDone+0x96c>)
 800efec:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800eff0:	f043 0320 	orr.w	r3, r3, #32
 800eff4:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800eff8:	f7ff fa82 	bl	800e500 <UpdateRxSlotIdleState>
}
 800effc:	3794      	adds	r7, #148	; 0x94
 800effe:	46bd      	mov	sp, r7
 800f000:	bd90      	pop	{r4, r7, pc}
 800f002:	bf00      	nop
 800f004:	2000077c 	.word	0x2000077c

0800f008 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f00c:	4b11      	ldr	r3, [pc, #68]	; (800f054 <ProcessRadioTxTimeout+0x4c>)
 800f00e:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800f012:	2b02      	cmp	r3, #2
 800f014:	d002      	beq.n	800f01c <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800f016:	4b10      	ldr	r3, [pc, #64]	; (800f058 <ProcessRadioTxTimeout+0x50>)
 800f018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f01a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800f01c:	f7ff fa70 	bl	800e500 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800f020:	4b0e      	ldr	r3, [pc, #56]	; (800f05c <ProcessRadioTxTimeout+0x54>)
 800f022:	2202      	movs	r2, #2
 800f024:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800f028:	2002      	movs	r0, #2
 800f02a:	f004 fd49 	bl	8013ac0 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800f02e:	4b0b      	ldr	r3, [pc, #44]	; (800f05c <ProcessRadioTxTimeout+0x54>)
 800f030:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f034:	2b00      	cmp	r3, #0
 800f036:	d003      	beq.n	800f040 <ProcessRadioTxTimeout+0x38>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        MacCtx.RetransmitTimeoutRetry = true;
 800f038:	4b08      	ldr	r3, [pc, #32]	; (800f05c <ProcessRadioTxTimeout+0x54>)
 800f03a:	2201      	movs	r2, #1
 800f03c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f040:	4a06      	ldr	r2, [pc, #24]	; (800f05c <ProcessRadioTxTimeout+0x54>)
 800f042:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f046:	f043 0320 	orr.w	r3, r3, #32
 800f04a:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
}
 800f04e:	bf00      	nop
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	20000c9c 	.word	0x20000c9c
 800f058:	0801ed70 	.word	0x0801ed70
 800f05c:	2000077c 	.word	0x2000077c

0800f060 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800f060:	b580      	push	{r7, lr}
 800f062:	b084      	sub	sp, #16
 800f064:	af00      	add	r7, sp, #0
 800f066:	4603      	mov	r3, r0
 800f068:	460a      	mov	r2, r1
 800f06a:	71fb      	strb	r3, [r7, #7]
 800f06c:	4613      	mov	r3, r2
 800f06e:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800f070:	2300      	movs	r3, #0
 800f072:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f074:	4b3d      	ldr	r3, [pc, #244]	; (800f16c <HandleRadioRxErrorTimeout+0x10c>)
 800f076:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800f07a:	2b02      	cmp	r3, #2
 800f07c:	d002      	beq.n	800f084 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800f07e:	4b3c      	ldr	r3, [pc, #240]	; (800f170 <HandleRadioRxErrorTimeout+0x110>)
 800f080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f082:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800f084:	f004 f864 	bl	8013150 <LoRaMacClassBIsBeaconExpected>
 800f088:	4603      	mov	r3, r0
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d007      	beq.n	800f09e <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800f08e:	2002      	movs	r0, #2
 800f090:	f004 f812 	bl	80130b8 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800f094:	2000      	movs	r0, #0
 800f096:	f004 f834 	bl	8013102 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800f09a:	2301      	movs	r3, #1
 800f09c:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f09e:	4b33      	ldr	r3, [pc, #204]	; (800f16c <HandleRadioRxErrorTimeout+0x10c>)
 800f0a0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800f0a4:	2b01      	cmp	r3, #1
 800f0a6:	d119      	bne.n	800f0dc <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f0a8:	f004 f859 	bl	801315e <LoRaMacClassBIsPingExpected>
 800f0ac:	4603      	mov	r3, r0
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d007      	beq.n	800f0c2 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f0b2:	2000      	movs	r0, #0
 800f0b4:	f004 f80a 	bl	80130cc <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f0b8:	2000      	movs	r0, #0
 800f0ba:	f004 f82b 	bl	8013114 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800f0be:	2301      	movs	r3, #1
 800f0c0:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f0c2:	f004 f853 	bl	801316c <LoRaMacClassBIsMulticastExpected>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d007      	beq.n	800f0dc <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f0cc:	2000      	movs	r0, #0
 800f0ce:	f004 f807 	bl	80130e0 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f0d2:	2000      	movs	r0, #0
 800f0d4:	f004 f827 	bl	8013126 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800f0d8:	2301      	movs	r3, #1
 800f0da:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800f0dc:	7bfb      	ldrb	r3, [r7, #15]
 800f0de:	f083 0301 	eor.w	r3, r3, #1
 800f0e2:	b2db      	uxtb	r3, r3
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d03b      	beq.n	800f160 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f0e8:	4b22      	ldr	r3, [pc, #136]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f0ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d122      	bne.n	800f138 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800f0f2:	4b20      	ldr	r3, [pc, #128]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f0f4:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d003      	beq.n	800f104 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800f0fc:	4a1d      	ldr	r2, [pc, #116]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f0fe:	79fb      	ldrb	r3, [r7, #7]
 800f100:	f882 3445 	strb.w	r3, [r2, #1093]	; 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800f104:	79fb      	ldrb	r3, [r7, #7]
 800f106:	4618      	mov	r0, r3
 800f108:	f004 fcda 	bl	8013ac0 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800f10c:	4b17      	ldr	r3, [pc, #92]	; (800f16c <HandleRadioRxErrorTimeout+0x10c>)
 800f10e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f110:	4618      	mov	r0, r3
 800f112:	f00d fe99 	bl	801ce48 <UTIL_TIMER_GetElapsedTime>
 800f116:	4602      	mov	r2, r0
 800f118:	4b16      	ldr	r3, [pc, #88]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f11a:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800f11e:	429a      	cmp	r2, r3
 800f120:	d31e      	bcc.n	800f160 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800f122:	4815      	ldr	r0, [pc, #84]	; (800f178 <HandleRadioRxErrorTimeout+0x118>)
 800f124:	f00d fd64 	bl	801cbf0 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800f128:	4a12      	ldr	r2, [pc, #72]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f12a:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f12e:	f043 0320 	orr.w	r3, r3, #32
 800f132:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 800f136:	e013      	b.n	800f160 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800f138:	4b0e      	ldr	r3, [pc, #56]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f13a:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d003      	beq.n	800f14a <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800f142:	4a0c      	ldr	r2, [pc, #48]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f144:	79bb      	ldrb	r3, [r7, #6]
 800f146:	f882 3445 	strb.w	r3, [r2, #1093]	; 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800f14a:	79bb      	ldrb	r3, [r7, #6]
 800f14c:	4618      	mov	r0, r3
 800f14e:	f004 fcb7 	bl	8013ac0 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800f152:	4a08      	ldr	r2, [pc, #32]	; (800f174 <HandleRadioRxErrorTimeout+0x114>)
 800f154:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f158:	f043 0320 	orr.w	r3, r3, #32
 800f15c:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800f160:	f7ff f9ce 	bl	800e500 <UpdateRxSlotIdleState>
}
 800f164:	bf00      	nop
 800f166:	3710      	adds	r7, #16
 800f168:	46bd      	mov	sp, r7
 800f16a:	bd80      	pop	{r7, pc}
 800f16c:	20000c9c 	.word	0x20000c9c
 800f170:	0801ed70 	.word	0x0801ed70
 800f174:	2000077c 	.word	0x2000077c
 800f178:	20000b14 	.word	0x20000b14

0800f17c <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800f180:	2106      	movs	r1, #6
 800f182:	2005      	movs	r0, #5
 800f184:	f7ff ff6c 	bl	800f060 <HandleRadioRxErrorTimeout>
}
 800f188:	bf00      	nop
 800f18a:	bd80      	pop	{r7, pc}

0800f18c <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800f18c:	b580      	push	{r7, lr}
 800f18e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800f190:	2104      	movs	r1, #4
 800f192:	2003      	movs	r0, #3
 800f194:	f7ff ff64 	bl	800f060 <HandleRadioRxErrorTimeout>
}
 800f198:	bf00      	nop
 800f19a:	bd80      	pop	{r7, pc}

0800f19c <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b084      	sub	sp, #16
 800f1a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f1a2:	f3ef 8310 	mrs	r3, PRIMASK
 800f1a6:	607b      	str	r3, [r7, #4]
  return(result);
 800f1a8:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800f1aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800f1ac:	b672      	cpsid	i
}
 800f1ae:	bf00      	nop
    events = LoRaMacRadioEvents;
 800f1b0:	4b1d      	ldr	r3, [pc, #116]	; (800f228 <LoRaMacHandleIrqEvents+0x8c>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800f1b6:	4b1c      	ldr	r3, [pc, #112]	; (800f228 <LoRaMacHandleIrqEvents+0x8c>)
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	601a      	str	r2, [r3, #0]
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f1c0:	68bb      	ldr	r3, [r7, #8]
 800f1c2:	f383 8810 	msr	PRIMASK, r3
}
 800f1c6:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800f1c8:	683b      	ldr	r3, [r7, #0]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d027      	beq.n	800f21e <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800f1ce:	783b      	ldrb	r3, [r7, #0]
 800f1d0:	f003 0320 	and.w	r3, r3, #32
 800f1d4:	b2db      	uxtb	r3, r3
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d001      	beq.n	800f1de <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800f1da:	f7ff f9a9 	bl	800e530 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800f1de:	783b      	ldrb	r3, [r7, #0]
 800f1e0:	f003 0310 	and.w	r3, r3, #16
 800f1e4:	b2db      	uxtb	r3, r3
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d001      	beq.n	800f1ee <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800f1ea:	f7ff fa55 	bl	800e698 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800f1ee:	783b      	ldrb	r3, [r7, #0]
 800f1f0:	f003 0308 	and.w	r3, r3, #8
 800f1f4:	b2db      	uxtb	r3, r3
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d001      	beq.n	800f1fe <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800f1fa:	f7ff ff05 	bl	800f008 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800f1fe:	783b      	ldrb	r3, [r7, #0]
 800f200:	f003 0304 	and.w	r3, r3, #4
 800f204:	b2db      	uxtb	r3, r3
 800f206:	2b00      	cmp	r3, #0
 800f208:	d001      	beq.n	800f20e <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800f20a:	f7ff ffb7 	bl	800f17c <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800f20e:	783b      	ldrb	r3, [r7, #0]
 800f210:	f003 0302 	and.w	r3, r3, #2
 800f214:	b2db      	uxtb	r3, r3
 800f216:	2b00      	cmp	r3, #0
 800f218:	d001      	beq.n	800f21e <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800f21a:	f7ff ffb7 	bl	800f18c <ProcessRadioRxTimeout>
        }
    }
}
 800f21e:	bf00      	nop
 800f220:	3710      	adds	r7, #16
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	20001844 	.word	0x20001844

0800f22c <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800f22c:	b480      	push	{r7}
 800f22e:	af00      	add	r7, sp, #0
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800f230:	4b0c      	ldr	r3, [pc, #48]	; (800f264 <LoRaMacIsBusy+0x38>)
 800f232:	781b      	ldrb	r3, [r3, #0]
 800f234:	f003 0301 	and.w	r3, r3, #1
 800f238:	b2db      	uxtb	r3, r3
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d001      	beq.n	800f242 <LoRaMacIsBusy+0x16>
    {
        return true;
 800f23e:	2301      	movs	r3, #1
 800f240:	e00c      	b.n	800f25c <LoRaMacIsBusy+0x30>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f242:	4b09      	ldr	r3, [pc, #36]	; (800f268 <LoRaMacIsBusy+0x3c>)
 800f244:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d106      	bne.n	800f25a <LoRaMacIsBusy+0x2e>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f24c:	4b06      	ldr	r3, [pc, #24]	; (800f268 <LoRaMacIsBusy+0x3c>)
 800f24e:	f893 3496 	ldrb.w	r3, [r3, #1174]	; 0x496
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f252:	2b01      	cmp	r3, #1
 800f254:	d101      	bne.n	800f25a <LoRaMacIsBusy+0x2e>
    {
        return false;
 800f256:	2300      	movs	r3, #0
 800f258:	e000      	b.n	800f25c <LoRaMacIsBusy+0x30>
    }
    return true;
 800f25a:	2301      	movs	r3, #1
}
 800f25c:	4618      	mov	r0, r3
 800f25e:	46bd      	mov	sp, r7
 800f260:	bc80      	pop	{r7}
 800f262:	4770      	bx	lr
 800f264:	20001844 	.word	0x20001844
 800f268:	2000077c 	.word	0x2000077c

0800f26c <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800f26c:	b480      	push	{r7}
 800f26e:	b083      	sub	sp, #12
 800f270:	af00      	add	r7, sp, #0
 800f272:	4603      	mov	r3, r0
 800f274:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800f276:	4a04      	ldr	r2, [pc, #16]	; (800f288 <LoRaMacEnableRequests+0x1c>)
 800f278:	79fb      	ldrb	r3, [r7, #7]
 800f27a:	f882 3496 	strb.w	r3, [r2, #1174]	; 0x496
}
 800f27e:	bf00      	nop
 800f280:	370c      	adds	r7, #12
 800f282:	46bd      	mov	sp, r7
 800f284:	bc80      	pop	{r7}
 800f286:	4770      	bx	lr
 800f288:	2000077c 	.word	0x2000077c

0800f28c <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b082      	sub	sp, #8
 800f290:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800f292:	4b2c      	ldr	r3, [pc, #176]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f294:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f298:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800f29a:	4b2a      	ldr	r3, [pc, #168]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f29c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d14a      	bne.n	800f33a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f2a4:	4b27      	ldr	r3, [pc, #156]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f2a6:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f2aa:	f003 0301 	and.w	r3, r3, #1
 800f2ae:	b2db      	uxtb	r3, r3
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d006      	beq.n	800f2c2 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800f2b4:	4a23      	ldr	r2, [pc, #140]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f2b6:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f2ba:	f36f 0300 	bfc	r3, #0, #1
 800f2be:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f2c2:	4b20      	ldr	r3, [pc, #128]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f2c4:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f2c8:	f003 0304 	and.w	r3, r3, #4
 800f2cc:	b2db      	uxtb	r3, r3
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d006      	beq.n	800f2e0 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800f2d2:	4a1c      	ldr	r2, [pc, #112]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f2d4:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f2d8:	f36f 0382 	bfc	r3, #2, #1
 800f2dc:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f2e0:	2001      	movs	r0, #1
 800f2e2:	f7ff ffc3 	bl	800f26c <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800f2e6:	793b      	ldrb	r3, [r7, #4]
 800f2e8:	f003 0301 	and.w	r3, r3, #1
 800f2ec:	b2db      	uxtb	r3, r3
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d005      	beq.n	800f2fe <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800f2f2:	4b14      	ldr	r3, [pc, #80]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f2f4:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	4813      	ldr	r0, [pc, #76]	; (800f348 <LoRaMacHandleRequestEvents+0xbc>)
 800f2fc:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800f2fe:	793b      	ldrb	r3, [r7, #4]
 800f300:	f003 0304 	and.w	r3, r3, #4
 800f304:	b2db      	uxtb	r3, r3
 800f306:	2b00      	cmp	r3, #0
 800f308:	d00e      	beq.n	800f328 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800f30a:	4810      	ldr	r0, [pc, #64]	; (800f34c <LoRaMacHandleRequestEvents+0xc0>)
 800f30c:	f004 fc26 	bl	8013b5c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800f310:	f004 fc70 	bl	8013bf4 <LoRaMacConfirmQueueGetCnt>
 800f314:	4603      	mov	r3, r0
 800f316:	2b00      	cmp	r3, #0
 800f318:	d006      	beq.n	800f328 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800f31a:	4a0a      	ldr	r2, [pc, #40]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f31c:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f320:	f043 0304 	orr.w	r3, r3, #4
 800f324:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800f328:	f003 ff3e 	bl	80131a8 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800f32c:	4a05      	ldr	r2, [pc, #20]	; (800f344 <LoRaMacHandleRequestEvents+0xb8>)
 800f32e:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f332:	f36f 1345 	bfc	r3, #5, #1
 800f336:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
}
 800f33a:	bf00      	nop
 800f33c:	3708      	adds	r7, #8
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}
 800f342:	bf00      	nop
 800f344:	2000077c 	.word	0x2000077c
 800f348:	20000bc0 	.word	0x20000bc0
 800f34c:	20000bd4 	.word	0x20000bd4

0800f350 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800f356:	4b07      	ldr	r3, [pc, #28]	; (800f374 <LoRaMacHandleScheduleUplinkEvent+0x24>)
 800f358:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d105      	bne.n	800f36c <LoRaMacHandleScheduleUplinkEvent+0x1c>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800f360:	2300      	movs	r3, #0
 800f362:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800f364:	1dfb      	adds	r3, r7, #7
 800f366:	4618      	mov	r0, r3
 800f368:	f004 f9de 	bl	8013728 <LoRaMacCommandsStickyCmdsPending>
        {// Setup MLME indication
            /* ST_WORKAROUND: remove unnecessary mlme operation to prevent uplinks burst */
            //SetMlmeScheduleUplinkIndication( );
        }
    }
}
 800f36c:	bf00      	nop
 800f36e:	3708      	adds	r7, #8
 800f370:	46bd      	mov	sp, r7
 800f372:	bd80      	pop	{r7, pc}
 800f374:	2000077c 	.word	0x2000077c

0800f378 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800f37c:	4b16      	ldr	r3, [pc, #88]	; (800f3d8 <LoRaMacHandleIndicationEvents+0x60>)
 800f37e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f382:	f003 0308 	and.w	r3, r3, #8
 800f386:	b2db      	uxtb	r3, r3
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d00d      	beq.n	800f3a8 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800f38c:	4a12      	ldr	r2, [pc, #72]	; (800f3d8 <LoRaMacHandleIndicationEvents+0x60>)
 800f38e:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f392:	f36f 03c3 	bfc	r3, #3, #1
 800f396:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800f39a:	4b0f      	ldr	r3, [pc, #60]	; (800f3d8 <LoRaMacHandleIndicationEvents+0x60>)
 800f39c:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f3a0:	68db      	ldr	r3, [r3, #12]
 800f3a2:	490e      	ldr	r1, [pc, #56]	; (800f3dc <LoRaMacHandleIndicationEvents+0x64>)
 800f3a4:	480e      	ldr	r0, [pc, #56]	; (800f3e0 <LoRaMacHandleIndicationEvents+0x68>)
 800f3a6:	4798      	blx	r3
    }
    */
    /*ST_WORKAROUND_END */

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f3a8:	4b0b      	ldr	r3, [pc, #44]	; (800f3d8 <LoRaMacHandleIndicationEvents+0x60>)
 800f3aa:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f3ae:	f003 0302 	and.w	r3, r3, #2
 800f3b2:	b2db      	uxtb	r3, r3
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d00d      	beq.n	800f3d4 <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800f3b8:	4a07      	ldr	r2, [pc, #28]	; (800f3d8 <LoRaMacHandleIndicationEvents+0x60>)
 800f3ba:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f3be:	f36f 0341 	bfc	r3, #1, #1
 800f3c2:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800f3c6:	4b04      	ldr	r3, [pc, #16]	; (800f3d8 <LoRaMacHandleIndicationEvents+0x60>)
 800f3c8:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800f3cc:	685b      	ldr	r3, [r3, #4]
 800f3ce:	4903      	ldr	r1, [pc, #12]	; (800f3dc <LoRaMacHandleIndicationEvents+0x64>)
 800f3d0:	4804      	ldr	r0, [pc, #16]	; (800f3e4 <LoRaMacHandleIndicationEvents+0x6c>)
 800f3d2:	4798      	blx	r3
    }
}
 800f3d4:	bf00      	nop
 800f3d6:	bd80      	pop	{r7, pc}
 800f3d8:	2000077c 	.word	0x2000077c
 800f3dc:	20000c0c 	.word	0x20000c0c
 800f3e0:	20000be8 	.word	0x20000be8
 800f3e4:	20000ba0 	.word	0x20000ba0

0800f3e8 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	b082      	sub	sp, #8
 800f3ec:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f3ee:	4b2a      	ldr	r3, [pc, #168]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f3f0:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f3f4:	f003 0301 	and.w	r3, r3, #1
 800f3f8:	b2db      	uxtb	r3, r3
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d048      	beq.n	800f490 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800f3fe:	2300      	movs	r3, #0
 800f400:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800f402:	2300      	movs	r3, #0
 800f404:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f406:	4b24      	ldr	r3, [pc, #144]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f408:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d004      	beq.n	800f41a <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800f410:	4b21      	ldr	r3, [pc, #132]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f412:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f416:	2b03      	cmp	r3, #3
 800f418:	d104      	bne.n	800f424 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800f41a:	f002 f8ed 	bl	80115f8 <CheckRetransUnconfirmedUplink>
 800f41e:	4603      	mov	r3, r0
 800f420:	71fb      	strb	r3, [r7, #7]
 800f422:	e010      	b.n	800f446 <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800f424:	4b1c      	ldr	r3, [pc, #112]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f426:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 800f42a:	2b01      	cmp	r3, #1
 800f42c:	d10b      	bne.n	800f446 <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.RetransmitTimeoutRetry == true )
 800f42e:	4b1a      	ldr	r3, [pc, #104]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f430:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 800f434:	2b00      	cmp	r3, #0
 800f436:	d004      	beq.n	800f442 <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800f438:	f002 f90a 	bl	8011650 <CheckRetransConfirmedUplink>
 800f43c:	4603      	mov	r3, r0
 800f43e:	71fb      	strb	r3, [r7, #7]
 800f440:	e001      	b.n	800f446 <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 800f442:	2301      	movs	r3, #1
 800f444:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800f446:	79fb      	ldrb	r3, [r7, #7]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d00d      	beq.n	800f468 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800f44c:	4813      	ldr	r0, [pc, #76]	; (800f49c <LoRaMacHandleMcpsRequest+0xb4>)
 800f44e:	f00d fbcf 	bl	801cbf0 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f452:	4b11      	ldr	r3, [pc, #68]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f454:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f458:	f023 0320 	bic.w	r3, r3, #32
 800f45c:	4a0e      	ldr	r2, [pc, #56]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f45e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800f462:	f002 f92f 	bl	80116c4 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800f466:	e013      	b.n	800f490 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 800f468:	79bb      	ldrb	r3, [r7, #6]
 800f46a:	f083 0301 	eor.w	r3, r3, #1
 800f46e:	b2db      	uxtb	r3, r3
 800f470:	2b00      	cmp	r3, #0
 800f472:	d00d      	beq.n	800f490 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800f474:	4a08      	ldr	r2, [pc, #32]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f476:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f47a:	f36f 1345 	bfc	r3, #5, #1
 800f47e:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
            MacCtx.RetransmitTimeoutRetry = false;
 800f482:	4b05      	ldr	r3, [pc, #20]	; (800f498 <LoRaMacHandleMcpsRequest+0xb0>)
 800f484:	2200      	movs	r2, #0
 800f486:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            OnTxDelayedTimerEvent( NULL );
 800f48a:	2000      	movs	r0, #0
 800f48c:	f000 f9c8 	bl	800f820 <OnTxDelayedTimerEvent>
}
 800f490:	bf00      	nop
 800f492:	3708      	adds	r7, #8
 800f494:	46bd      	mov	sp, r7
 800f496:	bd80      	pop	{r7, pc}
 800f498:	2000077c 	.word	0x2000077c
 800f49c:	20000ae4 	.word	0x20000ae4

0800f4a0 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f4a4:	4b18      	ldr	r3, [pc, #96]	; (800f508 <LoRaMacHandleMlmeRequest+0x68>)
 800f4a6:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f4aa:	f003 0304 	and.w	r3, r3, #4
 800f4ae:	b2db      	uxtb	r3, r3
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d026      	beq.n	800f502 <LoRaMacHandleMlmeRequest+0x62>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f4b4:	2001      	movs	r0, #1
 800f4b6:	f004 fb37 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d012      	beq.n	800f4e6 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800f4c0:	2001      	movs	r0, #1
 800f4c2:	f004 fad3 	bl	8013a6c <LoRaMacConfirmQueueGetStatus>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d103      	bne.n	800f4d4 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800f4cc:	4b0e      	ldr	r3, [pc, #56]	; (800f508 <LoRaMacHandleMlmeRequest+0x68>)
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f4d4:	4b0c      	ldr	r3, [pc, #48]	; (800f508 <LoRaMacHandleMlmeRequest+0x68>)
 800f4d6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f4da:	f023 0302 	bic.w	r3, r3, #2
 800f4de:	4a0a      	ldr	r2, [pc, #40]	; (800f508 <LoRaMacHandleMlmeRequest+0x68>)
 800f4e0:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800f4e4:	e00d      	b.n	800f502 <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800f4e6:	2005      	movs	r0, #5
 800f4e8:	f004 fb1e 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d007      	beq.n	800f502 <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f4f2:	4b05      	ldr	r3, [pc, #20]	; (800f508 <LoRaMacHandleMlmeRequest+0x68>)
 800f4f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f4f8:	f023 0302 	bic.w	r3, r3, #2
 800f4fc:	4a02      	ldr	r2, [pc, #8]	; (800f508 <LoRaMacHandleMlmeRequest+0x68>)
 800f4fe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800f502:	bf00      	nop
 800f504:	bd80      	pop	{r7, pc}
 800f506:	bf00      	nop
 800f508:	2000077c 	.word	0x2000077c

0800f50c <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f510:	200b      	movs	r0, #11
 800f512:	f004 fb09 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 800f516:	4603      	mov	r3, r0
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d019      	beq.n	800f550 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800f51c:	4b0e      	ldr	r3, [pc, #56]	; (800f558 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f51e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f522:	f003 0301 	and.w	r3, r3, #1
 800f526:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d111      	bne.n	800f550 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f52c:	4b0a      	ldr	r3, [pc, #40]	; (800f558 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f52e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f532:	f003 0304 	and.w	r3, r3, #4
 800f536:	b2db      	uxtb	r3, r3
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d009      	beq.n	800f550 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f53c:	4b06      	ldr	r3, [pc, #24]	; (800f558 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f53e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f542:	f023 0302 	bic.w	r3, r3, #2
 800f546:	4a04      	ldr	r2, [pc, #16]	; (800f558 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f548:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800f54c:	2301      	movs	r3, #1
 800f54e:	e000      	b.n	800f552 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800f550:	2300      	movs	r3, #0
}
 800f552:	4618      	mov	r0, r3
 800f554:	bd80      	pop	{r7, pc}
 800f556:	bf00      	nop
 800f558:	2000077c 	.word	0x2000077c

0800f55c <CheckForMinimumAbpDatarate>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 800f55c:	b480      	push	{r7}
 800f55e:	b083      	sub	sp, #12
 800f560:	af00      	add	r7, sp, #0
 800f562:	4603      	mov	r3, r0
 800f564:	71fb      	strb	r3, [r7, #7]
 800f566:	460b      	mov	r3, r1
 800f568:	71bb      	strb	r3, [r7, #6]
 800f56a:	4613      	mov	r3, r2
 800f56c:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 800f56e:	79fb      	ldrb	r3, [r7, #7]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d00a      	beq.n	800f58a <CheckForMinimumAbpDatarate+0x2e>
 800f574:	79bb      	ldrb	r3, [r7, #6]
 800f576:	2b01      	cmp	r3, #1
 800f578:	d107      	bne.n	800f58a <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 800f57a:	797b      	ldrb	r3, [r7, #5]
 800f57c:	f083 0301 	eor.w	r3, r3, #1
 800f580:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800f582:	2b00      	cmp	r3, #0
 800f584:	d001      	beq.n	800f58a <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 800f586:	2301      	movs	r3, #1
 800f588:	e000      	b.n	800f58c <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 800f58a:	2300      	movs	r3, #0
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	370c      	adds	r7, #12
 800f590:	46bd      	mov	sp, r7
 800f592:	bc80      	pop	{r7}
 800f594:	4770      	bx	lr
	...

0800f598 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800f598:	b480      	push	{r7}
 800f59a:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800f59c:	4b0d      	ldr	r3, [pc, #52]	; (800f5d4 <LoRaMacCheckForRxAbort+0x3c>)
 800f59e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f5a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d00f      	beq.n	800f5ca <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800f5aa:	4b0a      	ldr	r3, [pc, #40]	; (800f5d4 <LoRaMacCheckForRxAbort+0x3c>)
 800f5ac:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f5b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f5b4:	4a07      	ldr	r2, [pc, #28]	; (800f5d4 <LoRaMacCheckForRxAbort+0x3c>)
 800f5b6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f5ba:	4b06      	ldr	r3, [pc, #24]	; (800f5d4 <LoRaMacCheckForRxAbort+0x3c>)
 800f5bc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f5c0:	f023 0302 	bic.w	r3, r3, #2
 800f5c4:	4a03      	ldr	r2, [pc, #12]	; (800f5d4 <LoRaMacCheckForRxAbort+0x3c>)
 800f5c6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800f5ca:	bf00      	nop
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	bc80      	pop	{r7}
 800f5d0:	4770      	bx	lr
 800f5d2:	bf00      	nop
 800f5d4:	2000077c 	.word	0x2000077c

0800f5d8 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b084      	sub	sp, #16
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800f5e8:	4b50      	ldr	r3, [pc, #320]	; (800f72c <LoRaMacHandleNvm+0x154>)
 800f5ea:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	f040 8098 	bne.w	800f724 <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2124      	movs	r1, #36	; 0x24
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f009 fb41 	bl	8018c80 <Crc32>
 800f5fe:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f604:	68ba      	ldr	r2, [r7, #8]
 800f606:	429a      	cmp	r2, r3
 800f608:	d006      	beq.n	800f618 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	68ba      	ldr	r2, [r7, #8]
 800f60e:	625a      	str	r2, [r3, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800f610:	89fb      	ldrh	r3, [r7, #14]
 800f612:	f043 0301 	orr.w	r3, r3, #1
 800f616:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	3328      	adds	r3, #40	; 0x28
 800f61c:	2114      	movs	r1, #20
 800f61e:	4618      	mov	r0, r3
 800f620:	f009 fb2e 	bl	8018c80 <Crc32>
 800f624:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f62a:	68ba      	ldr	r2, [r7, #8]
 800f62c:	429a      	cmp	r2, r3
 800f62e:	d006      	beq.n	800f63e <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	68ba      	ldr	r2, [r7, #8]
 800f634:	63da      	str	r2, [r3, #60]	; 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800f636:	89fb      	ldrh	r3, [r7, #14]
 800f638:	f043 0302 	orr.w	r3, r3, #2
 800f63c:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	3340      	adds	r3, #64	; 0x40
 800f642:	21e0      	movs	r1, #224	; 0xe0
 800f644:	4618      	mov	r0, r3
 800f646:	f009 fb1b 	bl	8018c80 <Crc32>
 800f64a:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800f652:	68ba      	ldr	r2, [r7, #8]
 800f654:	429a      	cmp	r2, r3
 800f656:	d007      	beq.n	800f668 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	68ba      	ldr	r2, [r7, #8]
 800f65c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800f660:	89fb      	ldrh	r3, [r7, #14]
 800f662:	f043 0304 	orr.w	r3, r3, #4
 800f666:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800f66e:	21bc      	movs	r1, #188	; 0xbc
 800f670:	4618      	mov	r0, r3
 800f672:	f009 fb05 	bl	8018c80 <Crc32>
 800f676:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800f67e:	68ba      	ldr	r2, [r7, #8]
 800f680:	429a      	cmp	r2, r3
 800f682:	d007      	beq.n	800f694 <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	68ba      	ldr	r2, [r7, #8]
 800f688:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800f68c:	89fb      	ldrh	r3, [r7, #14]
 800f68e:	f043 0308 	orr.w	r3, r3, #8
 800f692:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f69a:	2110      	movs	r1, #16
 800f69c:	4618      	mov	r0, r3
 800f69e:	f009 faef 	bl	8018c80 <Crc32>
 800f6a2:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800f6aa:	68ba      	ldr	r2, [r7, #8]
 800f6ac:	429a      	cmp	r2, r3
 800f6ae:	d007      	beq.n	800f6c0 <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	68ba      	ldr	r2, [r7, #8]
 800f6b4:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800f6b8:	89fb      	ldrh	r3, [r7, #14]
 800f6ba:	f043 0310 	orr.w	r3, r3, #16
 800f6be:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800f6c6:	f44f 715e 	mov.w	r1, #888	; 0x378
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	f009 fad8 	bl	8018c80 <Crc32>
 800f6d0:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	f8d3 3570 	ldr.w	r3, [r3, #1392]	; 0x570
 800f6d8:	68ba      	ldr	r2, [r7, #8]
 800f6da:	429a      	cmp	r2, r3
 800f6dc:	d007      	beq.n	800f6ee <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	68ba      	ldr	r2, [r7, #8]
 800f6e2:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800f6e6:	89fb      	ldrh	r3, [r7, #14]
 800f6e8:	f043 0320 	orr.w	r3, r3, #32
 800f6ec:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	f203 5374 	addw	r3, r3, #1396	; 0x574
 800f6f4:	2114      	movs	r1, #20
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	f009 fac2 	bl	8018c80 <Crc32>
 800f6fc:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	f8d3 3588 	ldr.w	r3, [r3, #1416]	; 0x588
 800f704:	68ba      	ldr	r2, [r7, #8]
 800f706:	429a      	cmp	r2, r3
 800f708:	d007      	beq.n	800f71a <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	68ba      	ldr	r2, [r7, #8]
 800f70e:	f8c3 2588 	str.w	r2, [r3, #1416]	; 0x588
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800f712:	89fb      	ldrh	r3, [r7, #14]
 800f714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f718:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800f71a:	89fb      	ldrh	r3, [r7, #14]
 800f71c:	4618      	mov	r0, r3
 800f71e:	f002 f80d 	bl	801173c <CallNvmDataChangeCallback>
 800f722:	e000      	b.n	800f726 <LoRaMacHandleNvm+0x14e>
        return;
 800f724:	bf00      	nop
}
 800f726:	3710      	adds	r7, #16
 800f728:	46bd      	mov	sp, r7
 800f72a:	bd80      	pop	{r7, pc}
 800f72c:	2000077c 	.word	0x2000077c

0800f730 <LoRaMacHandleResponseTimeout>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b084      	sub	sp, #16
 800f734:	af00      	add	r7, sp, #0
 800f736:	6078      	str	r0, [r7, #4]
 800f738:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d00d      	beq.n	800f75c <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800f740:	6838      	ldr	r0, [r7, #0]
 800f742:	f00d fb81 	bl	801ce48 <UTIL_TIMER_GetElapsedTime>
 800f746:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 800f748:	68fa      	ldr	r2, [r7, #12]
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	429a      	cmp	r2, r3
 800f74e:	d905      	bls.n	800f75c <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 800f750:	4b05      	ldr	r3, [pc, #20]	; (800f768 <LoRaMacHandleResponseTimeout+0x38>)
 800f752:	2200      	movs	r2, #0
 800f754:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
            return true;
 800f758:	2301      	movs	r3, #1
 800f75a:	e000      	b.n	800f75e <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 800f75c:	2300      	movs	r3, #0
}
 800f75e:	4618      	mov	r0, r3
 800f760:	3710      	adds	r7, #16
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}
 800f766:	bf00      	nop
 800f768:	20000c9c 	.word	0x20000c9c

0800f76c <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 800f76c:	b580      	push	{r7, lr}
 800f76e:	b082      	sub	sp, #8
 800f770:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800f772:	2300      	movs	r3, #0
 800f774:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f776:	f7ff fd11 	bl	800f19c <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f77a:	f003 fd84 	bl	8013286 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f77e:	4b26      	ldr	r3, [pc, #152]	; (800f818 <LoRaMacProcess+0xac>)
 800f780:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f784:	f003 0320 	and.w	r3, r3, #32
 800f788:	b2db      	uxtb	r3, r3
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d025      	beq.n	800f7da <LoRaMacProcess+0x6e>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f78e:	2000      	movs	r0, #0
 800f790:	f7ff fd6c 	bl	800f26c <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f794:	f7ff ff00 	bl	800f598 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f798:	f001 ffee 	bl	8011778 <IsRequestPending>
 800f79c:	4603      	mov	r3, r0
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d006      	beq.n	800f7b0 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f7a2:	f7ff feb3 	bl	800f50c <LoRaMacCheckForBeaconAcquisition>
 800f7a6:	4603      	mov	r3, r0
 800f7a8:	461a      	mov	r2, r3
 800f7aa:	79fb      	ldrb	r3, [r7, #7]
 800f7ac:	4313      	orrs	r3, r2
 800f7ae:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f7b0:	79fb      	ldrb	r3, [r7, #7]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d103      	bne.n	800f7be <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f7b6:	f7ff fe73 	bl	800f4a0 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f7ba:	f7ff fe15 	bl	800f3e8 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f7be:	f7ff fd65 	bl	800f28c <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800f7c2:	f7ff fdc5 	bl	800f350 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f7c6:	2001      	movs	r0, #1
 800f7c8:	f7ff fd50 	bl	800f26c <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800f7cc:	4a12      	ldr	r2, [pc, #72]	; (800f818 <LoRaMacProcess+0xac>)
 800f7ce:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f7d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f7d6:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
    LoRaMacHandleIndicationEvents( );
 800f7da:	f7ff fdcd 	bl	800f378 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f7de:	4b0e      	ldr	r3, [pc, #56]	; (800f818 <LoRaMacProcess+0xac>)
 800f7e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800f7e4:	2b02      	cmp	r3, #2
 800f7e6:	d101      	bne.n	800f7ec <LoRaMacProcess+0x80>
    {
        OpenContinuousRxCWindow( );
 800f7e8:	f001 fbe0 	bl	8010fac <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800f7ec:	4b0a      	ldr	r3, [pc, #40]	; (800f818 <LoRaMacProcess+0xac>)
 800f7ee:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800f7f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d009      	beq.n	800f810 <LoRaMacProcess+0xa4>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800f7fc:	4a06      	ldr	r2, [pc, #24]	; (800f818 <LoRaMacProcess+0xac>)
 800f7fe:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 800f802:	f36f 1386 	bfc	r3, #6, #1
 800f806:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
        LoRaMacHandleNvm( &Nvm );
 800f80a:	4804      	ldr	r0, [pc, #16]	; (800f81c <LoRaMacProcess+0xb0>)
 800f80c:	f7ff fee4 	bl	800f5d8 <LoRaMacHandleNvm>
    }
}
 800f810:	bf00      	nop
 800f812:	3708      	adds	r7, #8
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}
 800f818:	2000077c 	.word	0x2000077c
 800f81c:	20000c9c 	.word	0x20000c9c

0800f820 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b082      	sub	sp, #8
 800f824:	af00      	add	r7, sp, #0
 800f826:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800f828:	481e      	ldr	r0, [pc, #120]	; (800f8a4 <OnTxDelayedTimerEvent+0x84>)
 800f82a:	f00d f9e1 	bl	801cbf0 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f82e:	4b1e      	ldr	r3, [pc, #120]	; (800f8a8 <OnTxDelayedTimerEvent+0x88>)
 800f830:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f834:	f023 0320 	bic.w	r3, r3, #32
 800f838:	4a1b      	ldr	r2, [pc, #108]	; (800f8a8 <OnTxDelayedTimerEvent+0x88>)
 800f83a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800f83e:	4b1b      	ldr	r3, [pc, #108]	; (800f8ac <OnTxDelayedTimerEvent+0x8c>)
 800f840:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f844:	4a18      	ldr	r2, [pc, #96]	; (800f8a8 <OnTxDelayedTimerEvent+0x88>)
 800f846:	f8d2 249c 	ldr.w	r2, [r2, #1180]	; 0x49c
 800f84a:	4611      	mov	r1, r2
 800f84c:	4618      	mov	r0, r3
 800f84e:	f7ff ff6f 	bl	800f730 <LoRaMacHandleResponseTimeout>
 800f852:	4603      	mov	r3, r0
 800f854:	2b00      	cmp	r3, #0
 800f856:	d11e      	bne.n	800f896 <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800f858:	2001      	movs	r0, #1
 800f85a:	f001 f92d 	bl	8010ab8 <ScheduleTx>
 800f85e:	4603      	mov	r3, r0
 800f860:	2b00      	cmp	r3, #0
 800f862:	d01a      	beq.n	800f89a <OnTxDelayedTimerEvent+0x7a>
 800f864:	2b0b      	cmp	r3, #11
 800f866:	d018      	beq.n	800f89a <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800f868:	4b10      	ldr	r3, [pc, #64]	; (800f8ac <OnTxDelayedTimerEvent+0x8c>)
 800f86a:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800f86e:	b2da      	uxtb	r2, r3
 800f870:	4b0d      	ldr	r3, [pc, #52]	; (800f8a8 <OnTxDelayedTimerEvent+0x88>)
 800f872:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800f876:	4b0c      	ldr	r3, [pc, #48]	; (800f8a8 <OnTxDelayedTimerEvent+0x88>)
 800f878:	f893 241c 	ldrb.w	r2, [r3, #1052]	; 0x41c
 800f87c:	4b0a      	ldr	r3, [pc, #40]	; (800f8a8 <OnTxDelayedTimerEvent+0x88>)
 800f87e:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800f882:	4b09      	ldr	r3, [pc, #36]	; (800f8a8 <OnTxDelayedTimerEvent+0x88>)
 800f884:	2209      	movs	r2, #9
 800f886:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800f88a:	2009      	movs	r0, #9
 800f88c:	f004 f918 	bl	8013ac0 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800f890:	f001 ff18 	bl	80116c4 <StopRetransmission>
            break;
 800f894:	e002      	b.n	800f89c <OnTxDelayedTimerEvent+0x7c>
        return;
 800f896:	bf00      	nop
 800f898:	e000      	b.n	800f89c <OnTxDelayedTimerEvent+0x7c>
            break;
 800f89a:	bf00      	nop
        }
    }
}
 800f89c:	3708      	adds	r7, #8
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}
 800f8a2:	bf00      	nop
 800f8a4:	20000ae4 	.word	0x20000ae4
 800f8a8:	2000077c 	.word	0x2000077c
 800f8ac:	20000c9c 	.word	0x20000c9c

0800f8b0 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b082      	sub	sp, #8
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800f8b8:	4b17      	ldr	r3, [pc, #92]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f8ba:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 800f8be:	4b16      	ldr	r3, [pc, #88]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f8c0:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800f8c4:	4b15      	ldr	r3, [pc, #84]	; (800f91c <OnRxWindow1TimerEvent+0x6c>)
 800f8c6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800f8ca:	b25a      	sxtb	r2, r3
 800f8cc:	4b12      	ldr	r3, [pc, #72]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f8ce:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f8d2:	4b12      	ldr	r3, [pc, #72]	; (800f91c <OnRxWindow1TimerEvent+0x6c>)
 800f8d4:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800f8d8:	4b0f      	ldr	r3, [pc, #60]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f8da:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f8de:	4b0f      	ldr	r3, [pc, #60]	; (800f91c <OnRxWindow1TimerEvent+0x6c>)
 800f8e0:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800f8e4:	4b0c      	ldr	r3, [pc, #48]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f8e6:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800f8ea:	4b0b      	ldr	r3, [pc, #44]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800f8f2:	4b09      	ldr	r3, [pc, #36]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f8f4:	2200      	movs	r2, #0
 800f8f6:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f8fa:	4b08      	ldr	r3, [pc, #32]	; (800f91c <OnRxWindow1TimerEvent+0x6c>)
 800f8fc:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 800f900:	4b05      	ldr	r3, [pc, #20]	; (800f918 <OnRxWindow1TimerEvent+0x68>)
 800f902:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800f906:	4906      	ldr	r1, [pc, #24]	; (800f920 <OnRxWindow1TimerEvent+0x70>)
 800f908:	4806      	ldr	r0, [pc, #24]	; (800f924 <OnRxWindow1TimerEvent+0x74>)
 800f90a:	f001 fb1b 	bl	8010f44 <RxWindowSetup>
}
 800f90e:	bf00      	nop
 800f910:	3708      	adds	r7, #8
 800f912:	46bd      	mov	sp, r7
 800f914:	bd80      	pop	{r7, pc}
 800f916:	bf00      	nop
 800f918:	2000077c 	.word	0x2000077c
 800f91c:	20000c9c 	.word	0x20000c9c
 800f920:	20000b34 	.word	0x20000b34
 800f924:	20000afc 	.word	0x20000afc

0800f928 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800f928:	b580      	push	{r7, lr}
 800f92a:	b082      	sub	sp, #8
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f930:	4b19      	ldr	r3, [pc, #100]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f932:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800f936:	2b00      	cmp	r3, #0
 800f938:	d029      	beq.n	800f98e <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800f93a:	4b17      	ldr	r3, [pc, #92]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f93c:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 800f940:	4b15      	ldr	r3, [pc, #84]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f942:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800f946:	4b15      	ldr	r3, [pc, #84]	; (800f99c <OnRxWindow2TimerEvent+0x74>)
 800f948:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f94a:	4a13      	ldr	r2, [pc, #76]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f94c:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f950:	4b12      	ldr	r3, [pc, #72]	; (800f99c <OnRxWindow2TimerEvent+0x74>)
 800f952:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800f956:	4b10      	ldr	r3, [pc, #64]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f958:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f95c:	4b0f      	ldr	r3, [pc, #60]	; (800f99c <OnRxWindow2TimerEvent+0x74>)
 800f95e:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800f962:	4b0d      	ldr	r3, [pc, #52]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f964:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800f968:	4b0b      	ldr	r3, [pc, #44]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f96a:	2200      	movs	r2, #0
 800f96c:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800f970:	4b09      	ldr	r3, [pc, #36]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f972:	2201      	movs	r2, #1
 800f974:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f978:	4b08      	ldr	r3, [pc, #32]	; (800f99c <OnRxWindow2TimerEvent+0x74>)
 800f97a:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 800f97e:	4b06      	ldr	r3, [pc, #24]	; (800f998 <OnRxWindow2TimerEvent+0x70>)
 800f980:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800f984:	4906      	ldr	r1, [pc, #24]	; (800f9a0 <OnRxWindow2TimerEvent+0x78>)
 800f986:	4807      	ldr	r0, [pc, #28]	; (800f9a4 <OnRxWindow2TimerEvent+0x7c>)
 800f988:	f001 fadc 	bl	8010f44 <RxWindowSetup>
 800f98c:	e000      	b.n	800f990 <OnRxWindow2TimerEvent+0x68>
        return;
 800f98e:	bf00      	nop
}
 800f990:	3708      	adds	r7, #8
 800f992:	46bd      	mov	sp, r7
 800f994:	bd80      	pop	{r7, pc}
 800f996:	bf00      	nop
 800f998:	2000077c 	.word	0x2000077c
 800f99c:	20000c9c 	.word	0x20000c9c
 800f9a0:	20000b4c 	.word	0x20000b4c
 800f9a4:	20000b14 	.word	0x20000b14

0800f9a8 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b082      	sub	sp, #8
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800f9b0:	480f      	ldr	r0, [pc, #60]	; (800f9f0 <OnRetransmitTimeoutTimerEvent+0x48>)
 800f9b2:	f00d f91d 	bl	801cbf0 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800f9b6:	4b0f      	ldr	r3, [pc, #60]	; (800f9f4 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f9b8:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d003      	beq.n	800f9c8 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 800f9c0:	4b0c      	ldr	r3, [pc, #48]	; (800f9f4 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800f9c8:	4b0a      	ldr	r3, [pc, #40]	; (800f9f4 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f9ca:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d00a      	beq.n	800f9e8 <OnRetransmitTimeoutTimerEvent+0x40>
 800f9d2:	4b08      	ldr	r3, [pc, #32]	; (800f9f4 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f9d4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f9d8:	691b      	ldr	r3, [r3, #16]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d004      	beq.n	800f9e8 <OnRetransmitTimeoutTimerEvent+0x40>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800f9de:	4b05      	ldr	r3, [pc, #20]	; (800f9f4 <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f9e0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800f9e4:	691b      	ldr	r3, [r3, #16]
 800f9e6:	4798      	blx	r3
    }
}
 800f9e8:	bf00      	nop
 800f9ea:	3708      	adds	r7, #8
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	bd80      	pop	{r7, pc}
 800f9f0:	20000b80 	.word	0x20000b80
 800f9f4:	2000077c 	.word	0x2000077c

0800f9f8 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b084      	sub	sp, #16
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	60ba      	str	r2, [r7, #8]
 800fa00:	607b      	str	r3, [r7, #4]
 800fa02:	4603      	mov	r3, r0
 800fa04:	73fb      	strb	r3, [r7, #15]
 800fa06:	460b      	mov	r3, r1
 800fa08:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800fa0a:	68bb      	ldr	r3, [r7, #8]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d005      	beq.n	800fa1c <GetFCntDown+0x24>
 800fa10:	69bb      	ldr	r3, [r7, #24]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d002      	beq.n	800fa1c <GetFCntDown+0x24>
 800fa16:	69fb      	ldr	r3, [r7, #28]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d101      	bne.n	800fa20 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fa1c:	2309      	movs	r3, #9
 800fa1e:	e028      	b.n	800fa72 <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800fa20:	7bfb      	ldrb	r3, [r7, #15]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d016      	beq.n	800fa54 <GetFCntDown+0x5c>
 800fa26:	2b01      	cmp	r3, #1
 800fa28:	d118      	bne.n	800fa5c <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800fa2a:	79bb      	ldrb	r3, [r7, #6]
 800fa2c:	2b01      	cmp	r3, #1
 800fa2e:	d10d      	bne.n	800fa4c <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800fa30:	7bbb      	ldrb	r3, [r7, #14]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d002      	beq.n	800fa3c <GetFCntDown+0x44>
 800fa36:	7bbb      	ldrb	r3, [r7, #14]
 800fa38:	2b03      	cmp	r3, #3
 800fa3a:	d103      	bne.n	800fa44 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800fa3c:	69bb      	ldr	r3, [r7, #24]
 800fa3e:	2202      	movs	r2, #2
 800fa40:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800fa42:	e00d      	b.n	800fa60 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800fa44:	69bb      	ldr	r3, [r7, #24]
 800fa46:	2201      	movs	r2, #1
 800fa48:	701a      	strb	r2, [r3, #0]
            break;
 800fa4a:	e009      	b.n	800fa60 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800fa4c:	69bb      	ldr	r3, [r7, #24]
 800fa4e:	2203      	movs	r2, #3
 800fa50:	701a      	strb	r2, [r3, #0]
            break;
 800fa52:	e005      	b.n	800fa60 <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800fa54:	69bb      	ldr	r3, [r7, #24]
 800fa56:	2204      	movs	r2, #4
 800fa58:	701a      	strb	r2, [r3, #0]
            break;
 800fa5a:	e001      	b.n	800fa60 <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800fa5c:	2305      	movs	r3, #5
 800fa5e:	e008      	b.n	800fa72 <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 800fa60:	69bb      	ldr	r3, [r7, #24]
 800fa62:	7818      	ldrb	r0, [r3, #0]
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	89db      	ldrh	r3, [r3, #14]
 800fa68:	69fa      	ldr	r2, [r7, #28]
 800fa6a:	4619      	mov	r1, r3
 800fa6c:	f004 fc52 	bl	8014314 <LoRaMacCryptoGetFCntDown>
 800fa70:	4603      	mov	r3, r0
}
 800fa72:	4618      	mov	r0, r3
 800fa74:	3710      	adds	r7, #16
 800fa76:	46bd      	mov	sp, r7
 800fa78:	bd80      	pop	{r7, pc}
	...

0800fa7c <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800fa7c:	b5b0      	push	{r4, r5, r7, lr}
 800fa7e:	b084      	sub	sp, #16
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	4603      	mov	r3, r0
 800fa84:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fa86:	2303      	movs	r3, #3
 800fa88:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800fa8a:	4b62      	ldr	r3, [pc, #392]	; (800fc14 <SwitchClass+0x198>)
 800fa8c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800fa90:	2b02      	cmp	r3, #2
 800fa92:	f000 80a7 	beq.w	800fbe4 <SwitchClass+0x168>
 800fa96:	2b02      	cmp	r3, #2
 800fa98:	f300 80b6 	bgt.w	800fc08 <SwitchClass+0x18c>
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d003      	beq.n	800faa8 <SwitchClass+0x2c>
 800faa0:	2b01      	cmp	r3, #1
 800faa2:	f000 8091 	beq.w	800fbc8 <SwitchClass+0x14c>
 800faa6:	e0af      	b.n	800fc08 <SwitchClass+0x18c>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800faa8:	79fb      	ldrb	r3, [r7, #7]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d107      	bne.n	800fabe <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800faae:	4b59      	ldr	r3, [pc, #356]	; (800fc14 <SwitchClass+0x198>)
 800fab0:	4a58      	ldr	r2, [pc, #352]	; (800fc14 <SwitchClass+0x198>)
 800fab2:	336c      	adds	r3, #108	; 0x6c
 800fab4:	3264      	adds	r2, #100	; 0x64
 800fab6:	e892 0003 	ldmia.w	r2, {r0, r1}
 800faba:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800fabe:	79fb      	ldrb	r3, [r7, #7]
 800fac0:	2b01      	cmp	r3, #1
 800fac2:	d10c      	bne.n	800fade <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800fac4:	79fb      	ldrb	r3, [r7, #7]
 800fac6:	4618      	mov	r0, r3
 800fac8:	f003 fb74 	bl	80131b4 <LoRaMacClassBSwitchClass>
 800facc:	4603      	mov	r3, r0
 800face:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800fad0:	7bfb      	ldrb	r3, [r7, #15]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d103      	bne.n	800fade <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800fad6:	4a4f      	ldr	r2, [pc, #316]	; (800fc14 <SwitchClass+0x198>)
 800fad8:	79fb      	ldrb	r3, [r7, #7]
 800fada:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
                }
            }

            if( deviceClass == CLASS_C )
 800fade:	79fb      	ldrb	r3, [r7, #7]
 800fae0:	2b02      	cmp	r3, #2
 800fae2:	f040 808c 	bne.w	800fbfe <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fae6:	4a4b      	ldr	r2, [pc, #300]	; (800fc14 <SwitchClass+0x198>)
 800fae8:	79fb      	ldrb	r3, [r7, #7]
 800faea:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800faee:	4a4a      	ldr	r2, [pc, #296]	; (800fc18 <SwitchClass+0x19c>)
 800faf0:	4b49      	ldr	r3, [pc, #292]	; (800fc18 <SwitchClass+0x19c>)
 800faf2:	f502 747a 	add.w	r4, r2, #1000	; 0x3e8
 800faf6:	f503 7574 	add.w	r5, r3, #976	; 0x3d0
 800fafa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fafc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fafe:	e895 0003 	ldmia.w	r5, {r0, r1}
 800fb02:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800fb06:	4b44      	ldr	r3, [pc, #272]	; (800fc18 <SwitchClass+0x19c>)
 800fb08:	2202      	movs	r2, #2
 800fb0a:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fb0e:	2300      	movs	r3, #0
 800fb10:	73bb      	strb	r3, [r7, #14]
 800fb12:	e049      	b.n	800fba8 <SwitchClass+0x12c>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800fb14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb18:	4a3e      	ldr	r2, [pc, #248]	; (800fc14 <SwitchClass+0x198>)
 800fb1a:	212c      	movs	r1, #44	; 0x2c
 800fb1c:	fb01 f303 	mul.w	r3, r1, r3
 800fb20:	4413      	add	r3, r2
 800fb22:	33da      	adds	r3, #218	; 0xda
 800fb24:	781b      	ldrb	r3, [r3, #0]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d038      	beq.n	800fb9c <SwitchClass+0x120>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800fb2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb2e:	4a39      	ldr	r2, [pc, #228]	; (800fc14 <SwitchClass+0x198>)
 800fb30:	212c      	movs	r1, #44	; 0x2c
 800fb32:	fb01 f303 	mul.w	r3, r1, r3
 800fb36:	4413      	add	r3, r2
 800fb38:	33f0      	adds	r3, #240	; 0xf0
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	4a35      	ldr	r2, [pc, #212]	; (800fc14 <SwitchClass+0x198>)
 800fb3e:	66d3      	str	r3, [r2, #108]	; 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800fb40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb44:	4a33      	ldr	r2, [pc, #204]	; (800fc14 <SwitchClass+0x198>)
 800fb46:	212c      	movs	r1, #44	; 0x2c
 800fb48:	fb01 f303 	mul.w	r3, r1, r3
 800fb4c:	4413      	add	r3, r2
 800fb4e:	33f4      	adds	r3, #244	; 0xf4
 800fb50:	f993 3000 	ldrsb.w	r3, [r3]
 800fb54:	b2da      	uxtb	r2, r3
 800fb56:	4b2f      	ldr	r3, [pc, #188]	; (800fc14 <SwitchClass+0x198>)
 800fb58:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800fb5c:	4b2e      	ldr	r3, [pc, #184]	; (800fc18 <SwitchClass+0x19c>)
 800fb5e:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 800fb62:	4b2d      	ldr	r3, [pc, #180]	; (800fc18 <SwitchClass+0x19c>)
 800fb64:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800fb68:	4b2a      	ldr	r3, [pc, #168]	; (800fc14 <SwitchClass+0x198>)
 800fb6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fb6c:	4a2a      	ldr	r2, [pc, #168]	; (800fc18 <SwitchClass+0x19c>)
 800fb6e:	f8c2 33ec 	str.w	r3, [r2, #1004]	; 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fb72:	4b28      	ldr	r3, [pc, #160]	; (800fc14 <SwitchClass+0x198>)
 800fb74:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 800fb78:	4b27      	ldr	r3, [pc, #156]	; (800fc18 <SwitchClass+0x19c>)
 800fb7a:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800fb7e:	4b25      	ldr	r3, [pc, #148]	; (800fc14 <SwitchClass+0x198>)
 800fb80:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 800fb84:	4b24      	ldr	r3, [pc, #144]	; (800fc18 <SwitchClass+0x19c>)
 800fb86:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fb8a:	4b23      	ldr	r3, [pc, #140]	; (800fc18 <SwitchClass+0x19c>)
 800fb8c:	2203      	movs	r2, #3
 800fb8e:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800fb92:	4b21      	ldr	r3, [pc, #132]	; (800fc18 <SwitchClass+0x19c>)
 800fb94:	2201      	movs	r2, #1
 800fb96:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
                        break;
 800fb9a:	e009      	b.n	800fbb0 <SwitchClass+0x134>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fb9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fba0:	b2db      	uxtb	r3, r3
 800fba2:	3301      	adds	r3, #1
 800fba4:	b2db      	uxtb	r3, r3
 800fba6:	73bb      	strb	r3, [r7, #14]
 800fba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	ddb1      	ble.n	800fb14 <SwitchClass+0x98>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800fbb0:	4b19      	ldr	r3, [pc, #100]	; (800fc18 <SwitchClass+0x19c>)
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800fbb8:	4b18      	ldr	r3, [pc, #96]	; (800fc1c <SwitchClass+0x1a0>)
 800fbba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbbc:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800fbbe:	f001 f9f5 	bl	8010fac <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800fbc6:	e01a      	b.n	800fbfe <SwitchClass+0x182>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800fbc8:	79fb      	ldrb	r3, [r7, #7]
 800fbca:	4618      	mov	r0, r3
 800fbcc:	f003 faf2 	bl	80131b4 <LoRaMacClassBSwitchClass>
 800fbd0:	4603      	mov	r3, r0
 800fbd2:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800fbd4:	7bfb      	ldrb	r3, [r7, #15]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d113      	bne.n	800fc02 <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fbda:	4a0e      	ldr	r2, [pc, #56]	; (800fc14 <SwitchClass+0x198>)
 800fbdc:	79fb      	ldrb	r3, [r7, #7]
 800fbde:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
            }
            break;
 800fbe2:	e00e      	b.n	800fc02 <SwitchClass+0x186>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800fbe4:	79fb      	ldrb	r3, [r7, #7]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d10d      	bne.n	800fc06 <SwitchClass+0x18a>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fbea:	4a0a      	ldr	r2, [pc, #40]	; (800fc14 <SwitchClass+0x198>)
 800fbec:	79fb      	ldrb	r3, [r7, #7]
 800fbee:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800fbf2:	4b0a      	ldr	r3, [pc, #40]	; (800fc1c <SwitchClass+0x1a0>)
 800fbf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbf6:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800fbfc:	e003      	b.n	800fc06 <SwitchClass+0x18a>
            break;
 800fbfe:	bf00      	nop
 800fc00:	e002      	b.n	800fc08 <SwitchClass+0x18c>
            break;
 800fc02:	bf00      	nop
 800fc04:	e000      	b.n	800fc08 <SwitchClass+0x18c>
            break;
 800fc06:	bf00      	nop
        }
    }

    return status;
 800fc08:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	3710      	adds	r7, #16
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	bdb0      	pop	{r4, r5, r7, pc}
 800fc12:	bf00      	nop
 800fc14:	20000c9c 	.word	0x20000c9c
 800fc18:	2000077c 	.word	0x2000077c
 800fc1c:	0801ed70 	.word	0x0801ed70

0800fc20 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b086      	sub	sp, #24
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	4603      	mov	r3, r0
 800fc28:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fc2a:	4b10      	ldr	r3, [pc, #64]	; (800fc6c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fc2c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800fc30:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800fc32:	79fb      	ldrb	r3, [r7, #7]
 800fc34:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800fc36:	230d      	movs	r3, #13
 800fc38:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800fc3a:	4b0c      	ldr	r3, [pc, #48]	; (800fc6c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fc3c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d001      	beq.n	800fc48 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800fc44:	230e      	movs	r3, #14
 800fc46:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fc48:	4b08      	ldr	r3, [pc, #32]	; (800fc6c <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fc4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fc4e:	f107 0210 	add.w	r2, r7, #16
 800fc52:	4611      	mov	r1, r2
 800fc54:	4618      	mov	r0, r3
 800fc56:	f005 f9c0 	bl	8014fda <RegionGetPhyParam>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	b2db      	uxtb	r3, r3
}
 800fc62:	4618      	mov	r0, r3
 800fc64:	3718      	adds	r7, #24
 800fc66:	46bd      	mov	sp, r7
 800fc68:	bd80      	pop	{r7, pc}
 800fc6a:	bf00      	nop
 800fc6c:	20000c9c 	.word	0x20000c9c

0800fc70 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800fc70:	b580      	push	{r7, lr}
 800fc72:	b084      	sub	sp, #16
 800fc74:	af00      	add	r7, sp, #0
 800fc76:	4603      	mov	r3, r0
 800fc78:	71fb      	strb	r3, [r7, #7]
 800fc7a:	460b      	mov	r3, r1
 800fc7c:	71bb      	strb	r3, [r7, #6]
 800fc7e:	4613      	mov	r3, r2
 800fc80:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800fc82:	2300      	movs	r3, #0
 800fc84:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800fc86:	2300      	movs	r3, #0
 800fc88:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800fc8a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800fc8e:	4618      	mov	r0, r3
 800fc90:	f7ff ffc6 	bl	800fc20 <GetMaxAppPayloadWithoutFOptsLength>
 800fc94:	4603      	mov	r3, r0
 800fc96:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800fc98:	79fb      	ldrb	r3, [r7, #7]
 800fc9a:	b29a      	uxth	r2, r3
 800fc9c:	797b      	ldrb	r3, [r7, #5]
 800fc9e:	b29b      	uxth	r3, r3
 800fca0:	4413      	add	r3, r2
 800fca2:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800fca4:	89ba      	ldrh	r2, [r7, #12]
 800fca6:	89fb      	ldrh	r3, [r7, #14]
 800fca8:	429a      	cmp	r2, r3
 800fcaa:	d804      	bhi.n	800fcb6 <ValidatePayloadLength+0x46>
 800fcac:	89bb      	ldrh	r3, [r7, #12]
 800fcae:	2bff      	cmp	r3, #255	; 0xff
 800fcb0:	d801      	bhi.n	800fcb6 <ValidatePayloadLength+0x46>
    {
        return true;
 800fcb2:	2301      	movs	r3, #1
 800fcb4:	e000      	b.n	800fcb8 <ValidatePayloadLength+0x48>
    }
    return false;
 800fcb6:	2300      	movs	r3, #0
}
 800fcb8:	4618      	mov	r0, r3
 800fcba:	3710      	adds	r7, #16
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	bd80      	pop	{r7, pc}

0800fcc0 <ProcessMacCommands>:
}
*/
/*ST_WORKAROUND_END */

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800fcc0:	b590      	push	{r4, r7, lr}
 800fcc2:	b0a5      	sub	sp, #148	; 0x94
 800fcc4:	af02      	add	r7, sp, #8
 800fcc6:	6078      	str	r0, [r7, #4]
 800fcc8:	4608      	mov	r0, r1
 800fcca:	4611      	mov	r1, r2
 800fccc:	461a      	mov	r2, r3
 800fcce:	4603      	mov	r3, r0
 800fcd0:	70fb      	strb	r3, [r7, #3]
 800fcd2:	460b      	mov	r3, r1
 800fcd4:	70bb      	strb	r3, [r7, #2]
 800fcd6:	4613      	mov	r3, r2
 800fcd8:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800fcda:	2300      	movs	r3, #0
 800fcdc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800fce0:	2300      	movs	r3, #0
 800fce2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800fce6:	2300      	movs	r3, #0
 800fce8:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 800fcec:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	f000 84ab 	beq.w	801064c <ProcessMacCommands+0x98c>
 800fcf6:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 800fcfa:	2b01      	cmp	r3, #1
 800fcfc:	f040 84ac 	bne.w	8010658 <ProcessMacCommands+0x998>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 800fd00:	f000 bca4 	b.w	801064c <ProcessMacCommands+0x98c>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800fd04:	78fb      	ldrb	r3, [r7, #3]
 800fd06:	687a      	ldr	r2, [r7, #4]
 800fd08:	4413      	add	r3, r2
 800fd0a:	781b      	ldrb	r3, [r3, #0]
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	f003 fd33 	bl	8013778 <LoRaMacCommandsGetCmdSize>
 800fd12:	4603      	mov	r3, r0
 800fd14:	461a      	mov	r2, r3
 800fd16:	78fb      	ldrb	r3, [r7, #3]
 800fd18:	441a      	add	r2, r3
 800fd1a:	78bb      	ldrb	r3, [r7, #2]
 800fd1c:	429a      	cmp	r2, r3
 800fd1e:	f300 849d 	bgt.w	801065c <ProcessMacCommands+0x99c>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800fd22:	78fb      	ldrb	r3, [r7, #3]
 800fd24:	1c5a      	adds	r2, r3, #1
 800fd26:	70fa      	strb	r2, [r7, #3]
 800fd28:	461a      	mov	r2, r3
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	4413      	add	r3, r2
 800fd2e:	781b      	ldrb	r3, [r3, #0]
 800fd30:	3b02      	subs	r3, #2
 800fd32:	2b11      	cmp	r3, #17
 800fd34:	f200 8494 	bhi.w	8010660 <ProcessMacCommands+0x9a0>
 800fd38:	a201      	add	r2, pc, #4	; (adr r2, 800fd40 <ProcessMacCommands+0x80>)
 800fd3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd3e:	bf00      	nop
 800fd40:	0800fd89 	.word	0x0800fd89
 800fd44:	0800fdcb 	.word	0x0800fdcb
 800fd48:	0800ff47 	.word	0x0800ff47
 800fd4c:	0800ff85 	.word	0x0800ff85
 800fd50:	0801007d 	.word	0x0801007d
 800fd54:	080100cd 	.word	0x080100cd
 800fd58:	08010189 	.word	0x08010189
 800fd5c:	080101df 	.word	0x080101df
 800fd60:	080102c3 	.word	0x080102c3
 800fd64:	08010661 	.word	0x08010661
 800fd68:	08010661 	.word	0x08010661
 800fd6c:	0801036d 	.word	0x0801036d
 800fd70:	08010661 	.word	0x08010661
 800fd74:	08010661 	.word	0x08010661
 800fd78:	0801048d 	.word	0x0801048d
 800fd7c:	080104c1 	.word	0x080104c1
 800fd80:	08010551 	.word	0x08010551
 800fd84:	080105c7 	.word	0x080105c7
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800fd88:	2004      	movs	r0, #4
 800fd8a:	f003 fecd 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 800fd8e:	4603      	mov	r3, r0
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	f000 845b 	beq.w	801064c <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800fd96:	2104      	movs	r1, #4
 800fd98:	2000      	movs	r0, #0
 800fd9a:	f003 fe39 	bl	8013a10 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800fd9e:	78fb      	ldrb	r3, [r7, #3]
 800fda0:	1c5a      	adds	r2, r3, #1
 800fda2:	70fa      	strb	r2, [r7, #3]
 800fda4:	461a      	mov	r2, r3
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	4413      	add	r3, r2
 800fdaa:	781a      	ldrb	r2, [r3, #0]
 800fdac:	4bb0      	ldr	r3, [pc, #704]	; (8010070 <ProcessMacCommands+0x3b0>)
 800fdae:	f883 2460 	strb.w	r2, [r3, #1120]	; 0x460
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800fdb2:	78fb      	ldrb	r3, [r7, #3]
 800fdb4:	1c5a      	adds	r2, r3, #1
 800fdb6:	70fa      	strb	r2, [r7, #3]
 800fdb8:	461a      	mov	r2, r3
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	4413      	add	r3, r2
 800fdbe:	781a      	ldrb	r2, [r3, #0]
 800fdc0:	4bab      	ldr	r3, [pc, #684]	; (8010070 <ProcessMacCommands+0x3b0>)
 800fdc2:	f883 2461 	strb.w	r2, [r3, #1121]	; 0x461
                }
                break;
 800fdc6:	f000 bc41 	b.w	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800fdca:	2300      	movs	r3, #0
 800fdcc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800fddc:	2300      	movs	r3, #0
 800fdde:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                if( adrBlockFound == false )
 800fde2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800fde6:	f083 0301 	eor.w	r3, r3, #1
 800fdea:	b2db      	uxtb	r3, r3
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	f000 80a5 	beq.w	800ff3c <ProcessMacCommands+0x27c>
                {
                    adrBlockFound = true;
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 800fdf8:	78fb      	ldrb	r3, [r7, #3]
 800fdfa:	3b01      	subs	r3, #1
 800fdfc:	687a      	ldr	r2, [r7, #4]
 800fdfe:	4413      	add	r3, r2
 800fe00:	65fb      	str	r3, [r7, #92]	; 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800fe02:	4b9c      	ldr	r3, [pc, #624]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe04:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800fe08:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fe0c:	4b99      	ldr	r3, [pc, #612]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe0e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800fe12:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800fe16:	4b97      	ldr	r3, [pc, #604]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe18:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 800fe1c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800fe20:	4b94      	ldr	r3, [pc, #592]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe22:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 800fe26:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800fe2a:	4b92      	ldr	r3, [pc, #584]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe2c:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800fe30:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 800fe34:	4b8f      	ldr	r3, [pc, #572]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe36:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800fe3a:	65bb      	str	r3, [r7, #88]	; 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800fe3c:	4b8d      	ldr	r3, [pc, #564]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe3e:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d008      	beq.n	800fe58 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800fe46:	78ba      	ldrb	r2, [r7, #2]
 800fe48:	78fb      	ldrb	r3, [r7, #3]
 800fe4a:	1ad3      	subs	r3, r2, r3
 800fe4c:	b2db      	uxtb	r3, r3
 800fe4e:	3301      	adds	r3, #1
 800fe50:	b2db      	uxtb	r3, r3
 800fe52:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 800fe56:	e002      	b.n	800fe5e <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 800fe58:	2305      	movs	r3, #5
 800fe5a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800fe5e:	4b85      	ldr	r3, [pc, #532]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe60:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 800fe64:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800fe68:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800fe6c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800fe70:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800fe74:	9301      	str	r3, [sp, #4]
 800fe76:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800fe7a:	9300      	str	r3, [sp, #0]
 800fe7c:	4623      	mov	r3, r4
 800fe7e:	f005 f9b3 	bl	80151e8 <RegionLinkAdrReq>
 800fe82:	4603      	mov	r3, r0
 800fe84:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 800fe88:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800fe8c:	f003 0307 	and.w	r3, r3, #7
 800fe90:	2b07      	cmp	r3, #7
 800fe92:	d119      	bne.n	800fec8 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 800fe94:	4b77      	ldr	r3, [pc, #476]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fe96:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 800fe9a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800fe9e:	429a      	cmp	r2, r3
 800fea0:	da03      	bge.n	800feaa <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 800fea2:	4b74      	ldr	r3, [pc, #464]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fea4:	2201      	movs	r2, #1
 800fea6:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800feaa:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800feae:	4b71      	ldr	r3, [pc, #452]	; (8010074 <ProcessMacCommands+0x3b4>)
 800feb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800feb4:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800feb8:	4b6e      	ldr	r3, [pc, #440]	; (8010074 <ProcessMacCommands+0x3b4>)
 800feba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800febe:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800fec2:	4b6c      	ldr	r3, [pc, #432]	; (8010074 <ProcessMacCommands+0x3b4>)
 800fec4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800fec8:	2300      	movs	r3, #0
 800feca:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800fece:	e00b      	b.n	800fee8 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800fed0:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800fed4:	2201      	movs	r2, #1
 800fed6:	4619      	mov	r1, r3
 800fed8:	2003      	movs	r0, #3
 800feda:	f003 fafd 	bl	80134d8 <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800fede:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800fee2:	3301      	adds	r3, #1
 800fee4:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800fee8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800feec:	4a62      	ldr	r2, [pc, #392]	; (8010078 <ProcessMacCommands+0x3b8>)
 800feee:	fba2 2303 	umull	r2, r3, r2, r3
 800fef2:	089b      	lsrs	r3, r3, #2
 800fef4:	b2db      	uxtb	r3, r3
 800fef6:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800fefa:	429a      	cmp	r2, r3
 800fefc:	d3e8      	bcc.n	800fed0 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 800fefe:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800ff02:	78fb      	ldrb	r3, [r7, #3]
 800ff04:	4413      	add	r3, r2
 800ff06:	b2db      	uxtb	r3, r3
 800ff08:	3b01      	subs	r3, #1
 800ff0a:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 800ff0c:	78fa      	ldrb	r2, [r7, #3]
 800ff0e:	78bb      	ldrb	r3, [r7, #2]
 800ff10:	429a      	cmp	r2, r3
 800ff12:	d20a      	bcs.n	800ff2a <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 800ff14:	78fb      	ldrb	r3, [r7, #3]
 800ff16:	1c5a      	adds	r2, r3, #1
 800ff18:	70fa      	strb	r2, [r7, #3]
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	4413      	add	r3, r2
 800ff20:	781b      	ldrb	r3, [r3, #0]
 800ff22:	2b03      	cmp	r3, #3
 800ff24:	f43f af68 	beq.w	800fdf8 <ProcessMacCommands+0x138>
 800ff28:	e000      	b.n	800ff2c <ProcessMacCommands+0x26c>
                            break;
 800ff2a:	bf00      	nop

                    if( macIndex < commandsSize )
 800ff2c:	78fa      	ldrb	r2, [r7, #3]
 800ff2e:	78bb      	ldrb	r3, [r7, #2]
 800ff30:	429a      	cmp	r2, r3
 800ff32:	d206      	bcs.n	800ff42 <ProcessMacCommands+0x282>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 800ff34:	78fb      	ldrb	r3, [r7, #3]
 800ff36:	3b01      	subs	r3, #1
 800ff38:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 800ff3a:	e002      	b.n	800ff42 <ProcessMacCommands+0x282>
                    macIndex += 4;
 800ff3c:	78fb      	ldrb	r3, [r7, #3]
 800ff3e:	3304      	adds	r3, #4
 800ff40:	70fb      	strb	r3, [r7, #3]
                break;
 800ff42:	bf00      	nop
 800ff44:	e382      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800ff46:	78fb      	ldrb	r3, [r7, #3]
 800ff48:	1c5a      	adds	r2, r3, #1
 800ff4a:	70fa      	strb	r2, [r7, #3]
 800ff4c:	461a      	mov	r2, r3
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	4413      	add	r3, r2
 800ff52:	781b      	ldrb	r3, [r3, #0]
 800ff54:	f003 030f 	and.w	r3, r3, #15
 800ff58:	b2da      	uxtb	r2, r3
 800ff5a:	4b46      	ldr	r3, [pc, #280]	; (8010074 <ProcessMacCommands+0x3b4>)
 800ff5c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800ff60:	4b44      	ldr	r3, [pc, #272]	; (8010074 <ProcessMacCommands+0x3b4>)
 800ff62:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 800ff66:	461a      	mov	r2, r3
 800ff68:	2301      	movs	r3, #1
 800ff6a:	4093      	lsls	r3, r2
 800ff6c:	b29a      	uxth	r2, r3
 800ff6e:	4b41      	ldr	r3, [pc, #260]	; (8010074 <ProcessMacCommands+0x3b4>)
 800ff70:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800ff74:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800ff78:	2200      	movs	r2, #0
 800ff7a:	4619      	mov	r1, r3
 800ff7c:	2004      	movs	r0, #4
 800ff7e:	f003 faab 	bl	80134d8 <LoRaMacCommandsAddCmd>
                break;
 800ff82:	e363      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800ff84:	2307      	movs	r3, #7
 800ff86:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800ff8a:	78fb      	ldrb	r3, [r7, #3]
 800ff8c:	687a      	ldr	r2, [r7, #4]
 800ff8e:	4413      	add	r3, r2
 800ff90:	781b      	ldrb	r3, [r3, #0]
 800ff92:	091b      	lsrs	r3, r3, #4
 800ff94:	b2db      	uxtb	r3, r3
 800ff96:	b25b      	sxtb	r3, r3
 800ff98:	f003 0307 	and.w	r3, r3, #7
 800ff9c:	b25b      	sxtb	r3, r3
 800ff9e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800ffa2:	78fb      	ldrb	r3, [r7, #3]
 800ffa4:	687a      	ldr	r2, [r7, #4]
 800ffa6:	4413      	add	r3, r2
 800ffa8:	781b      	ldrb	r3, [r3, #0]
 800ffaa:	b25b      	sxtb	r3, r3
 800ffac:	f003 030f 	and.w	r3, r3, #15
 800ffb0:	b25b      	sxtb	r3, r3
 800ffb2:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800ffb6:	78fb      	ldrb	r3, [r7, #3]
 800ffb8:	3301      	adds	r3, #1
 800ffba:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800ffbc:	78fb      	ldrb	r3, [r7, #3]
 800ffbe:	1c5a      	adds	r2, r3, #1
 800ffc0:	70fa      	strb	r2, [r7, #3]
 800ffc2:	461a      	mov	r2, r3
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	4413      	add	r3, r2
 800ffc8:	781b      	ldrb	r3, [r3, #0]
 800ffca:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800ffcc:	78fb      	ldrb	r3, [r7, #3]
 800ffce:	1c5a      	adds	r2, r3, #1
 800ffd0:	70fa      	strb	r2, [r7, #3]
 800ffd2:	461a      	mov	r2, r3
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	4413      	add	r3, r2
 800ffd8:	781b      	ldrb	r3, [r3, #0]
 800ffda:	021a      	lsls	r2, r3, #8
 800ffdc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ffde:	4313      	orrs	r3, r2
 800ffe0:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800ffe2:	78fb      	ldrb	r3, [r7, #3]
 800ffe4:	1c5a      	adds	r2, r3, #1
 800ffe6:	70fa      	strb	r2, [r7, #3]
 800ffe8:	461a      	mov	r2, r3
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	4413      	add	r3, r2
 800ffee:	781b      	ldrb	r3, [r3, #0]
 800fff0:	041a      	lsls	r2, r3, #16
 800fff2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fff4:	4313      	orrs	r3, r2
 800fff6:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800fff8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fffa:	2264      	movs	r2, #100	; 0x64
 800fffc:	fb02 f303 	mul.w	r3, r2, r3
 8010000:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8010002:	4b1c      	ldr	r3, [pc, #112]	; (8010074 <ProcessMacCommands+0x3b4>)
 8010004:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010008:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801000c:	4611      	mov	r1, r2
 801000e:	4618      	mov	r0, r3
 8010010:	f005 f911 	bl	8015236 <RegionRxParamSetupReq>
 8010014:	4603      	mov	r3, r0
 8010016:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 801001a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801001e:	f003 0307 	and.w	r3, r3, #7
 8010022:	2b07      	cmp	r3, #7
 8010024:	d117      	bne.n	8010056 <ProcessMacCommands+0x396>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8010026:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 801002a:	b2da      	uxtb	r2, r3
 801002c:	4b11      	ldr	r3, [pc, #68]	; (8010074 <ProcessMacCommands+0x3b4>)
 801002e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8010032:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 8010036:	b2da      	uxtb	r2, r3
 8010038:	4b0e      	ldr	r3, [pc, #56]	; (8010074 <ProcessMacCommands+0x3b4>)
 801003a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 801003e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010040:	4a0c      	ldr	r2, [pc, #48]	; (8010074 <ProcessMacCommands+0x3b4>)
 8010042:	6653      	str	r3, [r2, #100]	; 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8010044:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010046:	4a0b      	ldr	r2, [pc, #44]	; (8010074 <ProcessMacCommands+0x3b4>)
 8010048:	66d3      	str	r3, [r2, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 801004a:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801004e:	b2da      	uxtb	r2, r3
 8010050:	4b08      	ldr	r3, [pc, #32]	; (8010074 <ProcessMacCommands+0x3b4>)
 8010052:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                }
                macCmdPayload[0] = status;
 8010056:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801005a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 801005e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010062:	2201      	movs	r2, #1
 8010064:	4619      	mov	r1, r3
 8010066:	2005      	movs	r0, #5
 8010068:	f003 fa36 	bl	80134d8 <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 801006c:	bf00      	nop
 801006e:	e2ed      	b.n	801064c <ProcessMacCommands+0x98c>
 8010070:	2000077c 	.word	0x2000077c
 8010074:	20000c9c 	.word	0x20000c9c
 8010078:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 801007c:	23ff      	movs	r3, #255	; 0xff
 801007e:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8010082:	4bb7      	ldr	r3, [pc, #732]	; (8010360 <ProcessMacCommands+0x6a0>)
 8010084:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010088:	2b00      	cmp	r3, #0
 801008a:	d00d      	beq.n	80100a8 <ProcessMacCommands+0x3e8>
 801008c:	4bb4      	ldr	r3, [pc, #720]	; (8010360 <ProcessMacCommands+0x6a0>)
 801008e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d007      	beq.n	80100a8 <ProcessMacCommands+0x3e8>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8010098:	4bb1      	ldr	r3, [pc, #708]	; (8010360 <ProcessMacCommands+0x6a0>)
 801009a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	4798      	blx	r3
 80100a2:	4603      	mov	r3, r0
 80100a4:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 80100a8:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80100ac:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 80100b0:	787b      	ldrb	r3, [r7, #1]
 80100b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80100b6:	b2db      	uxtb	r3, r3
 80100b8:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 80100bc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80100c0:	2202      	movs	r2, #2
 80100c2:	4619      	mov	r1, r3
 80100c4:	2006      	movs	r0, #6
 80100c6:	f003 fa07 	bl	80134d8 <LoRaMacCommandsAddCmd>
                break;
 80100ca:	e2bf      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 80100cc:	2303      	movs	r3, #3
 80100ce:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 80100d2:	78fb      	ldrb	r3, [r7, #3]
 80100d4:	1c5a      	adds	r2, r3, #1
 80100d6:	70fa      	strb	r2, [r7, #3]
 80100d8:	461a      	mov	r2, r3
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	4413      	add	r3, r2
 80100de:	781b      	ldrb	r3, [r3, #0]
 80100e0:	b25b      	sxtb	r3, r3
 80100e2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 80100e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80100ea:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80100ec:	78fb      	ldrb	r3, [r7, #3]
 80100ee:	1c5a      	adds	r2, r3, #1
 80100f0:	70fa      	strb	r2, [r7, #3]
 80100f2:	461a      	mov	r2, r3
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	4413      	add	r3, r2
 80100f8:	781b      	ldrb	r3, [r3, #0]
 80100fa:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80100fc:	78fb      	ldrb	r3, [r7, #3]
 80100fe:	1c5a      	adds	r2, r3, #1
 8010100:	70fa      	strb	r2, [r7, #3]
 8010102:	461a      	mov	r2, r3
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	4413      	add	r3, r2
 8010108:	781b      	ldrb	r3, [r3, #0]
 801010a:	021a      	lsls	r2, r3, #8
 801010c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801010e:	4313      	orrs	r3, r2
 8010110:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010112:	78fb      	ldrb	r3, [r7, #3]
 8010114:	1c5a      	adds	r2, r3, #1
 8010116:	70fa      	strb	r2, [r7, #3]
 8010118:	461a      	mov	r2, r3
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	4413      	add	r3, r2
 801011e:	781b      	ldrb	r3, [r3, #0]
 8010120:	041a      	lsls	r2, r3, #16
 8010122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010124:	4313      	orrs	r3, r2
 8010126:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 8010128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801012a:	2264      	movs	r2, #100	; 0x64
 801012c:	fb02 f303 	mul.w	r3, r2, r3
 8010130:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 8010132:	2300      	movs	r3, #0
 8010134:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8010136:	78fb      	ldrb	r3, [r7, #3]
 8010138:	1c5a      	adds	r2, r3, #1
 801013a:	70fa      	strb	r2, [r7, #3]
 801013c:	461a      	mov	r2, r3
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	4413      	add	r3, r2
 8010142:	781b      	ldrb	r3, [r3, #0]
 8010144:	b25b      	sxtb	r3, r3
 8010146:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 801014a:	4b86      	ldr	r3, [pc, #536]	; (8010364 <ProcessMacCommands+0x6a4>)
 801014c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010150:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8010154:	4611      	mov	r1, r2
 8010156:	4618      	mov	r0, r3
 8010158:	f005 f888 	bl	801526c <RegionNewChannelReq>
 801015c:	4603      	mov	r3, r0
 801015e:	b2db      	uxtb	r3, r3
 8010160:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 8010164:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8010168:	b25b      	sxtb	r3, r3
 801016a:	2b00      	cmp	r3, #0
 801016c:	db0a      	blt.n	8010184 <ProcessMacCommands+0x4c4>
                {
                    macCmdPayload[0] = status;
 801016e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8010172:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8010176:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801017a:	2201      	movs	r2, #1
 801017c:	4619      	mov	r1, r3
 801017e:	2007      	movs	r0, #7
 8010180:	f003 f9aa 	bl	80134d8 <LoRaMacCommandsAddCmd>
                }
                break;
 8010184:	bf00      	nop
 8010186:	e261      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8010188:	78fb      	ldrb	r3, [r7, #3]
 801018a:	1c5a      	adds	r2, r3, #1
 801018c:	70fa      	strb	r2, [r7, #3]
 801018e:	461a      	mov	r2, r3
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	4413      	add	r3, r2
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	f003 030f 	and.w	r3, r3, #15
 801019a:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 801019e:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d104      	bne.n	80101b0 <ProcessMacCommands+0x4f0>
                {
                    delay++;
 80101a6:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80101aa:	3301      	adds	r3, #1
 80101ac:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 80101b0:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80101b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80101b8:	fb02 f303 	mul.w	r3, r2, r3
 80101bc:	461a      	mov	r2, r3
 80101be:	4b69      	ldr	r3, [pc, #420]	; (8010364 <ProcessMacCommands+0x6a4>)
 80101c0:	651a      	str	r2, [r3, #80]	; 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 80101c2:	4b68      	ldr	r3, [pc, #416]	; (8010364 <ProcessMacCommands+0x6a4>)
 80101c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80101c6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80101ca:	4a66      	ldr	r2, [pc, #408]	; (8010364 <ProcessMacCommands+0x6a4>)
 80101cc:	6553      	str	r3, [r2, #84]	; 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 80101ce:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80101d2:	2200      	movs	r2, #0
 80101d4:	4619      	mov	r1, r3
 80101d6:	2008      	movs	r0, #8
 80101d8:	f003 f97e 	bl	80134d8 <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 80101dc:	e236      	b.n	801064c <ProcessMacCommands+0x98c>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 80101de:	78fb      	ldrb	r3, [r7, #3]
 80101e0:	1c5a      	adds	r2, r3, #1
 80101e2:	70fa      	strb	r2, [r7, #3]
 80101e4:	461a      	mov	r2, r3
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	4413      	add	r3, r2
 80101ea:	781b      	ldrb	r3, [r3, #0]
 80101ec:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80101f0:	2300      	movs	r3, #0
 80101f2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80101f6:	2300      	movs	r3, #0
 80101f8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80101fc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8010200:	f003 0320 	and.w	r3, r3, #32
 8010204:	2b00      	cmp	r3, #0
 8010206:	d002      	beq.n	801020e <ProcessMacCommands+0x54e>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8010208:	2301      	movs	r3, #1
 801020a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 801020e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8010212:	f003 0310 	and.w	r3, r3, #16
 8010216:	2b00      	cmp	r3, #0
 8010218:	d002      	beq.n	8010220 <ProcessMacCommands+0x560>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 801021a:	2301      	movs	r3, #1
 801021c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8010220:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8010224:	f003 030f 	and.w	r3, r3, #15
 8010228:	b2db      	uxtb	r3, r3
 801022a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 801022e:	4b4d      	ldr	r3, [pc, #308]	; (8010364 <ProcessMacCommands+0x6a4>)
 8010230:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010234:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8010238:	4611      	mov	r1, r2
 801023a:	4618      	mov	r0, r3
 801023c:	f005 f831 	bl	80152a2 <RegionTxParamSetupReq>
 8010240:	4603      	mov	r3, r0
 8010242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010246:	d03a      	beq.n	80102be <ProcessMacCommands+0x5fe>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8010248:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 801024c:	4b45      	ldr	r3, [pc, #276]	; (8010364 <ProcessMacCommands+0x6a4>)
 801024e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010252:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8010256:	4b43      	ldr	r3, [pc, #268]	; (8010364 <ProcessMacCommands+0x6a4>)
 8010258:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 801025c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010260:	461a      	mov	r2, r3
 8010262:	4b41      	ldr	r3, [pc, #260]	; (8010368 <ProcessMacCommands+0x6a8>)
 8010264:	5c9b      	ldrb	r3, [r3, r2]
 8010266:	4618      	mov	r0, r3
 8010268:	f7f0 fb04 	bl	8000874 <__aeabi_ui2f>
 801026c:	4603      	mov	r3, r0
 801026e:	4a3d      	ldr	r2, [pc, #244]	; (8010364 <ProcessMacCommands+0x6a4>)
 8010270:	6793      	str	r3, [r2, #120]	; 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8010272:	2302      	movs	r3, #2
 8010274:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010278:	4b3a      	ldr	r3, [pc, #232]	; (8010364 <ProcessMacCommands+0x6a4>)
 801027a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 801027e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010282:	4b38      	ldr	r3, [pc, #224]	; (8010364 <ProcessMacCommands+0x6a4>)
 8010284:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010288:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 801028c:	4611      	mov	r1, r2
 801028e:	4618      	mov	r0, r3
 8010290:	f004 fea3 	bl	8014fda <RegionGetPhyParam>
 8010294:	4603      	mov	r3, r0
 8010296:	62bb      	str	r3, [r7, #40]	; 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8010298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801029a:	b25a      	sxtb	r2, r3
 801029c:	4b31      	ldr	r3, [pc, #196]	; (8010364 <ProcessMacCommands+0x6a4>)
 801029e:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80102a2:	4293      	cmp	r3, r2
 80102a4:	bfb8      	it	lt
 80102a6:	4613      	movlt	r3, r2
 80102a8:	b25a      	sxtb	r2, r3
 80102aa:	4b2e      	ldr	r3, [pc, #184]	; (8010364 <ProcessMacCommands+0x6a4>)
 80102ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 80102b0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80102b4:	2200      	movs	r2, #0
 80102b6:	4619      	mov	r1, r3
 80102b8:	2009      	movs	r0, #9
 80102ba:	f003 f90d 	bl	80134d8 <LoRaMacCommandsAddCmd>
                }
                break;
 80102be:	bf00      	nop
 80102c0:	e1c4      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 80102c2:	2303      	movs	r3, #3
 80102c4:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 80102c8:	78fb      	ldrb	r3, [r7, #3]
 80102ca:	1c5a      	adds	r2, r3, #1
 80102cc:	70fa      	strb	r2, [r7, #3]
 80102ce:	461a      	mov	r2, r3
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	4413      	add	r3, r2
 80102d4:	781b      	ldrb	r3, [r3, #0]
 80102d6:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 80102da:	78fb      	ldrb	r3, [r7, #3]
 80102dc:	1c5a      	adds	r2, r3, #1
 80102de:	70fa      	strb	r2, [r7, #3]
 80102e0:	461a      	mov	r2, r3
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	4413      	add	r3, r2
 80102e6:	781b      	ldrb	r3, [r3, #0]
 80102e8:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80102ea:	78fb      	ldrb	r3, [r7, #3]
 80102ec:	1c5a      	adds	r2, r3, #1
 80102ee:	70fa      	strb	r2, [r7, #3]
 80102f0:	461a      	mov	r2, r3
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	4413      	add	r3, r2
 80102f6:	781b      	ldrb	r3, [r3, #0]
 80102f8:	021a      	lsls	r2, r3, #8
 80102fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102fc:	4313      	orrs	r3, r2
 80102fe:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010300:	78fb      	ldrb	r3, [r7, #3]
 8010302:	1c5a      	adds	r2, r3, #1
 8010304:	70fa      	strb	r2, [r7, #3]
 8010306:	461a      	mov	r2, r3
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	4413      	add	r3, r2
 801030c:	781b      	ldrb	r3, [r3, #0]
 801030e:	041a      	lsls	r2, r3, #16
 8010310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010312:	4313      	orrs	r3, r2
 8010314:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8010316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010318:	2264      	movs	r2, #100	; 0x64
 801031a:	fb02 f303 	mul.w	r3, r2, r3
 801031e:	627b      	str	r3, [r7, #36]	; 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 8010320:	4b10      	ldr	r3, [pc, #64]	; (8010364 <ProcessMacCommands+0x6a4>)
 8010322:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010326:	f107 0220 	add.w	r2, r7, #32
 801032a:	4611      	mov	r1, r2
 801032c:	4618      	mov	r0, r3
 801032e:	f004 ffd3 	bl	80152d8 <RegionDlChannelReq>
 8010332:	4603      	mov	r3, r0
 8010334:	b2db      	uxtb	r3, r3
 8010336:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 801033a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801033e:	b25b      	sxtb	r3, r3
 8010340:	2b00      	cmp	r3, #0
 8010342:	db0a      	blt.n	801035a <ProcessMacCommands+0x69a>
                {
                    macCmdPayload[0] = status;
 8010344:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8010348:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 801034c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010350:	2201      	movs	r2, #1
 8010352:	4619      	mov	r1, r3
 8010354:	200a      	movs	r0, #10
 8010356:	f003 f8bf 	bl	80134d8 <LoRaMacCommandsAddCmd>
                    /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                    // Setup indication to inform the application
                    /* SetMlmeScheduleUplinkIndication( ); */
                    /*ST_WORKAROUND_END */
                }
                break;
 801035a:	bf00      	nop
 801035c:	e176      	b.n	801064c <ProcessMacCommands+0x98c>
 801035e:	bf00      	nop
 8010360:	2000077c 	.word	0x2000077c
 8010364:	20000c9c 	.word	0x20000c9c
 8010368:	0801eca4 	.word	0x0801eca4
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 801036c:	2009      	movs	r0, #9
 801036e:	f003 fbdb 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 8010372:	4603      	mov	r3, r0
 8010374:	2b00      	cmp	r3, #0
 8010376:	f000 8084 	beq.w	8010482 <ProcessMacCommands+0x7c2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801037a:	2109      	movs	r1, #9
 801037c:	2000      	movs	r0, #0
 801037e:	f003 fb47 	bl	8013a10 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010382:	f107 0318 	add.w	r3, r7, #24
 8010386:	2200      	movs	r2, #0
 8010388:	601a      	str	r2, [r3, #0]
 801038a:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 801038c:	f107 0310 	add.w	r3, r7, #16
 8010390:	2200      	movs	r2, #0
 8010392:	601a      	str	r2, [r3, #0]
 8010394:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8010396:	f107 0308 	add.w	r3, r7, #8
 801039a:	2200      	movs	r2, #0
 801039c:	601a      	str	r2, [r3, #0]
 801039e:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 80103a0:	78fb      	ldrb	r3, [r7, #3]
 80103a2:	1c5a      	adds	r2, r3, #1
 80103a4:	70fa      	strb	r2, [r7, #3]
 80103a6:	461a      	mov	r2, r3
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	4413      	add	r3, r2
 80103ac:	781b      	ldrb	r3, [r3, #0]
 80103ae:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 80103b0:	78fb      	ldrb	r3, [r7, #3]
 80103b2:	1c5a      	adds	r2, r3, #1
 80103b4:	70fa      	strb	r2, [r7, #3]
 80103b6:	461a      	mov	r2, r3
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	4413      	add	r3, r2
 80103bc:	781b      	ldrb	r3, [r3, #0]
 80103be:	021a      	lsls	r2, r3, #8
 80103c0:	69bb      	ldr	r3, [r7, #24]
 80103c2:	4313      	orrs	r3, r2
 80103c4:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 80103c6:	78fb      	ldrb	r3, [r7, #3]
 80103c8:	1c5a      	adds	r2, r3, #1
 80103ca:	70fa      	strb	r2, [r7, #3]
 80103cc:	461a      	mov	r2, r3
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	4413      	add	r3, r2
 80103d2:	781b      	ldrb	r3, [r3, #0]
 80103d4:	041a      	lsls	r2, r3, #16
 80103d6:	69bb      	ldr	r3, [r7, #24]
 80103d8:	4313      	orrs	r3, r2
 80103da:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80103dc:	78fb      	ldrb	r3, [r7, #3]
 80103de:	1c5a      	adds	r2, r3, #1
 80103e0:	70fa      	strb	r2, [r7, #3]
 80103e2:	461a      	mov	r2, r3
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	4413      	add	r3, r2
 80103e8:	781b      	ldrb	r3, [r3, #0]
 80103ea:	061a      	lsls	r2, r3, #24
 80103ec:	69bb      	ldr	r3, [r7, #24]
 80103ee:	4313      	orrs	r3, r2
 80103f0:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 80103f2:	78fb      	ldrb	r3, [r7, #3]
 80103f4:	1c5a      	adds	r2, r3, #1
 80103f6:	70fa      	strb	r2, [r7, #3]
 80103f8:	461a      	mov	r2, r3
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	4413      	add	r3, r2
 80103fe:	781b      	ldrb	r3, [r3, #0]
 8010400:	b21b      	sxth	r3, r3
 8010402:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8010404:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8010408:	461a      	mov	r2, r3
 801040a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801040e:	fb02 f303 	mul.w	r3, r2, r3
 8010412:	121b      	asrs	r3, r3, #8
 8010414:	b21b      	sxth	r3, r3
 8010416:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8010418:	f107 0310 	add.w	r3, r7, #16
 801041c:	f107 0218 	add.w	r2, r7, #24
 8010420:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010424:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8010428:	693a      	ldr	r2, [r7, #16]
 801042a:	4b8f      	ldr	r3, [pc, #572]	; (8010668 <ProcessMacCommands+0x9a8>)
 801042c:	4413      	add	r3, r2
 801042e:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8010430:	f107 0308 	add.w	r3, r7, #8
 8010434:	4618      	mov	r0, r3
 8010436:	f00b ff77 	bl	801c328 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 801043a:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 801043e:	4b8b      	ldr	r3, [pc, #556]	; (801066c <ProcessMacCommands+0x9ac>)
 8010440:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8010444:	9200      	str	r2, [sp, #0]
 8010446:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 801044a:	f107 0210 	add.w	r2, r7, #16
 801044e:	ca06      	ldmia	r2, {r1, r2}
 8010450:	f00b ff03 	bl	801c25a <SysTimeSub>
 8010454:	f107 0010 	add.w	r0, r7, #16
 8010458:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801045a:	9300      	str	r3, [sp, #0]
 801045c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801045e:	f107 0208 	add.w	r2, r7, #8
 8010462:	ca06      	ldmia	r2, {r1, r2}
 8010464:	f00b fec0 	bl	801c1e8 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8010468:	f107 0310 	add.w	r3, r7, #16
 801046c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010470:	f00b ff2c 	bl	801c2cc <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010474:	f002 fedc 	bl	8013230 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8010478:	4b7c      	ldr	r3, [pc, #496]	; (801066c <ProcessMacCommands+0x9ac>)
 801047a:	2201      	movs	r2, #1
 801047c:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
 8010480:	e0e4      	b.n	801064c <ProcessMacCommands+0x98c>
                }
                else
                {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8010482:	4b7a      	ldr	r3, [pc, #488]	; (801066c <ProcessMacCommands+0x9ac>)
 8010484:	2200      	movs	r2, #0
 8010486:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
#endif /* LORAMAC_VERSION */
                }
                break;
 801048a:	e0df      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 801048c:	200c      	movs	r0, #12
 801048e:	f003 fb4b 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 8010492:	4603      	mov	r3, r0
 8010494:	2b00      	cmp	r3, #0
 8010496:	f000 80d9 	beq.w	801064c <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 801049a:	210c      	movs	r1, #12
 801049c:	2000      	movs	r0, #0
 801049e:	f003 fab7 	bl	8013a10 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 80104a2:	4b72      	ldr	r3, [pc, #456]	; (801066c <ProcessMacCommands+0x9ac>)
 80104a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80104a8:	2b04      	cmp	r3, #4
 80104aa:	f000 80cf 	beq.w	801064c <ProcessMacCommands+0x98c>
 80104ae:	4b6f      	ldr	r3, [pc, #444]	; (801066c <ProcessMacCommands+0x9ac>)
 80104b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80104b4:	2b05      	cmp	r3, #5
 80104b6:	f000 80c9 	beq.w	801064c <ProcessMacCommands+0x98c>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 80104ba:	f002 fe9a 	bl	80131f2 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 80104be:	e0c5      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 80104c0:	2303      	movs	r3, #3
 80104c2:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 80104c6:	2300      	movs	r3, #0
 80104c8:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 80104ca:	78fb      	ldrb	r3, [r7, #3]
 80104cc:	1c5a      	adds	r2, r3, #1
 80104ce:	70fa      	strb	r2, [r7, #3]
 80104d0:	461a      	mov	r2, r3
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	4413      	add	r3, r2
 80104d6:	781b      	ldrb	r3, [r3, #0]
 80104d8:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 80104da:	78fb      	ldrb	r3, [r7, #3]
 80104dc:	1c5a      	adds	r2, r3, #1
 80104de:	70fa      	strb	r2, [r7, #3]
 80104e0:	461a      	mov	r2, r3
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	4413      	add	r3, r2
 80104e6:	781b      	ldrb	r3, [r3, #0]
 80104e8:	021b      	lsls	r3, r3, #8
 80104ea:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80104ec:	4313      	orrs	r3, r2
 80104ee:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80104f0:	78fb      	ldrb	r3, [r7, #3]
 80104f2:	1c5a      	adds	r2, r3, #1
 80104f4:	70fa      	strb	r2, [r7, #3]
 80104f6:	461a      	mov	r2, r3
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	4413      	add	r3, r2
 80104fc:	781b      	ldrb	r3, [r3, #0]
 80104fe:	041b      	lsls	r3, r3, #16
 8010500:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8010502:	4313      	orrs	r3, r2
 8010504:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 8010506:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010508:	2264      	movs	r2, #100	; 0x64
 801050a:	fb02 f303 	mul.w	r3, r2, r3
 801050e:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 8010510:	78fb      	ldrb	r3, [r7, #3]
 8010512:	1c5a      	adds	r2, r3, #1
 8010514:	70fa      	strb	r2, [r7, #3]
 8010516:	461a      	mov	r2, r3
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	4413      	add	r3, r2
 801051c:	781b      	ldrb	r3, [r3, #0]
 801051e:	f003 030f 	and.w	r3, r3, #15
 8010522:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8010526:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801052a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 801052c:	4618      	mov	r0, r3
 801052e:	f002 fe66 	bl	80131fe <LoRaMacClassBPingSlotChannelReq>
 8010532:	4603      	mov	r3, r0
 8010534:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 8010538:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 801053c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8010540:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010544:	2201      	movs	r2, #1
 8010546:	4619      	mov	r1, r3
 8010548:	2011      	movs	r0, #17
 801054a:	f002 ffc5 	bl	80134d8 <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
#endif /* LORAMAC_VERSION */
                break;
 801054e:	e07d      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010550:	200d      	movs	r0, #13
 8010552:	f003 fae9 	bl	8013b28 <LoRaMacConfirmQueueIsCmdActive>
 8010556:	4603      	mov	r3, r0
 8010558:	2b00      	cmp	r3, #0
 801055a:	d077      	beq.n	801064c <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 801055c:	210d      	movs	r1, #13
 801055e:	2000      	movs	r0, #0
 8010560:	f003 fa56 	bl	8013a10 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8010564:	2300      	movs	r3, #0
 8010566:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 801056a:	2300      	movs	r3, #0
 801056c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010570:	78fb      	ldrb	r3, [r7, #3]
 8010572:	1c5a      	adds	r2, r3, #1
 8010574:	70fa      	strb	r2, [r7, #3]
 8010576:	461a      	mov	r2, r3
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	4413      	add	r3, r2
 801057c:	781b      	ldrb	r3, [r3, #0]
 801057e:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010582:	78fb      	ldrb	r3, [r7, #3]
 8010584:	1c5a      	adds	r2, r3, #1
 8010586:	70fa      	strb	r2, [r7, #3]
 8010588:	461a      	mov	r2, r3
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	4413      	add	r3, r2
 801058e:	781b      	ldrb	r3, [r3, #0]
 8010590:	021b      	lsls	r3, r3, #8
 8010592:	b21a      	sxth	r2, r3
 8010594:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 8010598:	4313      	orrs	r3, r2
 801059a:	b21b      	sxth	r3, r3
 801059c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 80105a0:	78fb      	ldrb	r3, [r7, #3]
 80105a2:	1c5a      	adds	r2, r3, #1
 80105a4:	70fa      	strb	r2, [r7, #3]
 80105a6:	461a      	mov	r2, r3
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	4413      	add	r3, r2
 80105ac:	781b      	ldrb	r3, [r3, #0]
 80105ae:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80105b2:	4b2f      	ldr	r3, [pc, #188]	; (8010670 <ProcessMacCommands+0x9b0>)
 80105b4:	681a      	ldr	r2, [r3, #0]
 80105b6:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 80105ba:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80105be:	4618      	mov	r0, r3
 80105c0:	f002 fe29 	bl	8013216 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 80105c4:	e042      	b.n	801064c <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 80105c6:	2300      	movs	r3, #0
 80105c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 80105cc:	78fb      	ldrb	r3, [r7, #3]
 80105ce:	1c5a      	adds	r2, r3, #1
 80105d0:	70fa      	strb	r2, [r7, #3]
 80105d2:	461a      	mov	r2, r3
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	4413      	add	r3, r2
 80105d8:	781b      	ldrb	r3, [r3, #0]
 80105da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80105de:	78fb      	ldrb	r3, [r7, #3]
 80105e0:	1c5a      	adds	r2, r3, #1
 80105e2:	70fa      	strb	r2, [r7, #3]
 80105e4:	461a      	mov	r2, r3
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	4413      	add	r3, r2
 80105ea:	781b      	ldrb	r3, [r3, #0]
 80105ec:	021b      	lsls	r3, r3, #8
 80105ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80105f2:	4313      	orrs	r3, r2
 80105f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80105f8:	78fb      	ldrb	r3, [r7, #3]
 80105fa:	1c5a      	adds	r2, r3, #1
 80105fc:	70fa      	strb	r2, [r7, #3]
 80105fe:	461a      	mov	r2, r3
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	4413      	add	r3, r2
 8010604:	781b      	ldrb	r3, [r3, #0]
 8010606:	041b      	lsls	r3, r3, #16
 8010608:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801060c:	4313      	orrs	r3, r2
 801060e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 8010612:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010616:	2264      	movs	r2, #100	; 0x64
 8010618:	fb02 f303 	mul.w	r3, r2, r3
 801061c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8010620:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8010624:	f002 fe0a 	bl	801323c <LoRaMacClassBBeaconFreqReq>
 8010628:	4603      	mov	r3, r0
 801062a:	2b00      	cmp	r3, #0
 801062c:	d003      	beq.n	8010636 <ProcessMacCommands+0x976>
                    {
                        macCmdPayload[0] = 1;
 801062e:	2301      	movs	r3, #1
 8010630:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8010634:	e002      	b.n	801063c <ProcessMacCommands+0x97c>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8010636:	2300      	movs	r3, #0
 8010638:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 801063c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8010640:	2201      	movs	r2, #1
 8010642:	4619      	mov	r1, r3
 8010644:	2013      	movs	r0, #19
 8010646:	f002 ff47 	bl	80134d8 <LoRaMacCommandsAddCmd>
                }
                break;
 801064a:	bf00      	nop
    while( macIndex < commandsSize )
 801064c:	78fa      	ldrb	r2, [r7, #3]
 801064e:	78bb      	ldrb	r3, [r7, #2]
 8010650:	429a      	cmp	r2, r3
 8010652:	f4ff ab57 	bcc.w	800fd04 <ProcessMacCommands+0x44>
 8010656:	e004      	b.n	8010662 <ProcessMacCommands+0x9a2>
        return;
 8010658:	bf00      	nop
 801065a:	e002      	b.n	8010662 <ProcessMacCommands+0x9a2>
            return;
 801065c:	bf00      	nop
 801065e:	e000      	b.n	8010662 <ProcessMacCommands+0x9a2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8010660:	bf00      	nop
        }
    }
}
 8010662:	378c      	adds	r7, #140	; 0x8c
 8010664:	46bd      	mov	sp, r7
 8010666:	bd90      	pop	{r4, r7, pc}
 8010668:	12d53d80 	.word	0x12d53d80
 801066c:	2000077c 	.word	0x2000077c
 8010670:	2000184c 	.word	0x2000184c

08010674 <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b08e      	sub	sp, #56	; 0x38
 8010678:	af02      	add	r7, sp, #8
 801067a:	60f8      	str	r0, [r7, #12]
 801067c:	607a      	str	r2, [r7, #4]
 801067e:	461a      	mov	r2, r3
 8010680:	460b      	mov	r3, r1
 8010682:	72fb      	strb	r3, [r7, #11]
 8010684:	4613      	mov	r3, r2
 8010686:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010688:	2303      	movs	r3, #3
 801068a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 801068e:	4b66      	ldr	r3, [pc, #408]	; (8010828 <Send+0x1b4>)
 8010690:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010694:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8010698:	4b63      	ldr	r3, [pc, #396]	; (8010828 <Send+0x1b4>)
 801069a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801069e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80106a2:	4b61      	ldr	r3, [pc, #388]	; (8010828 <Send+0x1b4>)
 80106a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106a6:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80106a8:	4b5f      	ldr	r3, [pc, #380]	; (8010828 <Send+0x1b4>)
 80106aa:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d101      	bne.n	80106b6 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 80106b2:	2307      	movs	r3, #7
 80106b4:	e0b4      	b.n	8010820 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 80106b6:	4b5c      	ldr	r3, [pc, #368]	; (8010828 <Send+0x1b4>)
 80106b8:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d102      	bne.n	80106c6 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 80106c0:	4b59      	ldr	r3, [pc, #356]	; (8010828 <Send+0x1b4>)
 80106c2:	2200      	movs	r2, #0
 80106c4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    fCtrl.Value = 0;
 80106c6:	2300      	movs	r3, #0
 80106c8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 80106cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80106d0:	f36f 0303 	bfc	r3, #0, #4
 80106d4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 80106d8:	4b53      	ldr	r3, [pc, #332]	; (8010828 <Send+0x1b4>)
 80106da:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 80106de:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80106e2:	f362 13c7 	bfi	r3, r2, #7, #1
 80106e6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80106ea:	4b4f      	ldr	r3, [pc, #316]	; (8010828 <Send+0x1b4>)
 80106ec:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80106f0:	2b01      	cmp	r3, #1
 80106f2:	d106      	bne.n	8010702 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80106f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80106f8:	f043 0310 	orr.w	r3, r3, #16
 80106fc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8010700:	e005      	b.n	801070e <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8010702:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010706:	f36f 1304 	bfc	r3, #4, #1
 801070a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 801070e:	4b46      	ldr	r3, [pc, #280]	; (8010828 <Send+0x1b4>)
 8010710:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8010714:	2b00      	cmp	r3, #0
 8010716:	d005      	beq.n	8010724 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8010718:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801071c:	f043 0320 	orr.w	r3, r3, #32
 8010720:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    adrNext.Region = Nvm.MacGroup2.Region;

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.UpdateChanMask = true;
 8010724:	2301      	movs	r3, #1
 8010726:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8010728:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801072c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8010730:	b2db      	uxtb	r3, r3
 8010732:	2b00      	cmp	r3, #0
 8010734:	bf14      	ite	ne
 8010736:	2301      	movne	r3, #1
 8010738:	2300      	moveq	r3, #0
 801073a:	b2db      	uxtb	r3, r3
 801073c:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801073e:	4b3a      	ldr	r3, [pc, #232]	; (8010828 <Send+0x1b4>)
 8010740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010742:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8010744:	4b39      	ldr	r3, [pc, #228]	; (801082c <Send+0x1b8>)
 8010746:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 801074a:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 801074c:	4b37      	ldr	r3, [pc, #220]	; (801082c <Send+0x1b8>)
 801074e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8010752:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010754:	4b34      	ldr	r3, [pc, #208]	; (8010828 <Send+0x1b4>)
 8010756:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801075a:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 801075e:	4b32      	ldr	r3, [pc, #200]	; (8010828 <Send+0x1b4>)
 8010760:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8010764:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8010768:	4b2f      	ldr	r3, [pc, #188]	; (8010828 <Send+0x1b4>)
 801076a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 801076e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010772:	4b2d      	ldr	r3, [pc, #180]	; (8010828 <Send+0x1b4>)
 8010774:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8010778:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 801077c:	4b2a      	ldr	r3, [pc, #168]	; (8010828 <Send+0x1b4>)
 801077e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010782:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8010786:	f107 0014 	add.w	r0, r7, #20
 801078a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801078e:	9300      	str	r3, [sp, #0]
 8010790:	4b27      	ldr	r3, [pc, #156]	; (8010830 <Send+0x1bc>)
 8010792:	4a28      	ldr	r2, [pc, #160]	; (8010834 <Send+0x1c0>)
 8010794:	4928      	ldr	r1, [pc, #160]	; (8010838 <Send+0x1c4>)
 8010796:	f002 fbcb 	bl	8012f30 <LoRaMacAdrCalcNext>
 801079a:	4603      	mov	r3, r0
 801079c:	461a      	mov	r2, r3
 801079e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80107a2:	f362 1386 	bfi	r3, r2, #6, #1
 80107a6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80107aa:	7afa      	ldrb	r2, [r7, #11]
 80107ac:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80107b0:	893b      	ldrh	r3, [r7, #8]
 80107b2:	9300      	str	r3, [sp, #0]
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	68f8      	ldr	r0, [r7, #12]
 80107b8:	f000 fc42 	bl	8011040 <PrepareFrame>
 80107bc:	4603      	mov	r3, r0
 80107be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 80107c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d003      	beq.n	80107d2 <Send+0x15e>
 80107ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80107ce:	2b0a      	cmp	r3, #10
 80107d0:	d107      	bne.n	80107e2 <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 80107d2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80107d6:	4618      	mov	r0, r3
 80107d8:	f000 f96e 	bl	8010ab8 <ScheduleTx>
 80107dc:	4603      	mov	r3, r0
 80107de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 80107e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d00a      	beq.n	8010800 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 80107ea:	4a0f      	ldr	r2, [pc, #60]	; (8010828 <Send+0x1b4>)
 80107ec:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80107f0:	f882 3039 	strb.w	r3, [r2, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 80107f4:	4a0c      	ldr	r2, [pc, #48]	; (8010828 <Send+0x1b4>)
 80107f6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80107fa:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 80107fe:	e00d      	b.n	801081c <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8010800:	4b09      	ldr	r3, [pc, #36]	; (8010828 <Send+0x1b4>)
 8010802:	2200      	movs	r2, #0
 8010804:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8010808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801080a:	4a07      	ldr	r2, [pc, #28]	; (8010828 <Send+0x1b4>)
 801080c:	6293      	str	r3, [r2, #40]	; 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801080e:	f002 fedb 	bl	80135c8 <LoRaMacCommandsRemoveNoneStickyCmds>
 8010812:	4603      	mov	r3, r0
 8010814:	2b00      	cmp	r3, #0
 8010816:	d001      	beq.n	801081c <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010818:	2313      	movs	r3, #19
 801081a:	e001      	b.n	8010820 <Send+0x1ac>
        }
    }
    return status;
 801081c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010820:	4618      	mov	r0, r3
 8010822:	3730      	adds	r7, #48	; 0x30
 8010824:	46bd      	mov	sp, r7
 8010826:	bd80      	pop	{r7, pc}
 8010828:	20000c9c 	.word	0x20000c9c
 801082c:	2000077c 	.word	0x2000077c
 8010830:	20000cfc 	.word	0x20000cfc
 8010834:	20000cd4 	.word	0x20000cd4
 8010838:	20000cd5 	.word	0x20000cd5

0801083c <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b084      	sub	sp, #16
 8010840:	af00      	add	r7, sp, #0
 8010842:	4603      	mov	r3, r0
 8010844:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8010846:	2300      	movs	r3, #0
 8010848:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 801084a:	2300      	movs	r3, #0
 801084c:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 801084e:	2301      	movs	r3, #1
 8010850:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8010852:	79fb      	ldrb	r3, [r7, #7]
 8010854:	2bff      	cmp	r3, #255	; 0xff
 8010856:	d129      	bne.n	80108ac <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8010858:	2000      	movs	r0, #0
 801085a:	f7ff f90f 	bl	800fa7c <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 801085e:	4b1a      	ldr	r3, [pc, #104]	; (80108c8 <SendReJoinReq+0x8c>)
 8010860:	2200      	movs	r2, #0
 8010862:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8010866:	4b18      	ldr	r3, [pc, #96]	; (80108c8 <SendReJoinReq+0x8c>)
 8010868:	4a18      	ldr	r2, [pc, #96]	; (80108cc <SendReJoinReq+0x90>)
 801086a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 801086e:	4b16      	ldr	r3, [pc, #88]	; (80108c8 <SendReJoinReq+0x8c>)
 8010870:	22ff      	movs	r2, #255	; 0xff
 8010872:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8010876:	7b3b      	ldrb	r3, [r7, #12]
 8010878:	f36f 1347 	bfc	r3, #5, #3
 801087c:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 801087e:	7b3a      	ldrb	r2, [r7, #12]
 8010880:	4b11      	ldr	r3, [pc, #68]	; (80108c8 <SendReJoinReq+0x8c>)
 8010882:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 8010886:	f7fc f875 	bl	800c974 <SecureElementGetJoinEui>
 801088a:	4603      	mov	r3, r0
 801088c:	2208      	movs	r2, #8
 801088e:	4619      	mov	r1, r3
 8010890:	480f      	ldr	r0, [pc, #60]	; (80108d0 <SendReJoinReq+0x94>)
 8010892:	f008 f9a0 	bl	8018bd6 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 8010896:	f7fc f84b 	bl	800c930 <SecureElementGetDevEui>
 801089a:	4603      	mov	r3, r0
 801089c:	2208      	movs	r2, #8
 801089e:	4619      	mov	r1, r3
 80108a0:	480c      	ldr	r0, [pc, #48]	; (80108d4 <SendReJoinReq+0x98>)
 80108a2:	f008 f998 	bl	8018bd6 <memcpy1>

            allowDelayedTx = false;
 80108a6:	2300      	movs	r3, #0
 80108a8:	73fb      	strb	r3, [r7, #15]

            break;
 80108aa:	e002      	b.n	80108b2 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80108ac:	2302      	movs	r3, #2
 80108ae:	73bb      	strb	r3, [r7, #14]
            break;
 80108b0:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 80108b2:	7bfb      	ldrb	r3, [r7, #15]
 80108b4:	4618      	mov	r0, r3
 80108b6:	f000 f8ff 	bl	8010ab8 <ScheduleTx>
 80108ba:	4603      	mov	r3, r0
 80108bc:	73bb      	strb	r3, [r7, #14]
    return status;
 80108be:	7bbb      	ldrb	r3, [r7, #14]
}
 80108c0:	4618      	mov	r0, r3
 80108c2:	3710      	adds	r7, #16
 80108c4:	46bd      	mov	sp, r7
 80108c6:	bd80      	pop	{r7, pc}
 80108c8:	2000077c 	.word	0x2000077c
 80108cc:	2000077e 	.word	0x2000077e
 80108d0:	2000088a 	.word	0x2000088a
 80108d4:	20000892 	.word	0x20000892

080108d8 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 80108d8:	b580      	push	{r7, lr}
 80108da:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80108dc:	f002 fc38 	bl	8013150 <LoRaMacClassBIsBeaconExpected>
 80108e0:	4603      	mov	r3, r0
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d001      	beq.n	80108ea <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 80108e6:	230e      	movs	r3, #14
 80108e8:	e013      	b.n	8010912 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80108ea:	4b0b      	ldr	r3, [pc, #44]	; (8010918 <CheckForClassBCollision+0x40>)
 80108ec:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80108f0:	2b01      	cmp	r3, #1
 80108f2:	d10d      	bne.n	8010910 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80108f4:	f002 fc33 	bl	801315e <LoRaMacClassBIsPingExpected>
 80108f8:	4603      	mov	r3, r0
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d001      	beq.n	8010902 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 80108fe:	230f      	movs	r3, #15
 8010900:	e007      	b.n	8010912 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010902:	f002 fc33 	bl	801316c <LoRaMacClassBIsMulticastExpected>
 8010906:	4603      	mov	r3, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	d001      	beq.n	8010910 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801090c:	230f      	movs	r3, #15
 801090e:	e000      	b.n	8010912 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8010910:	2300      	movs	r3, #0
}
 8010912:	4618      	mov	r0, r3
 8010914:	bd80      	pop	{r7, pc}
 8010916:	bf00      	nop
 8010918:	20000c9c 	.word	0x20000c9c

0801091c <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 801091c:	b590      	push	{r4, r7, lr}
 801091e:	b083      	sub	sp, #12
 8010920:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010922:	4b2d      	ldr	r3, [pc, #180]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010924:	f893 4040 	ldrb.w	r4, [r3, #64]	; 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010928:	4b2b      	ldr	r3, [pc, #172]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 801092a:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 801092e:	4b2a      	ldr	r3, [pc, #168]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010930:	f893 1075 	ldrb.w	r1, [r3, #117]	; 0x75
 8010934:	4b28      	ldr	r3, [pc, #160]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010936:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 801093a:	4b27      	ldr	r3, [pc, #156]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 801093c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010940:	b25b      	sxtb	r3, r3
 8010942:	f004 fd2d 	bl	80153a0 <RegionApplyDrOffset>
 8010946:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010948:	b259      	sxtb	r1, r3
 801094a:	4b23      	ldr	r3, [pc, #140]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 801094c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010950:	4b21      	ldr	r3, [pc, #132]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010954:	4821      	ldr	r0, [pc, #132]	; (80109dc <ComputeRxWindowParameters+0xc0>)
 8010956:	9000      	str	r0, [sp, #0]
 8010958:	4620      	mov	r0, r4
 801095a:	f004 fbe2 	bl	8015122 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801095e:	4b1e      	ldr	r3, [pc, #120]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010960:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8010964:	4b1c      	ldr	r3, [pc, #112]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010966:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801096a:	b259      	sxtb	r1, r3
 801096c:	4b1a      	ldr	r3, [pc, #104]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 801096e:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010972:	4b19      	ldr	r3, [pc, #100]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010976:	4c1a      	ldr	r4, [pc, #104]	; (80109e0 <ComputeRxWindowParameters+0xc4>)
 8010978:	9400      	str	r4, [sp, #0]
 801097a:	f004 fbd2 	bl	8015122 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801097e:	4b16      	ldr	r3, [pc, #88]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010982:	4a18      	ldr	r2, [pc, #96]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 8010984:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8010988:	4413      	add	r3, r2
 801098a:	4a16      	ldr	r2, [pc, #88]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 801098c:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010990:	4b11      	ldr	r3, [pc, #68]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 8010992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010994:	4a13      	ldr	r2, [pc, #76]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 8010996:	f8d2 23dc 	ldr.w	r2, [r2, #988]	; 0x3dc
 801099a:	4413      	add	r3, r2
 801099c:	4a11      	ldr	r2, [pc, #68]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 801099e:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80109a2:	4b0d      	ldr	r3, [pc, #52]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 80109a4:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d111      	bne.n	80109d0 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80109ac:	4b0a      	ldr	r3, [pc, #40]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 80109ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80109b0:	4a0c      	ldr	r2, [pc, #48]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 80109b2:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 80109b6:	4413      	add	r3, r2
 80109b8:	4a0a      	ldr	r2, [pc, #40]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 80109ba:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80109be:	4b06      	ldr	r3, [pc, #24]	; (80109d8 <ComputeRxWindowParameters+0xbc>)
 80109c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80109c2:	4a08      	ldr	r2, [pc, #32]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 80109c4:	f8d2 23dc 	ldr.w	r2, [r2, #988]	; 0x3dc
 80109c8:	4413      	add	r3, r2
 80109ca:	4a06      	ldr	r2, [pc, #24]	; (80109e4 <ComputeRxWindowParameters+0xc8>)
 80109cc:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 80109d0:	bf00      	nop
 80109d2:	3704      	adds	r7, #4
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd90      	pop	{r4, r7, pc}
 80109d8:	20000c9c 	.word	0x20000c9c
 80109dc:	20000b34 	.word	0x20000b34
 80109e0:	20000b4c 	.word	0x20000b4c
 80109e4:	2000077c 	.word	0x2000077c

080109e8 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 80109e8:	b580      	push	{r7, lr}
 80109ea:	b082      	sub	sp, #8
 80109ec:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 80109ee:	2300      	movs	r3, #0
 80109f0:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 80109f2:	4b13      	ldr	r3, [pc, #76]	; (8010a40 <VerifyTxFrame+0x58>)
 80109f4:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d01b      	beq.n	8010a34 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80109fc:	1d3b      	adds	r3, r7, #4
 80109fe:	4618      	mov	r0, r3
 8010a00:	f002 fe28 	bl	8013654 <LoRaMacCommandsGetSizeSerializedCmds>
 8010a04:	4603      	mov	r3, r0
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d001      	beq.n	8010a0e <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010a0a:	2313      	movs	r3, #19
 8010a0c:	e013      	b.n	8010a36 <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8010a0e:	4b0d      	ldr	r3, [pc, #52]	; (8010a44 <VerifyTxFrame+0x5c>)
 8010a10:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8010a14:	4a0a      	ldr	r2, [pc, #40]	; (8010a40 <VerifyTxFrame+0x58>)
 8010a16:	f992 1039 	ldrsb.w	r1, [r2, #57]	; 0x39
 8010a1a:	687a      	ldr	r2, [r7, #4]
 8010a1c:	b2d2      	uxtb	r2, r2
 8010a1e:	4618      	mov	r0, r3
 8010a20:	f7ff f926 	bl	800fc70 <ValidatePayloadLength>
 8010a24:	4603      	mov	r3, r0
 8010a26:	f083 0301 	eor.w	r3, r3, #1
 8010a2a:	b2db      	uxtb	r3, r3
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d001      	beq.n	8010a34 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8010a30:	2308      	movs	r3, #8
 8010a32:	e000      	b.n	8010a36 <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8010a34:	2300      	movs	r3, #0
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	3708      	adds	r7, #8
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	bd80      	pop	{r7, pc}
 8010a3e:	bf00      	nop
 8010a40:	20000c9c 	.word	0x20000c9c
 8010a44:	2000077c 	.word	0x2000077c

08010a48 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b082      	sub	sp, #8
 8010a4c:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8010a4e:	4b18      	ldr	r3, [pc, #96]	; (8010ab0 <SerializeTxFrame+0x68>)
 8010a50:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d002      	beq.n	8010a5e <SerializeTxFrame+0x16>
 8010a58:	2b04      	cmp	r3, #4
 8010a5a:	d011      	beq.n	8010a80 <SerializeTxFrame+0x38>
 8010a5c:	e021      	b.n	8010aa2 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010a5e:	4815      	ldr	r0, [pc, #84]	; (8010ab4 <SerializeTxFrame+0x6c>)
 8010a60:	f004 f92d 	bl	8014cbe <LoRaMacSerializerJoinRequest>
 8010a64:	4603      	mov	r3, r0
 8010a66:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010a68:	79fb      	ldrb	r3, [r7, #7]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d001      	beq.n	8010a72 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010a6e:	2311      	movs	r3, #17
 8010a70:	e01a      	b.n	8010aa8 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010a72:	4b0f      	ldr	r3, [pc, #60]	; (8010ab0 <SerializeTxFrame+0x68>)
 8010a74:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010a78:	b29a      	uxth	r2, r3
 8010a7a:	4b0d      	ldr	r3, [pc, #52]	; (8010ab0 <SerializeTxFrame+0x68>)
 8010a7c:	801a      	strh	r2, [r3, #0]
            break;
 8010a7e:	e012      	b.n	8010aa6 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8010a80:	480c      	ldr	r0, [pc, #48]	; (8010ab4 <SerializeTxFrame+0x6c>)
 8010a82:	f004 f99e 	bl	8014dc2 <LoRaMacSerializerData>
 8010a86:	4603      	mov	r3, r0
 8010a88:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010a8a:	79fb      	ldrb	r3, [r7, #7]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d001      	beq.n	8010a94 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010a90:	2311      	movs	r3, #17
 8010a92:	e009      	b.n	8010aa8 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010a94:	4b06      	ldr	r3, [pc, #24]	; (8010ab0 <SerializeTxFrame+0x68>)
 8010a96:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010a9a:	b29a      	uxth	r2, r3
 8010a9c:	4b04      	ldr	r3, [pc, #16]	; (8010ab0 <SerializeTxFrame+0x68>)
 8010a9e:	801a      	strh	r2, [r3, #0]
            break;
 8010aa0:	e001      	b.n	8010aa6 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010aa2:	2303      	movs	r3, #3
 8010aa4:	e000      	b.n	8010aa8 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8010aa6:	2300      	movs	r3, #0
}
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	3708      	adds	r7, #8
 8010aac:	46bd      	mov	sp, r7
 8010aae:	bd80      	pop	{r7, pc}
 8010ab0:	2000077c 	.word	0x2000077c
 8010ab4:	20000884 	.word	0x20000884

08010ab8 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b090      	sub	sp, #64	; 0x40
 8010abc:	af02      	add	r7, sp, #8
 8010abe:	4603      	mov	r3, r0
 8010ac0:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010ac2:	2303      	movs	r3, #3
 8010ac4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8010ac8:	f7ff ff06 	bl	80108d8 <CheckForClassBCollision>
 8010acc:	4603      	mov	r3, r0
 8010ace:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010ad2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d002      	beq.n	8010ae0 <ScheduleTx+0x28>
    {
        return status;
 8010ada:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010ade:	e08f      	b.n	8010c00 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 8010ae0:	f000 f8f4 	bl	8010ccc <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8010ae4:	f7ff ffb0 	bl	8010a48 <SerializeTxFrame>
 8010ae8:	4603      	mov	r3, r0
 8010aea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010aee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d002      	beq.n	8010afc <ScheduleTx+0x44>
    {
        return status;
 8010af6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010afa:	e081      	b.n	8010c00 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8010afc:	4b42      	ldr	r3, [pc, #264]	; (8010c08 <ScheduleTx+0x150>)
 8010afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b00:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010b02:	4b41      	ldr	r3, [pc, #260]	; (8010c08 <ScheduleTx+0x150>)
 8010b04:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8010b08:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8010b0a:	4b3f      	ldr	r3, [pc, #252]	; (8010c08 <ScheduleTx+0x150>)
 8010b0c:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8010b10:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8010b12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010b16:	4618      	mov	r0, r3
 8010b18:	f00b fc3e 	bl	801c398 <SysTimeGetMcuTime>
 8010b1c:	4638      	mov	r0, r7
 8010b1e:	4b3a      	ldr	r3, [pc, #232]	; (8010c08 <ScheduleTx+0x150>)
 8010b20:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8010b24:	9200      	str	r2, [sp, #0]
 8010b26:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8010b2a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8010b2e:	ca06      	ldmia	r2, {r1, r2}
 8010b30:	f00b fb93 	bl	801c25a <SysTimeSub>
 8010b34:	f107 0320 	add.w	r3, r7, #32
 8010b38:	463a      	mov	r2, r7
 8010b3a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010b3e:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8010b42:	4b31      	ldr	r3, [pc, #196]	; (8010c08 <ScheduleTx+0x150>)
 8010b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b46:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8010b48:	2300      	movs	r3, #0
 8010b4a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 8010b4e:	2301      	movs	r3, #1
 8010b50:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8010b52:	4b2e      	ldr	r3, [pc, #184]	; (8010c0c <ScheduleTx+0x154>)
 8010b54:	881b      	ldrh	r3, [r3, #0]
 8010b56:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010b58:	4b2b      	ldr	r3, [pc, #172]	; (8010c08 <ScheduleTx+0x150>)
 8010b5a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d104      	bne.n	8010b6c <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8010b62:	2301      	movs	r3, #1
 8010b64:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 8010b68:	2300      	movs	r3, #0
 8010b6a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8010b6c:	4b26      	ldr	r3, [pc, #152]	; (8010c08 <ScheduleTx+0x150>)
 8010b6e:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8010b72:	f107 0114 	add.w	r1, r7, #20
 8010b76:	4b26      	ldr	r3, [pc, #152]	; (8010c10 <ScheduleTx+0x158>)
 8010b78:	9300      	str	r3, [sp, #0]
 8010b7a:	4b26      	ldr	r3, [pc, #152]	; (8010c14 <ScheduleTx+0x15c>)
 8010b7c:	4a26      	ldr	r2, [pc, #152]	; (8010c18 <ScheduleTx+0x160>)
 8010b7e:	f004 fbec 	bl	801535a <RegionNextChannel>
 8010b82:	4603      	mov	r3, r0
 8010b84:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8010b88:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d022      	beq.n	8010bd6 <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 8010b90:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010b94:	2b0b      	cmp	r3, #11
 8010b96:	d11b      	bne.n	8010bd0 <ScheduleTx+0x118>
 8010b98:	7bfb      	ldrb	r3, [r7, #15]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d018      	beq.n	8010bd0 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8010b9e:	4b1b      	ldr	r3, [pc, #108]	; (8010c0c <ScheduleTx+0x154>)
 8010ba0:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d011      	beq.n	8010bcc <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8010ba8:	4b18      	ldr	r3, [pc, #96]	; (8010c0c <ScheduleTx+0x154>)
 8010baa:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010bae:	f043 0320 	orr.w	r3, r3, #32
 8010bb2:	4a16      	ldr	r2, [pc, #88]	; (8010c0c <ScheduleTx+0x154>)
 8010bb4:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8010bb8:	4b14      	ldr	r3, [pc, #80]	; (8010c0c <ScheduleTx+0x154>)
 8010bba:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 8010bbe:	4619      	mov	r1, r3
 8010bc0:	4816      	ldr	r0, [pc, #88]	; (8010c1c <ScheduleTx+0x164>)
 8010bc2:	f00c f885 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 8010bc6:	4815      	ldr	r0, [pc, #84]	; (8010c1c <ScheduleTx+0x164>)
 8010bc8:	f00b ffa4 	bl	801cb14 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8010bcc:	2300      	movs	r3, #0
 8010bce:	e017      	b.n	8010c00 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8010bd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010bd4:	e014      	b.n	8010c00 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8010bd6:	f7ff fea1 	bl	801091c <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8010bda:	f7ff ff05 	bl	80109e8 <VerifyTxFrame>
 8010bde:	4603      	mov	r3, r0
 8010be0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8010be4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d002      	beq.n	8010bf2 <ScheduleTx+0x13a>
    {
        return status;
 8010bec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010bf0:	e006      	b.n	8010c00 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8010bf2:	4b06      	ldr	r3, [pc, #24]	; (8010c0c <ScheduleTx+0x154>)
 8010bf4:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	f000 fb3d 	bl	8011278 <SendFrameOnChannel>
 8010bfe:	4603      	mov	r3, r0
}
 8010c00:	4618      	mov	r0, r3
 8010c02:	3738      	adds	r7, #56	; 0x38
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bd80      	pop	{r7, pc}
 8010c08:	20000c9c 	.word	0x20000c9c
 8010c0c:	2000077c 	.word	0x2000077c
 8010c10:	20000ccc 	.word	0x20000ccc
 8010c14:	20000c14 	.word	0x20000c14
 8010c18:	20000b9b 	.word	0x20000b9b
 8010c1c:	20000ae4 	.word	0x20000ae4

08010c20 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b084      	sub	sp, #16
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	4603      	mov	r3, r0
 8010c28:	460a      	mov	r2, r1
 8010c2a:	71fb      	strb	r3, [r7, #7]
 8010c2c:	4613      	mov	r3, r2
 8010c2e:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8010c30:	2312      	movs	r3, #18
 8010c32:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8010c34:	2300      	movs	r3, #0
 8010c36:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8010c38:	4b22      	ldr	r3, [pc, #136]	; (8010cc4 <SecureFrame+0xa4>)
 8010c3a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d002      	beq.n	8010c48 <SecureFrame+0x28>
 8010c42:	2b04      	cmp	r3, #4
 8010c44:	d011      	beq.n	8010c6a <SecureFrame+0x4a>
 8010c46:	e036      	b.n	8010cb6 <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010c48:	481f      	ldr	r0, [pc, #124]	; (8010cc8 <SecureFrame+0xa8>)
 8010c4a:	f003 fc07 	bl	801445c <LoRaMacCryptoPrepareJoinRequest>
 8010c4e:	4603      	mov	r3, r0
 8010c50:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010c52:	7bfb      	ldrb	r3, [r7, #15]
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d001      	beq.n	8010c5c <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010c58:	2311      	movs	r3, #17
 8010c5a:	e02f      	b.n	8010cbc <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010c5c:	4b19      	ldr	r3, [pc, #100]	; (8010cc4 <SecureFrame+0xa4>)
 8010c5e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010c62:	b29a      	uxth	r2, r3
 8010c64:	4b17      	ldr	r3, [pc, #92]	; (8010cc4 <SecureFrame+0xa4>)
 8010c66:	801a      	strh	r2, [r3, #0]
            break;
 8010c68:	e027      	b.n	8010cba <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010c6a:	f107 0308 	add.w	r3, r7, #8
 8010c6e:	4618      	mov	r0, r3
 8010c70:	f003 fb38 	bl	80142e4 <LoRaMacCryptoGetFCntUp>
 8010c74:	4603      	mov	r3, r0
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d001      	beq.n	8010c7e <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010c7a:	2312      	movs	r3, #18
 8010c7c:	e01e      	b.n	8010cbc <SecureFrame+0x9c>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8010c7e:	4b11      	ldr	r3, [pc, #68]	; (8010cc4 <SecureFrame+0xa4>)
 8010c80:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d002      	beq.n	8010c8e <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8010c88:	68bb      	ldr	r3, [r7, #8]
 8010c8a:	3b01      	subs	r3, #1
 8010c8c:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8010c8e:	68b8      	ldr	r0, [r7, #8]
 8010c90:	79ba      	ldrb	r2, [r7, #6]
 8010c92:	79f9      	ldrb	r1, [r7, #7]
 8010c94:	4b0c      	ldr	r3, [pc, #48]	; (8010cc8 <SecureFrame+0xa8>)
 8010c96:	f003 fcf3 	bl	8014680 <LoRaMacCryptoSecureMessage>
 8010c9a:	4603      	mov	r3, r0
 8010c9c:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010c9e:	7bfb      	ldrb	r3, [r7, #15]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d001      	beq.n	8010ca8 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010ca4:	2311      	movs	r3, #17
 8010ca6:	e009      	b.n	8010cbc <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010ca8:	4b06      	ldr	r3, [pc, #24]	; (8010cc4 <SecureFrame+0xa4>)
 8010caa:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8010cae:	b29a      	uxth	r2, r3
 8010cb0:	4b04      	ldr	r3, [pc, #16]	; (8010cc4 <SecureFrame+0xa4>)
 8010cb2:	801a      	strh	r2, [r3, #0]
            break;
 8010cb4:	e001      	b.n	8010cba <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010cb6:	2303      	movs	r3, #3
 8010cb8:	e000      	b.n	8010cbc <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8010cba:	2300      	movs	r3, #0
}
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	3710      	adds	r7, #16
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	bd80      	pop	{r7, pc}
 8010cc4:	2000077c 	.word	0x2000077c
 8010cc8:	20000884 	.word	0x20000884

08010ccc <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8010ccc:	b480      	push	{r7}
 8010cce:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8010cd0:	4b09      	ldr	r3, [pc, #36]	; (8010cf8 <CalculateBackOff+0x2c>)
 8010cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d10a      	bne.n	8010cee <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8010cd8:	4b07      	ldr	r3, [pc, #28]	; (8010cf8 <CalculateBackOff+0x2c>)
 8010cda:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 8010cde:	3b01      	subs	r3, #1
 8010ce0:	4a06      	ldr	r2, [pc, #24]	; (8010cfc <CalculateBackOff+0x30>)
 8010ce2:	f8d2 2420 	ldr.w	r2, [r2, #1056]	; 0x420
 8010ce6:	fb02 f303 	mul.w	r3, r2, r3
 8010cea:	4a03      	ldr	r2, [pc, #12]	; (8010cf8 <CalculateBackOff+0x2c>)
 8010cec:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 8010cee:	bf00      	nop
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	bc80      	pop	{r7}
 8010cf4:	4770      	bx	lr
 8010cf6:	bf00      	nop
 8010cf8:	20000c9c 	.word	0x20000c9c
 8010cfc:	2000077c 	.word	0x2000077c

08010d00 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b082      	sub	sp, #8
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	4603      	mov	r3, r0
 8010d08:	7139      	strb	r1, [r7, #4]
 8010d0a:	71fb      	strb	r3, [r7, #7]
 8010d0c:	4613      	mov	r3, r2
 8010d0e:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8010d10:	79fb      	ldrb	r3, [r7, #7]
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d002      	beq.n	8010d1c <RemoveMacCommands+0x1c>
 8010d16:	79fb      	ldrb	r3, [r7, #7]
 8010d18:	2b01      	cmp	r3, #1
 8010d1a:	d10d      	bne.n	8010d38 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8010d1c:	79bb      	ldrb	r3, [r7, #6]
 8010d1e:	2b01      	cmp	r3, #1
 8010d20:	d108      	bne.n	8010d34 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8010d22:	793b      	ldrb	r3, [r7, #4]
 8010d24:	f003 0320 	and.w	r3, r3, #32
 8010d28:	b2db      	uxtb	r3, r3
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d004      	beq.n	8010d38 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8010d2e:	f002 fc6f 	bl	8013610 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8010d32:	e001      	b.n	8010d38 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8010d34:	f002 fc6c 	bl	8013610 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8010d38:	bf00      	nop
 8010d3a:	3708      	adds	r7, #8
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	bd80      	pop	{r7, pc}

08010d40 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 8010d40:	b5b0      	push	{r4, r5, r7, lr}
 8010d42:	b090      	sub	sp, #64	; 0x40
 8010d44:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8010d46:	4b70      	ldr	r3, [pc, #448]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d48:	2200      	movs	r2, #0
 8010d4a:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8010d4e:	4b6e      	ldr	r3, [pc, #440]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d50:	2200      	movs	r2, #0
 8010d52:	629a      	str	r2, [r3, #40]	; 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8010d54:	4b6d      	ldr	r3, [pc, #436]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010d56:	2200      	movs	r2, #0
 8010d58:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 8010d5c:	4b6b      	ldr	r3, [pc, #428]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010d5e:	2200      	movs	r2, #0
 8010d60:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
    MacCtx.ResponseTimeoutStartTime = 0;
 8010d64:	4b69      	ldr	r3, [pc, #420]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010d66:	2200      	movs	r2, #0
 8010d68:	f8c3 249c 	str.w	r2, [r3, #1180]	; 0x49c
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8010d6c:	4b66      	ldr	r3, [pc, #408]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d6e:	2200      	movs	r2, #0
 8010d70:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8010d74:	4b64      	ldr	r3, [pc, #400]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d76:	2201      	movs	r2, #1
 8010d78:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8010d7c:	4b62      	ldr	r3, [pc, #392]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d7e:	f993 20cc 	ldrsb.w	r2, [r3, #204]	; 0xcc
 8010d82:	4b61      	ldr	r3, [pc, #388]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8010d88:	4b5f      	ldr	r3, [pc, #380]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d8a:	f993 20cd 	ldrsb.w	r2, [r3, #205]	; 0xcd
 8010d8e:	4b5e      	ldr	r3, [pc, #376]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8010d94:	4b5c      	ldr	r3, [pc, #368]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d96:	f893 20a5 	ldrb.w	r2, [r3, #165]	; 0xa5
 8010d9a:	4b5b      	ldr	r3, [pc, #364]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010d9c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8010da0:	4b59      	ldr	r3, [pc, #356]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010da2:	4a59      	ldr	r2, [pc, #356]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010da4:	3364      	adds	r3, #100	; 0x64
 8010da6:	32a8      	adds	r2, #168	; 0xa8
 8010da8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010dac:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8010db0:	4b55      	ldr	r3, [pc, #340]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010db2:	4a55      	ldr	r2, [pc, #340]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010db4:	336c      	adds	r3, #108	; 0x6c
 8010db6:	32b0      	adds	r2, #176	; 0xb0
 8010db8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010dbc:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8010dc0:	4b51      	ldr	r3, [pc, #324]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010dc2:	f893 20b8 	ldrb.w	r2, [r3, #184]	; 0xb8
 8010dc6:	4b50      	ldr	r3, [pc, #320]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010dc8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8010dcc:	4b4e      	ldr	r3, [pc, #312]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010dce:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8010dd2:	4b4d      	ldr	r3, [pc, #308]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010dd4:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8010dd8:	4b4b      	ldr	r3, [pc, #300]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010dda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8010dde:	4a4a      	ldr	r2, [pc, #296]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010de0:	6793      	str	r3, [r2, #120]	; 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8010de2:	4b49      	ldr	r3, [pc, #292]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010de4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010de8:	4a47      	ldr	r2, [pc, #284]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010dea:	67d3      	str	r3, [r2, #124]	; 0x7c

    MacCtx.NodeAckRequested = false;
 8010dec:	4b47      	ldr	r3, [pc, #284]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010dee:	2200      	movs	r2, #0
 8010df0:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    Nvm.MacGroup1.SrvAckRequested = false;
 8010df4:	4b44      	ldr	r3, [pc, #272]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010df6:	2200      	movs	r2, #0
 8010df8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8010dfc:	4b42      	ldr	r3, [pc, #264]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010dfe:	2200      	movs	r2, #0
 8010e00:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
    Nvm.MacGroup2.DownlinkReceived = false;
 8010e04:	4b40      	ldr	r3, [pc, #256]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010e06:	2200      	movs	r2, #0
 8010e08:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
#endif /* LORAMAC_VERSION */

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8010e0c:	2301      	movs	r3, #1
 8010e0e:	743b      	strb	r3, [r7, #16]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8010e10:	4b3f      	ldr	r3, [pc, #252]	; (8010f10 <ResetMacParameters+0x1d0>)
 8010e12:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8010e14:	4b3f      	ldr	r3, [pc, #252]	; (8010f14 <ResetMacParameters+0x1d4>)
 8010e16:	60bb      	str	r3, [r7, #8]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    params.Bands = &RegionBands;
 8010e18:	4b3f      	ldr	r3, [pc, #252]	; (8010f18 <ResetMacParameters+0x1d8>)
 8010e1a:	60fb      	str	r3, [r7, #12]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8010e1c:	4b3a      	ldr	r3, [pc, #232]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010e22:	1d3a      	adds	r2, r7, #4
 8010e24:	4611      	mov	r1, r2
 8010e26:	4618      	mov	r0, r3
 8010e28:	f004 f90f 	bl	801504a <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8010e2c:	4b37      	ldr	r3, [pc, #220]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e2e:	2200      	movs	r2, #0
 8010e30:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8010e34:	4b35      	ldr	r3, [pc, #212]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e36:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 8010e3a:	4b34      	ldr	r3, [pc, #208]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e3c:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8010e40:	4b31      	ldr	r3, [pc, #196]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010e42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010e44:	4a31      	ldr	r2, [pc, #196]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e46:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010e4a:	4b2f      	ldr	r3, [pc, #188]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010e4c:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 8010e50:	4b2e      	ldr	r3, [pc, #184]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e52:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 8010e56:	4b2c      	ldr	r3, [pc, #176]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010e58:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8010e5c:	4b2b      	ldr	r3, [pc, #172]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e5e:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8010e62:	4b2a      	ldr	r3, [pc, #168]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e64:	2200      	movs	r2, #0
 8010e66:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010e6a:	4b28      	ldr	r3, [pc, #160]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e6c:	2201      	movs	r2, #1
 8010e6e:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010e72:	4b25      	ldr	r3, [pc, #148]	; (8010f08 <ResetMacParameters+0x1c8>)
 8010e74:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 8010e78:	4b24      	ldr	r3, [pc, #144]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e7a:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8010e7e:	4a23      	ldr	r2, [pc, #140]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e80:	4b22      	ldr	r3, [pc, #136]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e82:	f502 747a 	add.w	r4, r2, #1000	; 0x3e8
 8010e86:	f503 7574 	add.w	r5, r3, #976	; 0x3d0
 8010e8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010e8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010e8e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010e92:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8010e96:	4b1d      	ldr	r3, [pc, #116]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010e98:	2201      	movs	r2, #1
 8010e9a:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010e9e:	4b1b      	ldr	r3, [pc, #108]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010ea0:	2202      	movs	r2, #2
 8010ea2:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	63bb      	str	r3, [r7, #56]	; 0x38
    classBCallbacks.MacProcessNotify = NULL;
 8010eaa:	2300      	movs	r3, #0
 8010eac:	63fb      	str	r3, [r7, #60]	; 0x3c

    if( MacCtx.MacCallbacks != NULL )
 8010eae:	4b17      	ldr	r3, [pc, #92]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010eb0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d009      	beq.n	8010ecc <ResetMacParameters+0x18c>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8010eb8:	4b14      	ldr	r3, [pc, #80]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010eba:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010ebe:	685b      	ldr	r3, [r3, #4]
 8010ec0:	63bb      	str	r3, [r7, #56]	; 0x38
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8010ec2:	4b12      	ldr	r3, [pc, #72]	; (8010f0c <ResetMacParameters+0x1cc>)
 8010ec4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8010ec8:	691b      	ldr	r3, [r3, #16]
 8010eca:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8010ecc:	4b13      	ldr	r3, [pc, #76]	; (8010f1c <ResetMacParameters+0x1dc>)
 8010ece:	617b      	str	r3, [r7, #20]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8010ed0:	4b13      	ldr	r3, [pc, #76]	; (8010f20 <ResetMacParameters+0x1e0>)
 8010ed2:	61bb      	str	r3, [r7, #24]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8010ed4:	4b13      	ldr	r3, [pc, #76]	; (8010f24 <ResetMacParameters+0x1e4>)
 8010ed6:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8010ed8:	4b13      	ldr	r3, [pc, #76]	; (8010f28 <ResetMacParameters+0x1e8>)
 8010eda:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8010edc:	4b13      	ldr	r3, [pc, #76]	; (8010f2c <ResetMacParameters+0x1ec>)
 8010ede:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8010ee0:	4b13      	ldr	r3, [pc, #76]	; (8010f30 <ResetMacParameters+0x1f0>)
 8010ee2:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8010ee4:	4b13      	ldr	r3, [pc, #76]	; (8010f34 <ResetMacParameters+0x1f4>)
 8010ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8010ee8:	4b13      	ldr	r3, [pc, #76]	; (8010f38 <ResetMacParameters+0x1f8>)
 8010eea:	633b      	str	r3, [r7, #48]	; 0x30
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8010eec:	4b13      	ldr	r3, [pc, #76]	; (8010f3c <ResetMacParameters+0x1fc>)
 8010eee:	637b      	str	r3, [r7, #52]	; 0x34
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8010ef0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8010ef4:	f107 0314 	add.w	r3, r7, #20
 8010ef8:	4a11      	ldr	r2, [pc, #68]	; (8010f40 <ResetMacParameters+0x200>)
 8010efa:	4618      	mov	r0, r3
 8010efc:	f002 f8d1 	bl	80130a2 <LoRaMacClassBInit>
}
 8010f00:	bf00      	nop
 8010f02:	3740      	adds	r7, #64	; 0x40
 8010f04:	46bd      	mov	sp, r7
 8010f06:	bdb0      	pop	{r4, r5, r7, pc}
 8010f08:	20000c9c 	.word	0x20000c9c
 8010f0c:	2000077c 	.word	0x2000077c
 8010f10:	20000e80 	.word	0x20000e80
 8010f14:	20000e94 	.word	0x20000e94
 8010f18:	200017b4 	.word	0x200017b4
 8010f1c:	20000be8 	.word	0x20000be8
 8010f20:	20000ba0 	.word	0x20000ba0
 8010f24:	20000bd4 	.word	0x20000bd4
 8010f28:	20000c11 	.word	0x20000c11
 8010f2c:	20000d70 	.word	0x20000d70
 8010f30:	20000cdc 	.word	0x20000cdc
 8010f34:	20000ce0 	.word	0x20000ce0
 8010f38:	20000d74 	.word	0x20000d74
 8010f3c:	20000db8 	.word	0x20000db8
 8010f40:	20001210 	.word	0x20001210

08010f44 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b082      	sub	sp, #8
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
 8010f4c:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8010f4e:	6878      	ldr	r0, [r7, #4]
 8010f50:	f00b fe4e 	bl	801cbf0 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8010f54:	4b11      	ldr	r3, [pc, #68]	; (8010f9c <RxWindowSetup+0x58>)
 8010f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f58:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8010f5a:	4b11      	ldr	r3, [pc, #68]	; (8010fa0 <RxWindowSetup+0x5c>)
 8010f5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010f60:	4a10      	ldr	r2, [pc, #64]	; (8010fa4 <RxWindowSetup+0x60>)
 8010f62:	6839      	ldr	r1, [r7, #0]
 8010f64:	4618      	mov	r0, r3
 8010f66:	f004 f900 	bl	801516a <RegionRxConfig>
 8010f6a:	4603      	mov	r3, r0
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d010      	beq.n	8010f92 <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8010f70:	4b0d      	ldr	r3, [pc, #52]	; (8010fa8 <RxWindowSetup+0x64>)
 8010f72:	f893 2428 	ldrb.w	r2, [r3, #1064]	; 0x428
 8010f76:	4b0c      	ldr	r3, [pc, #48]	; (8010fa8 <RxWindowSetup+0x64>)
 8010f78:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8010f7c:	4b07      	ldr	r3, [pc, #28]	; (8010f9c <RxWindowSetup+0x58>)
 8010f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f80:	4a07      	ldr	r2, [pc, #28]	; (8010fa0 <RxWindowSetup+0x5c>)
 8010f82:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8010f84:	4610      	mov	r0, r2
 8010f86:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8010f88:	683b      	ldr	r3, [r7, #0]
 8010f8a:	7cda      	ldrb	r2, [r3, #19]
 8010f8c:	4b06      	ldr	r3, [pc, #24]	; (8010fa8 <RxWindowSetup+0x64>)
 8010f8e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
    }
}
 8010f92:	bf00      	nop
 8010f94:	3708      	adds	r7, #8
 8010f96:	46bd      	mov	sp, r7
 8010f98:	bd80      	pop	{r7, pc}
 8010f9a:	bf00      	nop
 8010f9c:	0801ed70 	.word	0x0801ed70
 8010fa0:	20000c9c 	.word	0x20000c9c
 8010fa4:	20000ba4 	.word	0x20000ba4
 8010fa8:	2000077c 	.word	0x2000077c

08010fac <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8010fac:	b590      	push	{r4, r7, lr}
 8010fae:	b083      	sub	sp, #12
 8010fb0:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010fb2:	4b1e      	ldr	r3, [pc, #120]	; (801102c <OpenContinuousRxCWindow+0x80>)
 8010fb4:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8010fb8:	4b1c      	ldr	r3, [pc, #112]	; (801102c <OpenContinuousRxCWindow+0x80>)
 8010fba:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010fbe:	b259      	sxtb	r1, r3
 8010fc0:	4b1a      	ldr	r3, [pc, #104]	; (801102c <OpenContinuousRxCWindow+0x80>)
 8010fc2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8010fc6:	4b19      	ldr	r3, [pc, #100]	; (801102c <OpenContinuousRxCWindow+0x80>)
 8010fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010fca:	4c19      	ldr	r4, [pc, #100]	; (8011030 <OpenContinuousRxCWindow+0x84>)
 8010fcc:	9400      	str	r4, [sp, #0]
 8010fce:	f004 f8a8 	bl	8015122 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010fd2:	4b18      	ldr	r3, [pc, #96]	; (8011034 <OpenContinuousRxCWindow+0x88>)
 8010fd4:	2202      	movs	r2, #2
 8010fd6:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010fda:	4b14      	ldr	r3, [pc, #80]	; (801102c <OpenContinuousRxCWindow+0x80>)
 8010fdc:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 8010fe0:	4b14      	ldr	r3, [pc, #80]	; (8011034 <OpenContinuousRxCWindow+0x88>)
 8010fe2:	f883 23fc 	strb.w	r2, [r3, #1020]	; 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8010fe6:	4b13      	ldr	r3, [pc, #76]	; (8011034 <OpenContinuousRxCWindow+0x88>)
 8010fe8:	2201      	movs	r2, #1
 8010fea:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8010fee:	4b0f      	ldr	r3, [pc, #60]	; (801102c <OpenContinuousRxCWindow+0x80>)
 8010ff0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010ff4:	4a10      	ldr	r2, [pc, #64]	; (8011038 <OpenContinuousRxCWindow+0x8c>)
 8010ff6:	490e      	ldr	r1, [pc, #56]	; (8011030 <OpenContinuousRxCWindow+0x84>)
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	f004 f8b6 	bl	801516a <RegionRxConfig>
 8010ffe:	4603      	mov	r3, r0
 8011000:	2b00      	cmp	r3, #0
 8011002:	d00f      	beq.n	8011024 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011004:	4b0b      	ldr	r3, [pc, #44]	; (8011034 <OpenContinuousRxCWindow+0x88>)
 8011006:	f893 2428 	ldrb.w	r2, [r3, #1064]	; 0x428
 801100a:	4b0a      	ldr	r3, [pc, #40]	; (8011034 <OpenContinuousRxCWindow+0x88>)
 801100c:	f883 246e 	strb.w	r2, [r3, #1134]	; 0x46e
        Radio.Rx( 0 ); // Continuous mode
 8011010:	4b0a      	ldr	r3, [pc, #40]	; (801103c <OpenContinuousRxCWindow+0x90>)
 8011012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011014:	2000      	movs	r0, #0
 8011016:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8011018:	4b06      	ldr	r3, [pc, #24]	; (8011034 <OpenContinuousRxCWindow+0x88>)
 801101a:	f893 23fb 	ldrb.w	r2, [r3, #1019]	; 0x3fb
 801101e:	4b05      	ldr	r3, [pc, #20]	; (8011034 <OpenContinuousRxCWindow+0x88>)
 8011020:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
    }
}
 8011024:	bf00      	nop
 8011026:	3704      	adds	r7, #4
 8011028:	46bd      	mov	sp, r7
 801102a:	bd90      	pop	{r4, r7, pc}
 801102c:	20000c9c 	.word	0x20000c9c
 8011030:	20000b64 	.word	0x20000b64
 8011034:	2000077c 	.word	0x2000077c
 8011038:	20000ba4 	.word	0x20000ba4
 801103c:	0801ed70 	.word	0x0801ed70

08011040 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8011040:	b580      	push	{r7, lr}
 8011042:	b088      	sub	sp, #32
 8011044:	af00      	add	r7, sp, #0
 8011046:	60f8      	str	r0, [r7, #12]
 8011048:	60b9      	str	r1, [r7, #8]
 801104a:	603b      	str	r3, [r7, #0]
 801104c:	4613      	mov	r3, r2
 801104e:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8011050:	4b82      	ldr	r3, [pc, #520]	; (801125c <PrepareFrame+0x21c>)
 8011052:	2200      	movs	r2, #0
 8011054:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8011056:	4b81      	ldr	r3, [pc, #516]	; (801125c <PrepareFrame+0x21c>)
 8011058:	2200      	movs	r2, #0
 801105a:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    uint32_t fCntUp = 0;
 801105e:	2300      	movs	r3, #0
 8011060:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8011062:	2300      	movs	r3, #0
 8011064:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8011066:	2300      	movs	r3, #0
 8011068:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 801106a:	683b      	ldr	r3, [r7, #0]
 801106c:	2b00      	cmp	r3, #0
 801106e:	d101      	bne.n	8011074 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8011070:	2300      	movs	r3, #0
 8011072:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8011074:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011076:	461a      	mov	r2, r3
 8011078:	6839      	ldr	r1, [r7, #0]
 801107a:	4879      	ldr	r0, [pc, #484]	; (8011260 <PrepareFrame+0x220>)
 801107c:	f007 fdab 	bl	8018bd6 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8011080:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011082:	b2da      	uxtb	r2, r3
 8011084:	4b75      	ldr	r3, [pc, #468]	; (801125c <PrepareFrame+0x21c>)
 8011086:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	781a      	ldrb	r2, [r3, #0]
 801108e:	4b73      	ldr	r3, [pc, #460]	; (801125c <PrepareFrame+0x21c>)
 8011090:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	781b      	ldrb	r3, [r3, #0]
 8011096:	f3c3 1342 	ubfx	r3, r3, #5, #3
 801109a:	b2db      	uxtb	r3, r3
 801109c:	2b07      	cmp	r3, #7
 801109e:	f000 80b9 	beq.w	8011214 <PrepareFrame+0x1d4>
 80110a2:	2b07      	cmp	r3, #7
 80110a4:	f300 80d0 	bgt.w	8011248 <PrepareFrame+0x208>
 80110a8:	2b02      	cmp	r3, #2
 80110aa:	d006      	beq.n	80110ba <PrepareFrame+0x7a>
 80110ac:	2b04      	cmp	r3, #4
 80110ae:	f040 80cb 	bne.w	8011248 <PrepareFrame+0x208>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 80110b2:	4b6a      	ldr	r3, [pc, #424]	; (801125c <PrepareFrame+0x21c>)
 80110b4:	2201      	movs	r2, #1
 80110b6:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 80110ba:	4b68      	ldr	r3, [pc, #416]	; (801125c <PrepareFrame+0x21c>)
 80110bc:	2204      	movs	r2, #4
 80110be:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 80110c2:	4b66      	ldr	r3, [pc, #408]	; (801125c <PrepareFrame+0x21c>)
 80110c4:	4a67      	ldr	r2, [pc, #412]	; (8011264 <PrepareFrame+0x224>)
 80110c6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80110ca:	4b64      	ldr	r3, [pc, #400]	; (801125c <PrepareFrame+0x21c>)
 80110cc:	22ff      	movs	r2, #255	; 0xff
 80110ce:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 80110d2:	68fb      	ldr	r3, [r7, #12]
 80110d4:	781a      	ldrb	r2, [r3, #0]
 80110d6:	4b61      	ldr	r3, [pc, #388]	; (801125c <PrepareFrame+0x21c>)
 80110d8:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 80110dc:	4a5f      	ldr	r2, [pc, #380]	; (801125c <PrepareFrame+0x21c>)
 80110de:	79fb      	ldrb	r3, [r7, #7]
 80110e0:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 80110e4:	4b60      	ldr	r3, [pc, #384]	; (8011268 <PrepareFrame+0x228>)
 80110e6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80110ea:	4a5c      	ldr	r2, [pc, #368]	; (801125c <PrepareFrame+0x21c>)
 80110ec:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80110f0:	68bb      	ldr	r3, [r7, #8]
 80110f2:	781a      	ldrb	r2, [r3, #0]
 80110f4:	4b59      	ldr	r3, [pc, #356]	; (801125c <PrepareFrame+0x21c>)
 80110f6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 80110fa:	4b58      	ldr	r3, [pc, #352]	; (801125c <PrepareFrame+0x21c>)
 80110fc:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 8011100:	4b56      	ldr	r3, [pc, #344]	; (801125c <PrepareFrame+0x21c>)
 8011102:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8011106:	4b55      	ldr	r3, [pc, #340]	; (801125c <PrepareFrame+0x21c>)
 8011108:	4a55      	ldr	r2, [pc, #340]	; (8011260 <PrepareFrame+0x220>)
 801110a:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 801110e:	f107 0318 	add.w	r3, r7, #24
 8011112:	4618      	mov	r0, r3
 8011114:	f003 f8e6 	bl	80142e4 <LoRaMacCryptoGetFCntUp>
 8011118:	4603      	mov	r3, r0
 801111a:	2b00      	cmp	r3, #0
 801111c:	d001      	beq.n	8011122 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801111e:	2312      	movs	r3, #18
 8011120:	e098      	b.n	8011254 <PrepareFrame+0x214>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8011122:	69bb      	ldr	r3, [r7, #24]
 8011124:	b29a      	uxth	r2, r3
 8011126:	4b4d      	ldr	r3, [pc, #308]	; (801125c <PrepareFrame+0x21c>)
 8011128:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = 0;
 801112c:	4b4b      	ldr	r3, [pc, #300]	; (801125c <PrepareFrame+0x21c>)
 801112e:	2200      	movs	r2, #0
 8011130:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8011134:	4b49      	ldr	r3, [pc, #292]	; (801125c <PrepareFrame+0x21c>)
 8011136:	2200      	movs	r2, #0
 8011138:	f883 2448 	strb.w	r2, [r3, #1096]	; 0x448
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 801113c:	69bb      	ldr	r3, [r7, #24]
 801113e:	4a47      	ldr	r2, [pc, #284]	; (801125c <PrepareFrame+0x21c>)
 8011140:	f8c2 3450 	str.w	r3, [r2, #1104]	; 0x450

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011144:	f107 0314 	add.w	r3, r7, #20
 8011148:	4618      	mov	r0, r3
 801114a:	f002 fa83 	bl	8013654 <LoRaMacCommandsGetSizeSerializedCmds>
 801114e:	4603      	mov	r3, r0
 8011150:	2b00      	cmp	r3, #0
 8011152:	d001      	beq.n	8011158 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011154:	2313      	movs	r3, #19
 8011156:	e07d      	b.n	8011254 <PrepareFrame+0x214>
            }

            if( macCmdsSize > 0 )
 8011158:	697b      	ldr	r3, [r7, #20]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d076      	beq.n	801124c <PrepareFrame+0x20c>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 801115e:	4b42      	ldr	r3, [pc, #264]	; (8011268 <PrepareFrame+0x228>)
 8011160:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011164:	4618      	mov	r0, r3
 8011166:	f7fe fd5b 	bl	800fc20 <GetMaxAppPayloadWithoutFOptsLength>
 801116a:	4603      	mov	r3, r0
 801116c:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 801116e:	4b3b      	ldr	r3, [pc, #236]	; (801125c <PrepareFrame+0x21c>)
 8011170:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8011174:	2b00      	cmp	r3, #0
 8011176:	d01d      	beq.n	80111b4 <PrepareFrame+0x174>
 8011178:	697b      	ldr	r3, [r7, #20]
 801117a:	2b0f      	cmp	r3, #15
 801117c:	d81a      	bhi.n	80111b4 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 801117e:	f107 0314 	add.w	r3, r7, #20
 8011182:	4a3a      	ldr	r2, [pc, #232]	; (801126c <PrepareFrame+0x22c>)
 8011184:	4619      	mov	r1, r3
 8011186:	200f      	movs	r0, #15
 8011188:	f002 fa7a 	bl	8013680 <LoRaMacCommandsSerializeCmds>
 801118c:	4603      	mov	r3, r0
 801118e:	2b00      	cmp	r3, #0
 8011190:	d001      	beq.n	8011196 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011192:	2313      	movs	r3, #19
 8011194:	e05e      	b.n	8011254 <PrepareFrame+0x214>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8011196:	697b      	ldr	r3, [r7, #20]
 8011198:	f003 030f 	and.w	r3, r3, #15
 801119c:	b2d9      	uxtb	r1, r3
 801119e:	68ba      	ldr	r2, [r7, #8]
 80111a0:	7813      	ldrb	r3, [r2, #0]
 80111a2:	f361 0303 	bfi	r3, r1, #0, #4
 80111a6:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80111a8:	68bb      	ldr	r3, [r7, #8]
 80111aa:	781a      	ldrb	r2, [r3, #0]
 80111ac:	4b2b      	ldr	r3, [pc, #172]	; (801125c <PrepareFrame+0x21c>)
 80111ae:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 80111b2:	e04b      	b.n	801124c <PrepareFrame+0x20c>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80111b4:	4b29      	ldr	r3, [pc, #164]	; (801125c <PrepareFrame+0x21c>)
 80111b6:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d010      	beq.n	80111e0 <PrepareFrame+0x1a0>
 80111be:	697b      	ldr	r3, [r7, #20]
 80111c0:	2b0f      	cmp	r3, #15
 80111c2:	d90d      	bls.n	80111e0 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 80111c4:	7ffb      	ldrb	r3, [r7, #31]
 80111c6:	f107 0114 	add.w	r1, r7, #20
 80111ca:	4a29      	ldr	r2, [pc, #164]	; (8011270 <PrepareFrame+0x230>)
 80111cc:	4618      	mov	r0, r3
 80111ce:	f002 fa57 	bl	8013680 <LoRaMacCommandsSerializeCmds>
 80111d2:	4603      	mov	r3, r0
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d001      	beq.n	80111dc <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80111d8:	2313      	movs	r3, #19
 80111da:	e03b      	b.n	8011254 <PrepareFrame+0x214>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 80111dc:	230a      	movs	r3, #10
 80111de:	e039      	b.n	8011254 <PrepareFrame+0x214>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 80111e0:	7ffb      	ldrb	r3, [r7, #31]
 80111e2:	f107 0114 	add.w	r1, r7, #20
 80111e6:	4a22      	ldr	r2, [pc, #136]	; (8011270 <PrepareFrame+0x230>)
 80111e8:	4618      	mov	r0, r3
 80111ea:	f002 fa49 	bl	8013680 <LoRaMacCommandsSerializeCmds>
 80111ee:	4603      	mov	r3, r0
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d001      	beq.n	80111f8 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80111f4:	2313      	movs	r3, #19
 80111f6:	e02d      	b.n	8011254 <PrepareFrame+0x214>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 80111f8:	4b18      	ldr	r3, [pc, #96]	; (801125c <PrepareFrame+0x21c>)
 80111fa:	2200      	movs	r2, #0
 80111fc:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8011200:	4b16      	ldr	r3, [pc, #88]	; (801125c <PrepareFrame+0x21c>)
 8011202:	4a1b      	ldr	r2, [pc, #108]	; (8011270 <PrepareFrame+0x230>)
 8011204:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011208:	697b      	ldr	r3, [r7, #20]
 801120a:	b2da      	uxtb	r2, r3
 801120c:	4b13      	ldr	r3, [pc, #76]	; (801125c <PrepareFrame+0x21c>)
 801120e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 8011212:	e01b      	b.n	801124c <PrepareFrame+0x20c>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8011214:	683b      	ldr	r3, [r7, #0]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d01a      	beq.n	8011250 <PrepareFrame+0x210>
 801121a:	4b10      	ldr	r3, [pc, #64]	; (801125c <PrepareFrame+0x21c>)
 801121c:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8011220:	2b00      	cmp	r3, #0
 8011222:	d015      	beq.n	8011250 <PrepareFrame+0x210>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8011224:	4813      	ldr	r0, [pc, #76]	; (8011274 <PrepareFrame+0x234>)
 8011226:	4b0d      	ldr	r3, [pc, #52]	; (801125c <PrepareFrame+0x21c>)
 8011228:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 801122c:	b29b      	uxth	r3, r3
 801122e:	461a      	mov	r2, r3
 8011230:	6839      	ldr	r1, [r7, #0]
 8011232:	f007 fcd0 	bl	8018bd6 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8011236:	4b09      	ldr	r3, [pc, #36]	; (801125c <PrepareFrame+0x21c>)
 8011238:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 801123c:	b29b      	uxth	r3, r3
 801123e:	3301      	adds	r3, #1
 8011240:	b29a      	uxth	r2, r3
 8011242:	4b06      	ldr	r3, [pc, #24]	; (801125c <PrepareFrame+0x21c>)
 8011244:	801a      	strh	r2, [r3, #0]
            }
            break;
 8011246:	e003      	b.n	8011250 <PrepareFrame+0x210>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011248:	2302      	movs	r3, #2
 801124a:	e003      	b.n	8011254 <PrepareFrame+0x214>
            break;
 801124c:	bf00      	nop
 801124e:	e000      	b.n	8011252 <PrepareFrame+0x212>
            break;
 8011250:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8011252:	2300      	movs	r3, #0
}
 8011254:	4618      	mov	r0, r3
 8011256:	3720      	adds	r7, #32
 8011258:	46bd      	mov	sp, r7
 801125a:	bd80      	pop	{r7, pc}
 801125c:	2000077c 	.word	0x2000077c
 8011260:	200008b4 	.word	0x200008b4
 8011264:	2000077e 	.word	0x2000077e
 8011268:	20000c9c 	.word	0x20000c9c
 801126c:	20000894 	.word	0x20000894
 8011270:	20000c1c 	.word	0x20000c1c
 8011274:	2000077f 	.word	0x2000077f

08011278 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b08a      	sub	sp, #40	; 0x28
 801127c:	af00      	add	r7, sp, #0
 801127e:	4603      	mov	r3, r0
 8011280:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011282:	2303      	movs	r3, #3
 8011284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8011288:	2300      	movs	r3, #0
 801128a:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 801128c:	79fb      	ldrb	r3, [r7, #7]
 801128e:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011290:	4b4a      	ldr	r3, [pc, #296]	; (80113bc <SendFrameOnChannel+0x144>)
 8011292:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011296:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011298:	4b48      	ldr	r3, [pc, #288]	; (80113bc <SendFrameOnChannel+0x144>)
 801129a:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 801129e:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80112a0:	4b46      	ldr	r3, [pc, #280]	; (80113bc <SendFrameOnChannel+0x144>)
 80112a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80112a4:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80112a6:	4b45      	ldr	r3, [pc, #276]	; (80113bc <SendFrameOnChannel+0x144>)
 80112a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80112aa:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80112ac:	4b44      	ldr	r3, [pc, #272]	; (80113c0 <SendFrameOnChannel+0x148>)
 80112ae:	881b      	ldrh	r3, [r3, #0]
 80112b0:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80112b2:	4b42      	ldr	r3, [pc, #264]	; (80113bc <SendFrameOnChannel+0x144>)
 80112b4:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80112b8:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 80112ba:	4b40      	ldr	r3, [pc, #256]	; (80113bc <SendFrameOnChannel+0x144>)
 80112bc:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 80112c0:	f107 020f 	add.w	r2, r7, #15
 80112c4:	f107 0110 	add.w	r1, r7, #16
 80112c8:	4b3e      	ldr	r3, [pc, #248]	; (80113c4 <SendFrameOnChannel+0x14c>)
 80112ca:	f003 ff6c 	bl	80151a6 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80112ce:	4b3c      	ldr	r3, [pc, #240]	; (80113c0 <SendFrameOnChannel+0x148>)
 80112d0:	2201      	movs	r2, #1
 80112d2:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80112d6:	4b39      	ldr	r3, [pc, #228]	; (80113bc <SendFrameOnChannel+0x144>)
 80112d8:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80112dc:	b2da      	uxtb	r2, r3
 80112de:	4b38      	ldr	r3, [pc, #224]	; (80113c0 <SendFrameOnChannel+0x148>)
 80112e0:	f883 2446 	strb.w	r2, [r3, #1094]	; 0x446
    MacCtx.McpsConfirm.TxPower = txPower;
 80112e4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80112e8:	4b35      	ldr	r3, [pc, #212]	; (80113c0 <SendFrameOnChannel+0x148>)
 80112ea:	f883 2447 	strb.w	r2, [r3, #1095]	; 0x447
    MacCtx.McpsConfirm.Channel = channel;
 80112ee:	79fb      	ldrb	r3, [r7, #7]
 80112f0:	4a33      	ldr	r2, [pc, #204]	; (80113c0 <SendFrameOnChannel+0x148>)
 80112f2:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 80112f6:	4b32      	ldr	r3, [pc, #200]	; (80113c0 <SendFrameOnChannel+0x148>)
 80112f8:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80112fc:	4a30      	ldr	r2, [pc, #192]	; (80113c0 <SendFrameOnChannel+0x148>)
 80112fe:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011302:	4b2f      	ldr	r3, [pc, #188]	; (80113c0 <SendFrameOnChannel+0x148>)
 8011304:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8011308:	4a2d      	ldr	r2, [pc, #180]	; (80113c0 <SendFrameOnChannel+0x148>)
 801130a:	f8c2 345c 	str.w	r3, [r2, #1116]	; 0x45c

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 801130e:	f001 ff34 	bl	801317a <LoRaMacClassBIsBeaconModeActive>
 8011312:	4603      	mov	r3, r0
 8011314:	2b00      	cmp	r3, #0
 8011316:	d00b      	beq.n	8011330 <SendFrameOnChannel+0xb8>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011318:	4b29      	ldr	r3, [pc, #164]	; (80113c0 <SendFrameOnChannel+0x148>)
 801131a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801131e:	4618      	mov	r0, r3
 8011320:	f001 ff96 	bl	8013250 <LoRaMacClassBIsUplinkCollision>
 8011324:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011326:	6a3b      	ldr	r3, [r7, #32]
 8011328:	2b00      	cmp	r3, #0
 801132a:	d001      	beq.n	8011330 <SendFrameOnChannel+0xb8>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 801132c:	2310      	movs	r3, #16
 801132e:	e040      	b.n	80113b2 <SendFrameOnChannel+0x13a>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011330:	4b22      	ldr	r3, [pc, #136]	; (80113bc <SendFrameOnChannel+0x144>)
 8011332:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8011336:	2b01      	cmp	r3, #1
 8011338:	d101      	bne.n	801133e <SendFrameOnChannel+0xc6>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 801133a:	f001 ff93 	bl	8013264 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 801133e:	f001 ff2d 	bl	801319c <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8011342:	4b1e      	ldr	r3, [pc, #120]	; (80113bc <SendFrameOnChannel+0x144>)
 8011344:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011348:	b2db      	uxtb	r3, r3
 801134a:	4a1d      	ldr	r2, [pc, #116]	; (80113c0 <SendFrameOnChannel+0x148>)
 801134c:	f892 241f 	ldrb.w	r2, [r2, #1055]	; 0x41f
 8011350:	4611      	mov	r1, r2
 8011352:	4618      	mov	r0, r3
 8011354:	f7ff fc64 	bl	8010c20 <SecureFrame>
 8011358:	4603      	mov	r3, r0
 801135a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 801135e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011362:	2b00      	cmp	r3, #0
 8011364:	d002      	beq.n	801136c <SendFrameOnChannel+0xf4>
    {
        return status;
 8011366:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801136a:	e022      	b.n	80113b2 <SendFrameOnChannel+0x13a>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 801136c:	4b14      	ldr	r3, [pc, #80]	; (80113c0 <SendFrameOnChannel+0x148>)
 801136e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011372:	f043 0302 	orr.w	r3, r3, #2
 8011376:	4a12      	ldr	r2, [pc, #72]	; (80113c0 <SendFrameOnChannel+0x148>)
 8011378:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.ChannelsNbTransCounter++;
 801137c:	4b10      	ldr	r3, [pc, #64]	; (80113c0 <SendFrameOnChannel+0x148>)
 801137e:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8011382:	3301      	adds	r3, #1
 8011384:	b2da      	uxtb	r2, r3
 8011386:	4b0e      	ldr	r3, [pc, #56]	; (80113c0 <SendFrameOnChannel+0x148>)
 8011388:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 801138c:	4b0c      	ldr	r3, [pc, #48]	; (80113c0 <SendFrameOnChannel+0x148>)
 801138e:	f893 241c 	ldrb.w	r2, [r3, #1052]	; 0x41c
 8011392:	4b0b      	ldr	r3, [pc, #44]	; (80113c0 <SendFrameOnChannel+0x148>)
 8011394:	f883 2449 	strb.w	r2, [r3, #1097]	; 0x449
    MacCtx.ResponseTimeoutStartTime = 0;
 8011398:	4b09      	ldr	r3, [pc, #36]	; (80113c0 <SendFrameOnChannel+0x148>)
 801139a:	2200      	movs	r2, #0
 801139c:	f8c3 249c 	str.w	r2, [r3, #1180]	; 0x49c
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 80113a0:	4b09      	ldr	r3, [pc, #36]	; (80113c8 <SendFrameOnChannel+0x150>)
 80113a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113a4:	4a06      	ldr	r2, [pc, #24]	; (80113c0 <SendFrameOnChannel+0x148>)
 80113a6:	8812      	ldrh	r2, [r2, #0]
 80113a8:	b2d2      	uxtb	r2, r2
 80113aa:	4611      	mov	r1, r2
 80113ac:	4807      	ldr	r0, [pc, #28]	; (80113cc <SendFrameOnChannel+0x154>)
 80113ae:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 80113b0:	2300      	movs	r3, #0
}
 80113b2:	4618      	mov	r0, r3
 80113b4:	3728      	adds	r7, #40	; 0x28
 80113b6:	46bd      	mov	sp, r7
 80113b8:	bd80      	pop	{r7, pc}
 80113ba:	bf00      	nop
 80113bc:	20000c9c 	.word	0x20000c9c
 80113c0:	2000077c 	.word	0x2000077c
 80113c4:	20000b9c 	.word	0x20000b9c
 80113c8:	0801ed70 	.word	0x0801ed70
 80113cc:	2000077e 	.word	0x2000077e

080113d0 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 80113d0:	b580      	push	{r7, lr}
 80113d2:	b082      	sub	sp, #8
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	4603      	mov	r3, r0
 80113d8:	6039      	str	r1, [r7, #0]
 80113da:	80fb      	strh	r3, [r7, #6]
 80113dc:	4613      	mov	r3, r2
 80113de:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 80113e0:	4b09      	ldr	r3, [pc, #36]	; (8011408 <SetTxContinuousWave+0x38>)
 80113e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80113e4:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80113e8:	88fa      	ldrh	r2, [r7, #6]
 80113ea:	6838      	ldr	r0, [r7, #0]
 80113ec:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80113ee:	4b07      	ldr	r3, [pc, #28]	; (801140c <SetTxContinuousWave+0x3c>)
 80113f0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80113f4:	f043 0302 	orr.w	r3, r3, #2
 80113f8:	4a04      	ldr	r2, [pc, #16]	; (801140c <SetTxContinuousWave+0x3c>)
 80113fa:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 80113fe:	2300      	movs	r3, #0
}
 8011400:	4618      	mov	r0, r3
 8011402:	3708      	adds	r7, #8
 8011404:	46bd      	mov	sp, r7
 8011406:	bd80      	pop	{r7, pc}
 8011408:	0801ed70 	.word	0x0801ed70
 801140c:	2000077c 	.word	0x2000077c

08011410 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8011410:	b580      	push	{r7, lr}
 8011412:	b082      	sub	sp, #8
 8011414:	af00      	add	r7, sp, #0
    uint32_t crc = 0;
 8011416:	2300      	movs	r3, #0
 8011418:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 801141a:	4b3e      	ldr	r3, [pc, #248]	; (8011514 <RestoreNvmData+0x104>)
 801141c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011420:	2b01      	cmp	r3, #1
 8011422:	d001      	beq.n	8011428 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8011424:	2301      	movs	r3, #1
 8011426:	e071      	b.n	801150c <RestoreNvmData+0xfc>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8011428:	2124      	movs	r1, #36	; 0x24
 801142a:	483b      	ldr	r0, [pc, #236]	; (8011518 <RestoreNvmData+0x108>)
 801142c:	f007 fc28 	bl	8018c80 <Crc32>
 8011430:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 8011432:	4b39      	ldr	r3, [pc, #228]	; (8011518 <RestoreNvmData+0x108>)
 8011434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011436:	687a      	ldr	r2, [r7, #4]
 8011438:	429a      	cmp	r2, r3
 801143a:	d001      	beq.n	8011440 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801143c:	2317      	movs	r3, #23
 801143e:	e065      	b.n	801150c <RestoreNvmData+0xfc>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8011440:	2114      	movs	r1, #20
 8011442:	4836      	ldr	r0, [pc, #216]	; (801151c <RestoreNvmData+0x10c>)
 8011444:	f007 fc1c 	bl	8018c80 <Crc32>
 8011448:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 801144a:	4b33      	ldr	r3, [pc, #204]	; (8011518 <RestoreNvmData+0x108>)
 801144c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801144e:	687a      	ldr	r2, [r7, #4]
 8011450:	429a      	cmp	r2, r3
 8011452:	d001      	beq.n	8011458 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011454:	2317      	movs	r3, #23
 8011456:	e059      	b.n	801150c <RestoreNvmData+0xfc>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8011458:	21e0      	movs	r1, #224	; 0xe0
 801145a:	4831      	ldr	r0, [pc, #196]	; (8011520 <RestoreNvmData+0x110>)
 801145c:	f007 fc10 	bl	8018c80 <Crc32>
 8011460:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8011462:	4b2d      	ldr	r3, [pc, #180]	; (8011518 <RestoreNvmData+0x108>)
 8011464:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8011468:	687a      	ldr	r2, [r7, #4]
 801146a:	429a      	cmp	r2, r3
 801146c:	d001      	beq.n	8011472 <RestoreNvmData+0x62>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801146e:	2317      	movs	r3, #23
 8011470:	e04c      	b.n	801150c <RestoreNvmData+0xfc>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8011472:	21bc      	movs	r1, #188	; 0xbc
 8011474:	482b      	ldr	r0, [pc, #172]	; (8011524 <RestoreNvmData+0x114>)
 8011476:	f007 fc03 	bl	8018c80 <Crc32>
 801147a:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 801147c:	4b26      	ldr	r3, [pc, #152]	; (8011518 <RestoreNvmData+0x108>)
 801147e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8011482:	687a      	ldr	r2, [r7, #4]
 8011484:	429a      	cmp	r2, r3
 8011486:	d001      	beq.n	801148c <RestoreNvmData+0x7c>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011488:	2317      	movs	r3, #23
 801148a:	e03f      	b.n	801150c <RestoreNvmData+0xfc>
    }

    // Region
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 801148c:	2110      	movs	r1, #16
 801148e:	4826      	ldr	r0, [pc, #152]	; (8011528 <RestoreNvmData+0x118>)
 8011490:	f007 fbf6 	bl	8018c80 <Crc32>
 8011494:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8011496:	4b20      	ldr	r3, [pc, #128]	; (8011518 <RestoreNvmData+0x108>)
 8011498:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 801149c:	687a      	ldr	r2, [r7, #4]
 801149e:	429a      	cmp	r2, r3
 80114a0:	d001      	beq.n	80114a6 <RestoreNvmData+0x96>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80114a2:	2317      	movs	r3, #23
 80114a4:	e032      	b.n	801150c <RestoreNvmData+0xfc>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 80114a6:	2114      	movs	r1, #20
 80114a8:	4820      	ldr	r0, [pc, #128]	; (801152c <RestoreNvmData+0x11c>)
 80114aa:	f007 fbe9 	bl	8018c80 <Crc32>
 80114ae:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 80114b0:	4b19      	ldr	r3, [pc, #100]	; (8011518 <RestoreNvmData+0x108>)
 80114b2:	f8d3 3588 	ldr.w	r3, [r3, #1416]	; 0x588
 80114b6:	687a      	ldr	r2, [r7, #4]
 80114b8:	429a      	cmp	r2, r3
 80114ba:	d001      	beq.n	80114c0 <RestoreNvmData+0xb0>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80114bc:	2317      	movs	r3, #23
 80114be:	e025      	b.n	801150c <RestoreNvmData+0xfc>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 80114c0:	f240 528c 	movw	r2, #1420	; 0x58c
 80114c4:	4914      	ldr	r1, [pc, #80]	; (8011518 <RestoreNvmData+0x108>)
 80114c6:	481a      	ldr	r0, [pc, #104]	; (8011530 <RestoreNvmData+0x120>)
 80114c8:	f007 fb85 	bl	8018bd6 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 80114cc:	f240 528c 	movw	r2, #1420	; 0x58c
 80114d0:	2100      	movs	r1, #0
 80114d2:	4811      	ldr	r0, [pc, #68]	; (8011518 <RestoreNvmData+0x108>)
 80114d4:	f007 fbba 	bl	8018c4c <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 80114d8:	4b0e      	ldr	r3, [pc, #56]	; (8011514 <RestoreNvmData+0x104>)
 80114da:	f893 241f 	ldrb.w	r2, [r3, #1055]	; 0x41f
 80114de:	4b0d      	ldr	r3, [pc, #52]	; (8011514 <RestoreNvmData+0x104>)
 80114e0:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 80114e4:	4b12      	ldr	r3, [pc, #72]	; (8011530 <RestoreNvmData+0x120>)
 80114e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80114e8:	4a0a      	ldr	r2, [pc, #40]	; (8011514 <RestoreNvmData+0x104>)
 80114ea:	f8c2 33ec 	str.w	r3, [r2, #1004]	; 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80114ee:	4b10      	ldr	r3, [pc, #64]	; (8011530 <RestoreNvmData+0x120>)
 80114f0:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
 80114f4:	4b07      	ldr	r3, [pc, #28]	; (8011514 <RestoreNvmData+0x104>)
 80114f6:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80114fa:	4b06      	ldr	r3, [pc, #24]	; (8011514 <RestoreNvmData+0x104>)
 80114fc:	2201      	movs	r2, #1
 80114fe:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011502:	4b04      	ldr	r3, [pc, #16]	; (8011514 <RestoreNvmData+0x104>)
 8011504:	2202      	movs	r2, #2
 8011506:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

    return LORAMAC_STATUS_OK;
 801150a:	2300      	movs	r3, #0
}
 801150c:	4618      	mov	r0, r3
 801150e:	3708      	adds	r7, #8
 8011510:	46bd      	mov	sp, r7
 8011512:	bd80      	pop	{r7, pc}
 8011514:	2000077c 	.word	0x2000077c
 8011518:	20001228 	.word	0x20001228
 801151c:	20001250 	.word	0x20001250
 8011520:	20001268 	.word	0x20001268
 8011524:	2000134c 	.word	0x2000134c
 8011528:	2000140c 	.word	0x2000140c
 801152c:	2000179c 	.word	0x2000179c
 8011530:	20000c9c 	.word	0x20000c9c

08011534 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8011534:	b480      	push	{r7}
 8011536:	b083      	sub	sp, #12
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
 801153c:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	2b00      	cmp	r3, #0
 8011542:	d002      	beq.n	801154a <DetermineFrameType+0x16>
 8011544:	683b      	ldr	r3, [r7, #0]
 8011546:	2b00      	cmp	r3, #0
 8011548:	d101      	bne.n	801154e <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801154a:	2303      	movs	r3, #3
 801154c:	e03b      	b.n	80115c6 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	7b1b      	ldrb	r3, [r3, #12]
 8011552:	f003 030f 	and.w	r3, r3, #15
 8011556:	b2db      	uxtb	r3, r3
 8011558:	2b00      	cmp	r3, #0
 801155a:	d008      	beq.n	801156e <DetermineFrameType+0x3a>
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d003      	beq.n	801156e <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	2200      	movs	r2, #0
 801156a:	701a      	strb	r2, [r3, #0]
 801156c:	e02a      	b.n	80115c4 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011574:	2b00      	cmp	r3, #0
 8011576:	d103      	bne.n	8011580 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8011578:	683b      	ldr	r3, [r7, #0]
 801157a:	2201      	movs	r2, #1
 801157c:	701a      	strb	r2, [r3, #0]
 801157e:	e021      	b.n	80115c4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	7b1b      	ldrb	r3, [r3, #12]
 8011584:	f003 030f 	and.w	r3, r3, #15
 8011588:	b2db      	uxtb	r3, r3
 801158a:	2b00      	cmp	r3, #0
 801158c:	d108      	bne.n	80115a0 <DetermineFrameType+0x6c>
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011594:	2b00      	cmp	r3, #0
 8011596:	d103      	bne.n	80115a0 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	2202      	movs	r2, #2
 801159c:	701a      	strb	r2, [r3, #0]
 801159e:	e011      	b.n	80115c4 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	7b1b      	ldrb	r3, [r3, #12]
 80115a4:	f003 030f 	and.w	r3, r3, #15
 80115a8:	b2db      	uxtb	r3, r3
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d108      	bne.n	80115c0 <DetermineFrameType+0x8c>
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d003      	beq.n	80115c0 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 80115b8:	683b      	ldr	r3, [r7, #0]
 80115ba:	2203      	movs	r2, #3
 80115bc:	701a      	strb	r2, [r3, #0]
 80115be:	e001      	b.n	80115c4 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 80115c0:	2318      	movs	r3, #24
 80115c2:	e000      	b.n	80115c6 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 80115c4:	2300      	movs	r3, #0
}
 80115c6:	4618      	mov	r0, r3
 80115c8:	370c      	adds	r7, #12
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bc80      	pop	{r7}
 80115ce:	4770      	bx	lr

080115d0 <CheckRetrans>:
    }
    return false;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 80115d0:	b480      	push	{r7}
 80115d2:	b083      	sub	sp, #12
 80115d4:	af00      	add	r7, sp, #0
 80115d6:	4603      	mov	r3, r0
 80115d8:	460a      	mov	r2, r1
 80115da:	71fb      	strb	r3, [r7, #7]
 80115dc:	4613      	mov	r3, r2
 80115de:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 80115e0:	79fa      	ldrb	r2, [r7, #7]
 80115e2:	79bb      	ldrb	r3, [r7, #6]
 80115e4:	429a      	cmp	r2, r3
 80115e6:	d301      	bcc.n	80115ec <CheckRetrans+0x1c>
    {
        return true;
 80115e8:	2301      	movs	r3, #1
 80115ea:	e000      	b.n	80115ee <CheckRetrans+0x1e>
    }
    return false;
 80115ec:	2300      	movs	r3, #0
}
 80115ee:	4618      	mov	r0, r3
 80115f0:	370c      	adds	r7, #12
 80115f2:	46bd      	mov	sp, r7
 80115f4:	bc80      	pop	{r7}
 80115f6:	4770      	bx	lr

080115f8 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 80115f8:	b580      	push	{r7, lr}
 80115fa:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80115fc:	4b12      	ldr	r3, [pc, #72]	; (8011648 <CheckRetransUnconfirmedUplink+0x50>)
 80115fe:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8011602:	4a12      	ldr	r2, [pc, #72]	; (801164c <CheckRetransUnconfirmedUplink+0x54>)
 8011604:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8011608:	4611      	mov	r1, r2
 801160a:	4618      	mov	r0, r3
 801160c:	f7ff ffe0 	bl	80115d0 <CheckRetrans>
 8011610:	4603      	mov	r3, r0
 8011612:	2b00      	cmp	r3, #0
 8011614:	d001      	beq.n	801161a <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8011616:	2301      	movs	r3, #1
 8011618:	e014      	b.n	8011644 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801161a:	4b0b      	ldr	r3, [pc, #44]	; (8011648 <CheckRetransUnconfirmedUplink+0x50>)
 801161c:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8011620:	f003 0302 	and.w	r3, r3, #2
 8011624:	b2db      	uxtb	r3, r3
 8011626:	2b00      	cmp	r3, #0
 8011628:	d00b      	beq.n	8011642 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801162a:	4b07      	ldr	r3, [pc, #28]	; (8011648 <CheckRetransUnconfirmedUplink+0x50>)
 801162c:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
 8011630:	2b00      	cmp	r3, #0
 8011632:	d004      	beq.n	801163e <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8011634:	4b04      	ldr	r3, [pc, #16]	; (8011648 <CheckRetransUnconfirmedUplink+0x50>)
 8011636:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801163a:	2b01      	cmp	r3, #1
 801163c:	d101      	bne.n	8011642 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 801163e:	2301      	movs	r3, #1
 8011640:	e000      	b.n	8011644 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 8011642:	2300      	movs	r3, #0
}
 8011644:	4618      	mov	r0, r3
 8011646:	bd80      	pop	{r7, pc}
 8011648:	2000077c 	.word	0x2000077c
 801164c:	20000c9c 	.word	0x20000c9c

08011650 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8011650:	b580      	push	{r7, lr}
 8011652:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8011654:	4b10      	ldr	r3, [pc, #64]	; (8011698 <CheckRetransConfirmedUplink+0x48>)
 8011656:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 801165a:	4a10      	ldr	r2, [pc, #64]	; (801169c <CheckRetransConfirmedUplink+0x4c>)
 801165c:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8011660:	4611      	mov	r1, r2
 8011662:	4618      	mov	r0, r3
 8011664:	f7ff ffb4 	bl	80115d0 <CheckRetrans>
 8011668:	4603      	mov	r3, r0
 801166a:	2b00      	cmp	r3, #0
 801166c:	d001      	beq.n	8011672 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 801166e:	2301      	movs	r3, #1
 8011670:	e00f      	b.n	8011692 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8011672:	4b09      	ldr	r3, [pc, #36]	; (8011698 <CheckRetransConfirmedUplink+0x48>)
 8011674:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8011678:	f003 0302 	and.w	r3, r3, #2
 801167c:	b2db      	uxtb	r3, r3
 801167e:	2b00      	cmp	r3, #0
 8011680:	d006      	beq.n	8011690 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8011682:	4b05      	ldr	r3, [pc, #20]	; (8011698 <CheckRetransConfirmedUplink+0x48>)
 8011684:	f893 3448 	ldrb.w	r3, [r3, #1096]	; 0x448
 8011688:	2b00      	cmp	r3, #0
 801168a:	d001      	beq.n	8011690 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 801168c:	2301      	movs	r3, #1
 801168e:	e000      	b.n	8011692 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8011690:	2300      	movs	r3, #0
}
 8011692:	4618      	mov	r0, r3
 8011694:	bd80      	pop	{r7, pc}
 8011696:	bf00      	nop
 8011698:	2000077c 	.word	0x2000077c
 801169c:	20000c9c 	.word	0x20000c9c

080116a0 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 80116a0:	b480      	push	{r7}
 80116a2:	b083      	sub	sp, #12
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116ae:	d002      	beq.n	80116b6 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	3301      	adds	r3, #1
 80116b4:	607b      	str	r3, [r7, #4]
    }
    return counter;
 80116b6:	687b      	ldr	r3, [r7, #4]
}
 80116b8:	4618      	mov	r0, r3
 80116ba:	370c      	adds	r7, #12
 80116bc:	46bd      	mov	sp, r7
 80116be:	bc80      	pop	{r7}
 80116c0:	4770      	bx	lr
	...

080116c4 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80116c8:	4b1a      	ldr	r3, [pc, #104]	; (8011734 <StopRetransmission+0x70>)
 80116ca:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 80116ce:	f003 0302 	and.w	r3, r3, #2
 80116d2:	b2db      	uxtb	r3, r3
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d009      	beq.n	80116ec <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80116d8:	4b16      	ldr	r3, [pc, #88]	; (8011734 <StopRetransmission+0x70>)
 80116da:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d011      	beq.n	8011706 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 80116e2:	4b14      	ldr	r3, [pc, #80]	; (8011734 <StopRetransmission+0x70>)
 80116e4:	f893 3493 	ldrb.w	r3, [r3, #1171]	; 0x493
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80116e8:	2b01      	cmp	r3, #1
 80116ea:	d00c      	beq.n	8011706 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80116ec:	4b12      	ldr	r3, [pc, #72]	; (8011738 <StopRetransmission+0x74>)
 80116ee:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d007      	beq.n	8011706 <StopRetransmission+0x42>
        {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 80116f6:	4b10      	ldr	r3, [pc, #64]	; (8011738 <StopRetransmission+0x74>)
 80116f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116fa:	4618      	mov	r0, r3
 80116fc:	f7ff ffd0 	bl	80116a0 <IncreaseAdrAckCounter>
 8011700:	4603      	mov	r3, r0
 8011702:	4a0d      	ldr	r2, [pc, #52]	; (8011738 <StopRetransmission+0x74>)
 8011704:	6293      	str	r3, [r2, #40]	; 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8011706:	4b0b      	ldr	r3, [pc, #44]	; (8011734 <StopRetransmission+0x70>)
 8011708:	2200      	movs	r2, #0
 801170a:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.NodeAckRequested = false;
 801170e:	4b09      	ldr	r3, [pc, #36]	; (8011734 <StopRetransmission+0x70>)
 8011710:	2200      	movs	r2, #0
 8011712:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 8011716:	4b07      	ldr	r3, [pc, #28]	; (8011734 <StopRetransmission+0x70>)
 8011718:	2200      	movs	r2, #0
 801171a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801171e:	4b05      	ldr	r3, [pc, #20]	; (8011734 <StopRetransmission+0x70>)
 8011720:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011724:	f023 0302 	bic.w	r3, r3, #2
 8011728:	4a02      	ldr	r2, [pc, #8]	; (8011734 <StopRetransmission+0x70>)
 801172a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 801172e:	2301      	movs	r3, #1
}
 8011730:	4618      	mov	r0, r3
 8011732:	bd80      	pop	{r7, pc}
 8011734:	2000077c 	.word	0x2000077c
 8011738:	20000c9c 	.word	0x20000c9c

0801173c <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b082      	sub	sp, #8
 8011740:	af00      	add	r7, sp, #0
 8011742:	4603      	mov	r3, r0
 8011744:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 8011746:	4b0b      	ldr	r3, [pc, #44]	; (8011774 <CallNvmDataChangeCallback+0x38>)
 8011748:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801174c:	2b00      	cmp	r3, #0
 801174e:	d00c      	beq.n	801176a <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8011750:	4b08      	ldr	r3, [pc, #32]	; (8011774 <CallNvmDataChangeCallback+0x38>)
 8011752:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011756:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 8011758:	2b00      	cmp	r3, #0
 801175a:	d006      	beq.n	801176a <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 801175c:	4b05      	ldr	r3, [pc, #20]	; (8011774 <CallNvmDataChangeCallback+0x38>)
 801175e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8011762:	68db      	ldr	r3, [r3, #12]
 8011764:	88fa      	ldrh	r2, [r7, #6]
 8011766:	4610      	mov	r0, r2
 8011768:	4798      	blx	r3
    }
}
 801176a:	bf00      	nop
 801176c:	3708      	adds	r7, #8
 801176e:	46bd      	mov	sp, r7
 8011770:	bd80      	pop	{r7, pc}
 8011772:	bf00      	nop
 8011774:	2000077c 	.word	0x2000077c

08011778 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8011778:	b480      	push	{r7}
 801177a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801177c:	4b0b      	ldr	r3, [pc, #44]	; (80117ac <IsRequestPending+0x34>)
 801177e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8011782:	f003 0304 	and.w	r3, r3, #4
 8011786:	b2db      	uxtb	r3, r3
 8011788:	2b00      	cmp	r3, #0
 801178a:	d107      	bne.n	801179c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801178c:	4b07      	ldr	r3, [pc, #28]	; (80117ac <IsRequestPending+0x34>)
 801178e:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8011792:	f003 0301 	and.w	r3, r3, #1
 8011796:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011798:	2b00      	cmp	r3, #0
 801179a:	d001      	beq.n	80117a0 <IsRequestPending+0x28>
    {
        return 1;
 801179c:	2301      	movs	r3, #1
 801179e:	e000      	b.n	80117a2 <IsRequestPending+0x2a>
    }
    return 0;
 80117a0:	2300      	movs	r3, #0
}
 80117a2:	4618      	mov	r0, r3
 80117a4:	46bd      	mov	sp, r7
 80117a6:	bc80      	pop	{r7}
 80117a8:	4770      	bx	lr
 80117aa:	bf00      	nop
 80117ac:	2000077c 	.word	0x2000077c

080117b0 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 80117b0:	b590      	push	{r4, r7, lr}
 80117b2:	b091      	sub	sp, #68	; 0x44
 80117b4:	af02      	add	r7, sp, #8
 80117b6:	6178      	str	r0, [r7, #20]
 80117b8:	6139      	str	r1, [r7, #16]
 80117ba:	4613      	mov	r3, r2
 80117bc:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 80117be:	697b      	ldr	r3, [r7, #20]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d002      	beq.n	80117ca <LoRaMacInitialization+0x1a>
 80117c4:	693b      	ldr	r3, [r7, #16]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d101      	bne.n	80117ce <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80117ca:	2303      	movs	r3, #3
 80117cc:	e27c      	b.n	8011cc8 <LoRaMacInitialization+0x518>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80117ce:	697b      	ldr	r3, [r7, #20]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d00b      	beq.n	80117ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 80117d6:	697b      	ldr	r3, [r7, #20]
 80117d8:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d007      	beq.n	80117ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 80117de:	697b      	ldr	r3, [r7, #20]
 80117e0:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d003      	beq.n	80117ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 80117e6:	697b      	ldr	r3, [r7, #20]
 80117e8:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d101      	bne.n	80117f2 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80117ee:	2303      	movs	r3, #3
 80117f0:	e26a      	b.n	8011cc8 <LoRaMacInitialization+0x518>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 80117f2:	7bfb      	ldrb	r3, [r7, #15]
 80117f4:	4618      	mov	r0, r3
 80117f6:	f003 fbdb 	bl	8014fb0 <RegionIsActive>
 80117fa:	4603      	mov	r3, r0
 80117fc:	f083 0301 	eor.w	r3, r3, #1
 8011800:	b2db      	uxtb	r3, r3
 8011802:	2b00      	cmp	r3, #0
 8011804:	d001      	beq.n	801180a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8011806:	2309      	movs	r3, #9
 8011808:	e25e      	b.n	8011cc8 <LoRaMacInitialization+0x518>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 801180a:	6978      	ldr	r0, [r7, #20]
 801180c:	f002 f882 	bl	8013914 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8011810:	f240 528c 	movw	r2, #1420	; 0x58c
 8011814:	2100      	movs	r1, #0
 8011816:	48c7      	ldr	r0, [pc, #796]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011818:	f007 fa18 	bl	8018c4c <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 801181c:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8011820:	2100      	movs	r1, #0
 8011822:	48c5      	ldr	r0, [pc, #788]	; (8011b38 <LoRaMacInitialization+0x388>)
 8011824:	f007 fa12 	bl	8018c4c <memset1>
    // Set non zero variables to its default value
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8011828:	4ac2      	ldr	r2, [pc, #776]	; (8011b34 <LoRaMacInitialization+0x384>)
 801182a:	7bfb      	ldrb	r3, [r7, #15]
 801182c:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8011830:	4bc0      	ldr	r3, [pc, #768]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011832:	2200      	movs	r2, #0
 8011834:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 8011838:	4bbe      	ldr	r3, [pc, #760]	; (8011b34 <LoRaMacInitialization+0x384>)
 801183a:	2200      	movs	r2, #0
 801183c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8011840:	4bbc      	ldr	r3, [pc, #752]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011842:	4abe      	ldr	r2, [pc, #760]	; (8011b3c <LoRaMacInitialization+0x38c>)
 8011844:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8011848:	2300      	movs	r3, #0
 801184a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 801184e:	4bbc      	ldr	r3, [pc, #752]	; (8011b40 <LoRaMacInitialization+0x390>)
 8011850:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011852:	4bbc      	ldr	r3, [pc, #752]	; (8011b44 <LoRaMacInitialization+0x394>)
 8011854:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 8011856:	4bbc      	ldr	r3, [pc, #752]	; (8011b48 <LoRaMacInitialization+0x398>)
 8011858:	627b      	str	r3, [r7, #36]	; 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 801185a:	4bb6      	ldr	r3, [pc, #728]	; (8011b34 <LoRaMacInitialization+0x384>)
 801185c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011860:	f107 021c 	add.w	r2, r7, #28
 8011864:	4611      	mov	r1, r2
 8011866:	4618      	mov	r0, r3
 8011868:	f003 fbef 	bl	801504a <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 801186c:	230f      	movs	r3, #15
 801186e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011872:	4bb0      	ldr	r3, [pc, #704]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011874:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011878:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801187c:	4611      	mov	r1, r2
 801187e:	4618      	mov	r0, r3
 8011880:	f003 fbab 	bl	8014fda <RegionGetPhyParam>
 8011884:	4603      	mov	r3, r0
 8011886:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8011888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801188a:	2b00      	cmp	r3, #0
 801188c:	bf14      	ite	ne
 801188e:	2301      	movne	r3, #1
 8011890:	2300      	moveq	r3, #0
 8011892:	b2da      	uxtb	r2, r3
 8011894:	4ba7      	ldr	r3, [pc, #668]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011896:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108

    getPhy.Attribute = PHY_DEF_TX_POWER;
 801189a:	230a      	movs	r3, #10
 801189c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80118a0:	4ba4      	ldr	r3, [pc, #656]	; (8011b34 <LoRaMacInitialization+0x384>)
 80118a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80118a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80118aa:	4611      	mov	r1, r2
 80118ac:	4618      	mov	r0, r3
 80118ae:	f003 fb94 	bl	8014fda <RegionGetPhyParam>
 80118b2:	4603      	mov	r3, r0
 80118b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 80118b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118b8:	b25a      	sxtb	r2, r3
 80118ba:	4b9e      	ldr	r3, [pc, #632]	; (8011b34 <LoRaMacInitialization+0x384>)
 80118bc:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc

    getPhy.Attribute = PHY_DEF_TX_DR;
 80118c0:	2306      	movs	r3, #6
 80118c2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80118c6:	4b9b      	ldr	r3, [pc, #620]	; (8011b34 <LoRaMacInitialization+0x384>)
 80118c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80118cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80118d0:	4611      	mov	r1, r2
 80118d2:	4618      	mov	r0, r3
 80118d4:	f003 fb81 	bl	8014fda <RegionGetPhyParam>
 80118d8:	4603      	mov	r3, r0
 80118da:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 80118dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118de:	b25a      	sxtb	r2, r3
 80118e0:	4b94      	ldr	r3, [pc, #592]	; (8011b34 <LoRaMacInitialization+0x384>)
 80118e2:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 80118e6:	2310      	movs	r3, #16
 80118e8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80118ec:	4b91      	ldr	r3, [pc, #580]	; (8011b34 <LoRaMacInitialization+0x384>)
 80118ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80118f2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80118f6:	4611      	mov	r1, r2
 80118f8:	4618      	mov	r0, r3
 80118fa:	f003 fb6e 	bl	8014fda <RegionGetPhyParam>
 80118fe:	4603      	mov	r3, r0
 8011900:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8011902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011904:	4a8b      	ldr	r2, [pc, #556]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011906:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 801190a:	2311      	movs	r3, #17
 801190c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011910:	4b88      	ldr	r3, [pc, #544]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011912:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011916:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801191a:	4611      	mov	r1, r2
 801191c:	4618      	mov	r0, r3
 801191e:	f003 fb5c 	bl	8014fda <RegionGetPhyParam>
 8011922:	4603      	mov	r3, r0
 8011924:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8011926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011928:	4a82      	ldr	r2, [pc, #520]	; (8011b34 <LoRaMacInitialization+0x384>)
 801192a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 801192e:	2312      	movs	r3, #18
 8011930:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011934:	4b7f      	ldr	r3, [pc, #508]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011936:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801193a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801193e:	4611      	mov	r1, r2
 8011940:	4618      	mov	r0, r3
 8011942:	f003 fb4a 	bl	8014fda <RegionGetPhyParam>
 8011946:	4603      	mov	r3, r0
 8011948:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 801194a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801194c:	4a79      	ldr	r2, [pc, #484]	; (8011b34 <LoRaMacInitialization+0x384>)
 801194e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8011952:	2313      	movs	r3, #19
 8011954:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011958:	4b76      	ldr	r3, [pc, #472]	; (8011b34 <LoRaMacInitialization+0x384>)
 801195a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801195e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011962:	4611      	mov	r1, r2
 8011964:	4618      	mov	r0, r3
 8011966:	f003 fb38 	bl	8014fda <RegionGetPhyParam>
 801196a:	4603      	mov	r3, r0
 801196c:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 801196e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011970:	4a70      	ldr	r2, [pc, #448]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011972:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8011976:	2314      	movs	r3, #20
 8011978:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801197c:	4b6d      	ldr	r3, [pc, #436]	; (8011b34 <LoRaMacInitialization+0x384>)
 801197e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011982:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011986:	4611      	mov	r1, r2
 8011988:	4618      	mov	r0, r3
 801198a:	f003 fb26 	bl	8014fda <RegionGetPhyParam>
 801198e:	4603      	mov	r3, r0
 8011990:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8011992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011994:	4a67      	ldr	r2, [pc, #412]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011996:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 801199a:	2316      	movs	r3, #22
 801199c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80119a0:	4b64      	ldr	r3, [pc, #400]	; (8011b34 <LoRaMacInitialization+0x384>)
 80119a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80119a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80119aa:	4611      	mov	r1, r2
 80119ac:	4618      	mov	r0, r3
 80119ae:	f003 fb14 	bl	8014fda <RegionGetPhyParam>
 80119b2:	4603      	mov	r3, r0
 80119b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 80119b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b8:	b2da      	uxtb	r2, r3
 80119ba:	4b5e      	ldr	r3, [pc, #376]	; (8011b34 <LoRaMacInitialization+0x384>)
 80119bc:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 80119c0:	2317      	movs	r3, #23
 80119c2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80119c6:	4b5b      	ldr	r3, [pc, #364]	; (8011b34 <LoRaMacInitialization+0x384>)
 80119c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80119cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80119d0:	4611      	mov	r1, r2
 80119d2:	4618      	mov	r0, r3
 80119d4:	f003 fb01 	bl	8014fda <RegionGetPhyParam>
 80119d8:	4603      	mov	r3, r0
 80119da:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 80119dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119de:	4a55      	ldr	r2, [pc, #340]	; (8011b34 <LoRaMacInitialization+0x384>)
 80119e0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 80119e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119e6:	4a53      	ldr	r2, [pc, #332]	; (8011b34 <LoRaMacInitialization+0x384>)
 80119e8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    getPhy.Attribute = PHY_DEF_RX2_DR;
 80119ec:	2318      	movs	r3, #24
 80119ee:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80119f2:	4b50      	ldr	r3, [pc, #320]	; (8011b34 <LoRaMacInitialization+0x384>)
 80119f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80119f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80119fc:	4611      	mov	r1, r2
 80119fe:	4618      	mov	r0, r3
 8011a00:	f003 faeb 	bl	8014fda <RegionGetPhyParam>
 8011a04:	4603      	mov	r3, r0
 8011a06:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8011a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a0a:	b2da      	uxtb	r2, r3
 8011a0c:	4b49      	ldr	r3, [pc, #292]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a0e:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8011a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a14:	b2da      	uxtb	r2, r3
 8011a16:	4b47      	ldr	r3, [pc, #284]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a18:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8011a1c:	231d      	movs	r3, #29
 8011a1e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a22:	4b44      	ldr	r3, [pc, #272]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a28:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011a2c:	4611      	mov	r1, r2
 8011a2e:	4618      	mov	r0, r3
 8011a30:	f003 fad3 	bl	8014fda <RegionGetPhyParam>
 8011a34:	4603      	mov	r3, r0
 8011a36:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8011a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a3a:	b2da      	uxtb	r2, r3
 8011a3c:	4b3d      	ldr	r3, [pc, #244]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a3e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8011a42:	231e      	movs	r3, #30
 8011a44:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a48:	4b3a      	ldr	r3, [pc, #232]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a4e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011a52:	4611      	mov	r1, r2
 8011a54:	4618      	mov	r0, r3
 8011a56:	f003 fac0 	bl	8014fda <RegionGetPhyParam>
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8011a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a60:	b2da      	uxtb	r2, r3
 8011a62:	4b34      	ldr	r3, [pc, #208]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a64:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8011a68:	231f      	movs	r3, #31
 8011a6a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a6e:	4b31      	ldr	r3, [pc, #196]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a70:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a74:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011a78:	4611      	mov	r1, r2
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f003 faad 	bl	8014fda <RegionGetPhyParam>
 8011a80:	4603      	mov	r3, r0
 8011a82:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8011a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a86:	4a2b      	ldr	r2, [pc, #172]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a88:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8011a8c:	2320      	movs	r3, #32
 8011a8e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011a92:	4b28      	ldr	r3, [pc, #160]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011a94:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011a98:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011a9c:	4611      	mov	r1, r2
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	f003 fa9b 	bl	8014fda <RegionGetPhyParam>
 8011aa4:	4603      	mov	r3, r0
 8011aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8011aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aaa:	4a22      	ldr	r2, [pc, #136]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011aac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8011ab0:	230b      	movs	r3, #11
 8011ab2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ab6:	4b1f      	ldr	r3, [pc, #124]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011ab8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011abc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011ac0:	4611      	mov	r1, r2
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	f003 fa89 	bl	8014fda <RegionGetPhyParam>
 8011ac8:	4603      	mov	r3, r0
 8011aca:	62fb      	str	r3, [r7, #44]	; 0x2c
    MacCtx.AdrAckLimit = phyParam.Value;
 8011acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ace:	b29a      	uxth	r2, r3
 8011ad0:	4b19      	ldr	r3, [pc, #100]	; (8011b38 <LoRaMacInitialization+0x388>)
 8011ad2:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8011ad6:	230c      	movs	r3, #12
 8011ad8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011adc:	4b15      	ldr	r3, [pc, #84]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011ade:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011ae2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8011ae6:	4611      	mov	r1, r2
 8011ae8:	4618      	mov	r0, r3
 8011aea:	f003 fa76 	bl	8014fda <RegionGetPhyParam>
 8011aee:	4603      	mov	r3, r0
 8011af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    MacCtx.AdrAckDelay = phyParam.Value;
 8011af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af4:	b29a      	uxth	r2, r3
 8011af6:	4b10      	ldr	r3, [pc, #64]	; (8011b38 <LoRaMacInitialization+0x388>)
 8011af8:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8011afc:	4b0d      	ldr	r3, [pc, #52]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011afe:	2201      	movs	r2, #1
 8011b00:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8011b04:	4b0b      	ldr	r3, [pc, #44]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011b06:	220a      	movs	r2, #10
 8011b08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8011b0c:	4b09      	ldr	r3, [pc, #36]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011b0e:	2206      	movs	r2, #6
 8011b10:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8011b14:	4b07      	ldr	r3, [pc, #28]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011b1a:	4a06      	ldr	r2, [pc, #24]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011b1c:	6453      	str	r3, [r2, #68]	; 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8011b1e:	4b05      	ldr	r3, [pc, #20]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011b20:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8011b24:	4b03      	ldr	r3, [pc, #12]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011b26:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8011b2a:	4b02      	ldr	r3, [pc, #8]	; (8011b34 <LoRaMacInitialization+0x384>)
 8011b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011b30:	e00c      	b.n	8011b4c <LoRaMacInitialization+0x39c>
 8011b32:	bf00      	nop
 8011b34:	20000c9c 	.word	0x20000c9c
 8011b38:	2000077c 	.word	0x2000077c
 8011b3c:	01000400 	.word	0x01000400
 8011b40:	20000e80 	.word	0x20000e80
 8011b44:	20000e94 	.word	0x20000e94
 8011b48:	200017b4 	.word	0x200017b4
 8011b4c:	4a60      	ldr	r2, [pc, #384]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b4e:	64d3      	str	r3, [r2, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8011b50:	4b5f      	ldr	r3, [pc, #380]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8011b56:	4a5e      	ldr	r2, [pc, #376]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b58:	6513      	str	r3, [r2, #80]	; 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8011b5a:	4b5d      	ldr	r3, [pc, #372]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8011b60:	4a5b      	ldr	r2, [pc, #364]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b62:	6553      	str	r3, [r2, #84]	; 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8011b64:	4b5a      	ldr	r3, [pc, #360]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8011b6a:	4a59      	ldr	r2, [pc, #356]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b6c:	6593      	str	r3, [r2, #88]	; 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8011b6e:	4b58      	ldr	r3, [pc, #352]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8011b74:	4a56      	ldr	r2, [pc, #344]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b76:	65d3      	str	r3, [r2, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8011b78:	4b55      	ldr	r3, [pc, #340]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b7a:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8011b7e:	4b54      	ldr	r3, [pc, #336]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b80:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8011b84:	4b52      	ldr	r3, [pc, #328]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b86:	2201      	movs	r2, #1
 8011b88:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8011b8c:	4a51      	ldr	r2, [pc, #324]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011b8e:	693b      	ldr	r3, [r7, #16]
 8011b90:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    ResetMacParameters( );
 8011b94:	f7ff f8d4 	bl	8010d40 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8011b98:	4b4d      	ldr	r3, [pc, #308]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011b9a:	2201      	movs	r2, #1
 8011b9c:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105

    MacCtx.MacPrimitives = primitives;
 8011ba0:	4a4c      	ldr	r2, [pc, #304]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011ba2:	697b      	ldr	r3, [r7, #20]
 8011ba4:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 8011ba8:	4b4a      	ldr	r3, [pc, #296]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011baa:	2200      	movs	r2, #0
 8011bac:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    MacCtx.MacState = LORAMAC_STOPPED;
 8011bb0:	4b48      	ldr	r3, [pc, #288]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011bb2:	2201      	movs	r2, #1
 8011bb4:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8011bb8:	4b45      	ldr	r3, [pc, #276]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011bba:	2200      	movs	r2, #0
 8011bbc:	62da      	str	r2, [r3, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011bbe:	4b44      	ldr	r3, [pc, #272]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011bc0:	2200      	movs	r2, #0
 8011bc2:	631a      	str	r2, [r3, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	9300      	str	r3, [sp, #0]
 8011bc8:	4b43      	ldr	r3, [pc, #268]	; (8011cd8 <LoRaMacInitialization+0x528>)
 8011bca:	2200      	movs	r2, #0
 8011bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8011bd0:	4842      	ldr	r0, [pc, #264]	; (8011cdc <LoRaMacInitialization+0x52c>)
 8011bd2:	f00a ff69 	bl	801caa8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	9300      	str	r3, [sp, #0]
 8011bda:	4b41      	ldr	r3, [pc, #260]	; (8011ce0 <LoRaMacInitialization+0x530>)
 8011bdc:	2200      	movs	r2, #0
 8011bde:	f04f 31ff 	mov.w	r1, #4294967295
 8011be2:	4840      	ldr	r0, [pc, #256]	; (8011ce4 <LoRaMacInitialization+0x534>)
 8011be4:	f00a ff60 	bl	801caa8 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8011be8:	2300      	movs	r3, #0
 8011bea:	9300      	str	r3, [sp, #0]
 8011bec:	4b3e      	ldr	r3, [pc, #248]	; (8011ce8 <LoRaMacInitialization+0x538>)
 8011bee:	2200      	movs	r2, #0
 8011bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8011bf4:	483d      	ldr	r0, [pc, #244]	; (8011cec <LoRaMacInitialization+0x53c>)
 8011bf6:	f00a ff57 	bl	801caa8 <UTIL_TIMER_Create>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8011bfa:	2300      	movs	r3, #0
 8011bfc:	9300      	str	r3, [sp, #0]
 8011bfe:	4b3c      	ldr	r3, [pc, #240]	; (8011cf0 <LoRaMacInitialization+0x540>)
 8011c00:	2200      	movs	r2, #0
 8011c02:	f04f 31ff 	mov.w	r1, #4294967295
 8011c06:	483b      	ldr	r0, [pc, #236]	; (8011cf4 <LoRaMacInitialization+0x544>)
 8011c08:	f00a ff4e 	bl	801caa8 <UTIL_TIMER_Create>
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8011c0c:	4c30      	ldr	r4, [pc, #192]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011c0e:	463b      	mov	r3, r7
 8011c10:	4618      	mov	r0, r3
 8011c12:	f00a fbc1 	bl	801c398 <SysTimeGetMcuTime>
 8011c16:	f504 7388 	add.w	r3, r4, #272	; 0x110
 8011c1a:	463a      	mov	r2, r7
 8011c1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011c20:	e883 0003 	stmia.w	r3, {r0, r1}

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8011c24:	4b34      	ldr	r3, [pc, #208]	; (8011cf8 <LoRaMacInitialization+0x548>)
 8011c26:	2200      	movs	r2, #0
 8011c28:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8011c2a:	4b2a      	ldr	r3, [pc, #168]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011c2c:	4a33      	ldr	r2, [pc, #204]	; (8011cfc <LoRaMacInitialization+0x54c>)
 8011c2e:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8011c32:	4b28      	ldr	r3, [pc, #160]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011c34:	4a32      	ldr	r2, [pc, #200]	; (8011d00 <LoRaMacInitialization+0x550>)
 8011c36:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8011c3a:	4b26      	ldr	r3, [pc, #152]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011c3c:	4a31      	ldr	r2, [pc, #196]	; (8011d04 <LoRaMacInitialization+0x554>)
 8011c3e:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8011c42:	4b24      	ldr	r3, [pc, #144]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011c44:	4a30      	ldr	r2, [pc, #192]	; (8011d08 <LoRaMacInitialization+0x558>)
 8011c46:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8011c4a:	4b22      	ldr	r3, [pc, #136]	; (8011cd4 <LoRaMacInitialization+0x524>)
 8011c4c:	4a2f      	ldr	r2, [pc, #188]	; (8011d0c <LoRaMacInitialization+0x55c>)
 8011c4e:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8011c52:	4b2f      	ldr	r3, [pc, #188]	; (8011d10 <LoRaMacInitialization+0x560>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	482f      	ldr	r0, [pc, #188]	; (8011d14 <LoRaMacInitialization+0x564>)
 8011c58:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 8011c5a:	693b      	ldr	r3, [r7, #16]
 8011c5c:	689b      	ldr	r3, [r3, #8]
 8011c5e:	4619      	mov	r1, r3
 8011c60:	482d      	ldr	r0, [pc, #180]	; (8011d18 <LoRaMacInitialization+0x568>)
 8011c62:	f7fa fb87 	bl	800c374 <SecureElementInit>
 8011c66:	4603      	mov	r3, r0
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d001      	beq.n	8011c70 <LoRaMacInitialization+0x4c0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011c6c:	2311      	movs	r3, #17
 8011c6e:	e02b      	b.n	8011cc8 <LoRaMacInitialization+0x518>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8011c70:	4817      	ldr	r0, [pc, #92]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011c72:	f002 fafb 	bl	801426c <LoRaMacCryptoInit>
 8011c76:	4603      	mov	r3, r0
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d001      	beq.n	8011c80 <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011c7c:	2311      	movs	r3, #17
 8011c7e:	e023      	b.n	8011cc8 <LoRaMacInitialization+0x518>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8011c80:	f001 fc1a 	bl	80134b8 <LoRaMacCommandsInit>
 8011c84:	4603      	mov	r3, r0
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d001      	beq.n	8011c8e <LoRaMacInitialization+0x4de>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011c8a:	2313      	movs	r3, #19
 8011c8c:	e01c      	b.n	8011cc8 <LoRaMacInitialization+0x518>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8011c8e:	4823      	ldr	r0, [pc, #140]	; (8011d1c <LoRaMacInitialization+0x56c>)
 8011c90:	f002 fb8c 	bl	80143ac <LoRaMacCryptoSetMulticastReference>
 8011c94:	4603      	mov	r3, r0
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d001      	beq.n	8011c9e <LoRaMacInitialization+0x4ee>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8011c9a:	2311      	movs	r3, #17
 8011c9c:	e014      	b.n	8011cc8 <LoRaMacInitialization+0x518>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8011c9e:	4b1c      	ldr	r3, [pc, #112]	; (8011d10 <LoRaMacInitialization+0x560>)
 8011ca0:	695b      	ldr	r3, [r3, #20]
 8011ca2:	4798      	blx	r3
 8011ca4:	4603      	mov	r3, r0
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	f006 ff70 	bl	8018b8c <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011cac:	4b18      	ldr	r3, [pc, #96]	; (8011d10 <LoRaMacInitialization+0x560>)
 8011cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011cb0:	4a07      	ldr	r2, [pc, #28]	; (8011cd0 <LoRaMacInitialization+0x520>)
 8011cb2:	f892 2105 	ldrb.w	r2, [r2, #261]	; 0x105
 8011cb6:	4610      	mov	r0, r2
 8011cb8:	4798      	blx	r3
    Radio.Sleep( );
 8011cba:	4b15      	ldr	r3, [pc, #84]	; (8011d10 <LoRaMacInitialization+0x560>)
 8011cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cbe:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8011cc0:	2001      	movs	r0, #1
 8011cc2:	f7fd fad3 	bl	800f26c <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8011cc6:	2300      	movs	r3, #0
}
 8011cc8:	4618      	mov	r0, r3
 8011cca:	373c      	adds	r7, #60	; 0x3c
 8011ccc:	46bd      	mov	sp, r7
 8011cce:	bd90      	pop	{r4, r7, pc}
 8011cd0:	20000c9c 	.word	0x20000c9c
 8011cd4:	2000077c 	.word	0x2000077c
 8011cd8:	0800f821 	.word	0x0800f821
 8011cdc:	20000ae4 	.word	0x20000ae4
 8011ce0:	0800f8b1 	.word	0x0800f8b1
 8011ce4:	20000afc 	.word	0x20000afc
 8011ce8:	0800f929 	.word	0x0800f929
 8011cec:	20000b14 	.word	0x20000b14
 8011cf0:	0800f9a9 	.word	0x0800f9a9
 8011cf4:	20000b80 	.word	0x20000b80
 8011cf8:	20001844 	.word	0x20001844
 8011cfc:	0800e321 	.word	0x0800e321
 8011d00:	0800e399 	.word	0x0800e399
 8011d04:	0800e479 	.word	0x0800e479
 8011d08:	0800e42d 	.word	0x0800e42d
 8011d0c:	0800e4b5 	.word	0x0800e4b5
 8011d10:	0801ed70 	.word	0x0801ed70
 8011d14:	20000ac8 	.word	0x20000ac8
 8011d18:	20000dc0 	.word	0x20000dc0
 8011d1c:	20000d74 	.word	0x20000d74

08011d20 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8011d20:	b480      	push	{r7}
 8011d22:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8011d24:	4b04      	ldr	r3, [pc, #16]	; (8011d38 <LoRaMacStart+0x18>)
 8011d26:	2200      	movs	r2, #0
 8011d28:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 8011d2c:	2300      	movs	r3, #0
}
 8011d2e:	4618      	mov	r0, r3
 8011d30:	46bd      	mov	sp, r7
 8011d32:	bc80      	pop	{r7}
 8011d34:	4770      	bx	lr
 8011d36:	bf00      	nop
 8011d38:	2000077c 	.word	0x2000077c

08011d3c <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8011d40:	f7fd fa74 	bl	800f22c <LoRaMacIsBusy>
 8011d44:	4603      	mov	r3, r0
 8011d46:	f083 0301 	eor.w	r3, r3, #1
 8011d4a:	b2db      	uxtb	r3, r3
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d005      	beq.n	8011d5c <LoRaMacStop+0x20>
    {
        MacCtx.MacState = LORAMAC_STOPPED;
 8011d50:	4b07      	ldr	r3, [pc, #28]	; (8011d70 <LoRaMacStop+0x34>)
 8011d52:	2201      	movs	r2, #1
 8011d54:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
        return LORAMAC_STATUS_OK;
 8011d58:	2300      	movs	r3, #0
 8011d5a:	e007      	b.n	8011d6c <LoRaMacStop+0x30>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8011d5c:	4b04      	ldr	r3, [pc, #16]	; (8011d70 <LoRaMacStop+0x34>)
 8011d5e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8011d62:	2b01      	cmp	r3, #1
 8011d64:	d101      	bne.n	8011d6a <LoRaMacStop+0x2e>
    {
        return LORAMAC_STATUS_OK;
 8011d66:	2300      	movs	r3, #0
 8011d68:	e000      	b.n	8011d6c <LoRaMacStop+0x30>
    }
    return LORAMAC_STATUS_BUSY;
 8011d6a:	2301      	movs	r3, #1
}
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	bd80      	pop	{r7, pc}
 8011d70:	2000077c 	.word	0x2000077c

08011d74 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8011d78:	4812      	ldr	r0, [pc, #72]	; (8011dc4 <LoRaMacHalt+0x50>)
 8011d7a:	f00a ff39 	bl	801cbf0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8011d7e:	4812      	ldr	r0, [pc, #72]	; (8011dc8 <LoRaMacHalt+0x54>)
 8011d80:	f00a ff36 	bl	801cbf0 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8011d84:	4811      	ldr	r0, [pc, #68]	; (8011dcc <LoRaMacHalt+0x58>)
 8011d86:	f00a ff33 	bl	801cbf0 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8011d8a:	4811      	ldr	r0, [pc, #68]	; (8011dd0 <LoRaMacHalt+0x5c>)
 8011d8c:	f00a ff30 	bl	801cbf0 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8011d90:	f001 fa04 	bl	801319c <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8011d94:	4b0f      	ldr	r3, [pc, #60]	; (8011dd4 <LoRaMacHalt+0x60>)
 8011d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d98:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8011d9a:	4b0f      	ldr	r3, [pc, #60]	; (8011dd8 <LoRaMacHalt+0x64>)
 8011d9c:	2200      	movs	r2, #0
 8011d9e:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    LoRaMacHandleNvm( &Nvm );
 8011da2:	480e      	ldr	r0, [pc, #56]	; (8011ddc <LoRaMacHalt+0x68>)
 8011da4:	f7fd fc18 	bl	800f5d8 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8011da8:	f240 528c 	movw	r2, #1420	; 0x58c
 8011dac:	490b      	ldr	r1, [pc, #44]	; (8011ddc <LoRaMacHalt+0x68>)
 8011dae:	480c      	ldr	r0, [pc, #48]	; (8011de0 <LoRaMacHalt+0x6c>)
 8011db0:	f006 ff11 	bl	8018bd6 <memcpy1>

    MacCtx.MacState = LORAMAC_STOPPED;
 8011db4:	4b08      	ldr	r3, [pc, #32]	; (8011dd8 <LoRaMacHalt+0x64>)
 8011db6:	2201      	movs	r2, #1
 8011db8:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8011dbc:	2300      	movs	r3, #0
}
 8011dbe:	4618      	mov	r0, r3
 8011dc0:	bd80      	pop	{r7, pc}
 8011dc2:	bf00      	nop
 8011dc4:	20000ae4 	.word	0x20000ae4
 8011dc8:	20000afc 	.word	0x20000afc
 8011dcc:	20000b14 	.word	0x20000b14
 8011dd0:	20000b80 	.word	0x20000b80
 8011dd4:	0801ed70 	.word	0x0801ed70
 8011dd8:	2000077c 	.word	0x2000077c
 8011ddc:	20000c9c 	.word	0x20000c9c
 8011de0:	20001228 	.word	0x20001228

08011de4 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8011de4:	b590      	push	{r4, r7, lr}
 8011de6:	b08d      	sub	sp, #52	; 0x34
 8011de8:	af02      	add	r7, sp, #8
 8011dea:	4603      	mov	r3, r0
 8011dec:	6039      	str	r1, [r7, #0]
 8011dee:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011df0:	4b42      	ldr	r3, [pc, #264]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011df4:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011df6:	4b41      	ldr	r3, [pc, #260]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011df8:	f993 30cd 	ldrsb.w	r3, [r3, #205]	; 0xcd
 8011dfc:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011dfe:	4b3f      	ldr	r3, [pc, #252]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011e00:	f993 30cc 	ldrsb.w	r3, [r3, #204]	; 0xcc
 8011e04:	73bb      	strb	r3, [r7, #14]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8011e06:	4b3e      	ldr	r3, [pc, #248]	; (8011f00 <LoRaMacQueryTxPossible+0x11c>)
 8011e08:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8011e0c:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8011e0e:	2300      	movs	r3, #0
 8011e10:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d101      	bne.n	8011e1c <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011e18:	2303      	movs	r3, #3
 8011e1a:	e06b      	b.n	8011ef4 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8011e20:	4b36      	ldr	r3, [pc, #216]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011e22:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8011e26:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011e28:	4b34      	ldr	r3, [pc, #208]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011e2c:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 8011e2e:	4b34      	ldr	r3, [pc, #208]	; (8011f00 <LoRaMacQueryTxPossible+0x11c>)
 8011e30:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8011e34:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8011e36:	4b32      	ldr	r3, [pc, #200]	; (8011f00 <LoRaMacQueryTxPossible+0x11c>)
 8011e38:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8011e3c:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011e3e:	4b2f      	ldr	r3, [pc, #188]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011e40:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8011e44:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011e48:	4b2c      	ldr	r3, [pc, #176]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011e4a:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8011e4e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8011e52:	4b2b      	ldr	r3, [pc, #172]	; (8011f00 <LoRaMacQueryTxPossible+0x11c>)
 8011e54:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8011e58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011e5c:	4b27      	ldr	r3, [pc, #156]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011e5e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8011e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8011e66:	4b25      	ldr	r3, [pc, #148]	; (8011efc <LoRaMacQueryTxPossible+0x118>)
 8011e68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011e6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8011e70:	f107 040d 	add.w	r4, r7, #13
 8011e74:	f107 020e 	add.w	r2, r7, #14
 8011e78:	f107 010f 	add.w	r1, r7, #15
 8011e7c:	f107 0014 	add.w	r0, r7, #20
 8011e80:	f107 0310 	add.w	r3, r7, #16
 8011e84:	9300      	str	r3, [sp, #0]
 8011e86:	4623      	mov	r3, r4
 8011e88:	f001 f852 	bl	8012f30 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8011e8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e90:	4618      	mov	r0, r3
 8011e92:	f7fd fec5 	bl	800fc20 <GetMaxAppPayloadWithoutFOptsLength>
 8011e96:	4603      	mov	r3, r0
 8011e98:	461a      	mov	r2, r3
 8011e9a:	683b      	ldr	r3, [r7, #0]
 8011e9c:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011e9e:	f107 0308 	add.w	r3, r7, #8
 8011ea2:	4618      	mov	r0, r3
 8011ea4:	f001 fbd6 	bl	8013654 <LoRaMacCommandsGetSizeSerializedCmds>
 8011ea8:	4603      	mov	r3, r0
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d001      	beq.n	8011eb2 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011eae:	2313      	movs	r3, #19
 8011eb0:	e020      	b.n	8011ef4 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8011eb2:	68bb      	ldr	r3, [r7, #8]
 8011eb4:	2b0f      	cmp	r3, #15
 8011eb6:	d819      	bhi.n	8011eec <LoRaMacQueryTxPossible+0x108>
 8011eb8:	683b      	ldr	r3, [r7, #0]
 8011eba:	785b      	ldrb	r3, [r3, #1]
 8011ebc:	461a      	mov	r2, r3
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	429a      	cmp	r2, r3
 8011ec2:	d313      	bcc.n	8011eec <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	785a      	ldrb	r2, [r3, #1]
 8011ec8:	68bb      	ldr	r3, [r7, #8]
 8011eca:	b2db      	uxtb	r3, r3
 8011ecc:	1ad3      	subs	r3, r2, r3
 8011ece:	b2da      	uxtb	r2, r3
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8011ed4:	683b      	ldr	r3, [r7, #0]
 8011ed6:	785b      	ldrb	r3, [r3, #1]
 8011ed8:	4619      	mov	r1, r3
 8011eda:	79fa      	ldrb	r2, [r7, #7]
 8011edc:	68bb      	ldr	r3, [r7, #8]
 8011ede:	4413      	add	r3, r2
 8011ee0:	4299      	cmp	r1, r3
 8011ee2:	d301      	bcc.n	8011ee8 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	e005      	b.n	8011ef4 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8011ee8:	2308      	movs	r3, #8
 8011eea:	e003      	b.n	8011ef4 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8011eec:	683b      	ldr	r3, [r7, #0]
 8011eee:	2200      	movs	r2, #0
 8011ef0:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8011ef2:	2308      	movs	r3, #8
    }
}
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	372c      	adds	r7, #44	; 0x2c
 8011ef8:	46bd      	mov	sp, r7
 8011efa:	bd90      	pop	{r4, r7, pc}
 8011efc:	20000c9c 	.word	0x20000c9c
 8011f00:	2000077c 	.word	0x2000077c

08011f04 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8011f04:	b590      	push	{r4, r7, lr}
 8011f06:	b087      	sub	sp, #28
 8011f08:	af00      	add	r7, sp, #0
 8011f0a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8011f0c:	2300      	movs	r3, #0
 8011f0e:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d101      	bne.n	8011f1a <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011f16:	2303      	movs	r3, #3
 8011f18:	e191      	b.n	801223e <LoRaMacMibGetRequestConfirm+0x33a>
    }

    switch( mibGet->Type )
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	781b      	ldrb	r3, [r3, #0]
 8011f1e:	2b39      	cmp	r3, #57	; 0x39
 8011f20:	f200 8186 	bhi.w	8012230 <LoRaMacMibGetRequestConfirm+0x32c>
 8011f24:	a201      	add	r2, pc, #4	; (adr r2, 8011f2c <LoRaMacMibGetRequestConfirm+0x28>)
 8011f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f2a:	bf00      	nop
 8011f2c:	08012015 	.word	0x08012015
 8011f30:	08012021 	.word	0x08012021
 8011f34:	0801202d 	.word	0x0801202d
 8011f38:	08012039 	.word	0x08012039
 8011f3c:	08012045 	.word	0x08012045
 8011f40:	08012051 	.word	0x08012051
 8011f44:	0801205d 	.word	0x0801205d
 8011f48:	08012231 	.word	0x08012231
 8011f4c:	08012231 	.word	0x08012231
 8011f50:	08012231 	.word	0x08012231
 8011f54:	08012231 	.word	0x08012231
 8011f58:	08012231 	.word	0x08012231
 8011f5c:	08012231 	.word	0x08012231
 8011f60:	08012231 	.word	0x08012231
 8011f64:	08012231 	.word	0x08012231
 8011f68:	08012069 	.word	0x08012069
 8011f6c:	08012075 	.word	0x08012075
 8011f70:	08012081 	.word	0x08012081
 8011f74:	080120a3 	.word	0x080120a3
 8011f78:	080120b5 	.word	0x080120b5
 8011f7c:	080120c7 	.word	0x080120c7
 8011f80:	080120d9 	.word	0x080120d9
 8011f84:	0801210d 	.word	0x0801210d
 8011f88:	080120eb 	.word	0x080120eb
 8011f8c:	0801212f 	.word	0x0801212f
 8011f90:	0801213b 	.word	0x0801213b
 8011f94:	08012145 	.word	0x08012145
 8011f98:	0801214f 	.word	0x0801214f
 8011f9c:	08012159 	.word	0x08012159
 8011fa0:	08012163 	.word	0x08012163
 8011fa4:	0801216d 	.word	0x0801216d
 8011fa8:	08012199 	.word	0x08012199
 8011fac:	080121a5 	.word	0x080121a5
 8011fb0:	080121bd 	.word	0x080121bd
 8011fb4:	080121b1 	.word	0x080121b1
 8011fb8:	080121c9 	.word	0x080121c9
 8011fbc:	080121d3 	.word	0x080121d3
 8011fc0:	080121df 	.word	0x080121df
 8011fc4:	080121f9 	.word	0x080121f9
 8011fc8:	080121e9 	.word	0x080121e9
 8011fcc:	080121f1 	.word	0x080121f1
 8011fd0:	08012231 	.word	0x08012231
 8011fd4:	08012205 	.word	0x08012205
 8011fd8:	08012231 	.word	0x08012231
 8011fdc:	08012231 	.word	0x08012231
 8011fe0:	08012231 	.word	0x08012231
 8011fe4:	08012231 	.word	0x08012231
 8011fe8:	08012231 	.word	0x08012231
 8011fec:	08012231 	.word	0x08012231
 8011ff0:	08012231 	.word	0x08012231
 8011ff4:	08012231 	.word	0x08012231
 8011ff8:	08012231 	.word	0x08012231
 8011ffc:	08012231 	.word	0x08012231
 8012000:	08012231 	.word	0x08012231
 8012004:	08012231 	.word	0x08012231
 8012008:	08012231 	.word	0x08012231
 801200c:	08012219 	.word	0x08012219
 8012010:	08012225 	.word	0x08012225
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8012014:	4b8c      	ldr	r3, [pc, #560]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012016:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	711a      	strb	r2, [r3, #4]
            break;
 801201e:	e10d      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012020:	4b89      	ldr	r3, [pc, #548]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012022:	f893 211c 	ldrb.w	r2, [r3, #284]	; 0x11c
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	711a      	strb	r2, [r3, #4]
            break;
 801202a:	e107      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 801202c:	f7fa fc80 	bl	800c930 <SecureElementGetDevEui>
 8012030:	4602      	mov	r2, r0
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	605a      	str	r2, [r3, #4]
            break;
 8012036:	e101      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 8012038:	f7fa fc9c 	bl	800c974 <SecureElementGetJoinEui>
 801203c:	4602      	mov	r2, r0
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	605a      	str	r2, [r3, #4]
            break;
 8012042:	e0fb      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012044:	4b80      	ldr	r3, [pc, #512]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012046:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	711a      	strb	r2, [r3, #4]
            break;
 801204e:	e0f5      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8012050:	4b7d      	ldr	r3, [pc, #500]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012052:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	605a      	str	r2, [r3, #4]
            break;
 801205a:	e0ef      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 801205c:	4b7a      	ldr	r3, [pc, #488]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 801205e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	605a      	str	r2, [r3, #4]
            break;
 8012066:	e0e9      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8012068:	4b77      	ldr	r3, [pc, #476]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 801206a:	f893 2105 	ldrb.w	r2, [r3, #261]	; 0x105
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	711a      	strb	r2, [r3, #4]
            break;
 8012072:	e0e3      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012074:	4b74      	ldr	r3, [pc, #464]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012076:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	711a      	strb	r2, [r3, #4]
            break;
 801207e:	e0dd      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8012080:	231c      	movs	r3, #28
 8012082:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012084:	4b70      	ldr	r3, [pc, #448]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012086:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801208a:	f107 0210 	add.w	r2, r7, #16
 801208e:	4611      	mov	r1, r2
 8012090:	4618      	mov	r0, r3
 8012092:	f002 ffa2 	bl	8014fda <RegionGetPhyParam>
 8012096:	4603      	mov	r3, r0
 8012098:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 801209a:	68fa      	ldr	r2, [r7, #12]
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	605a      	str	r2, [r3, #4]
            break;
 80120a0:	e0cc      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	4a68      	ldr	r2, [pc, #416]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80120a6:	3304      	adds	r3, #4
 80120a8:	3264      	adds	r2, #100	; 0x64
 80120aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80120ae:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80120b2:	e0c3      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	4a64      	ldr	r2, [pc, #400]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80120b8:	3304      	adds	r3, #4
 80120ba:	32a8      	adds	r2, #168	; 0xa8
 80120bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80120c0:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80120c4:	e0ba      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	4a5f      	ldr	r2, [pc, #380]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80120ca:	3304      	adds	r3, #4
 80120cc:	326c      	adds	r2, #108	; 0x6c
 80120ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80120d2:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80120d6:	e0b1      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	4a5b      	ldr	r2, [pc, #364]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80120dc:	3304      	adds	r3, #4
 80120de:	32b0      	adds	r2, #176	; 0xb0
 80120e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80120e4:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80120e8:	e0a8      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80120ea:	231a      	movs	r3, #26
 80120ec:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80120ee:	4b56      	ldr	r3, [pc, #344]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80120f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80120f4:	f107 0210 	add.w	r2, r7, #16
 80120f8:	4611      	mov	r1, r2
 80120fa:	4618      	mov	r0, r3
 80120fc:	f002 ff6d 	bl	8014fda <RegionGetPhyParam>
 8012100:	4603      	mov	r3, r0
 8012102:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8012104:	68fa      	ldr	r2, [r7, #12]
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	605a      	str	r2, [r3, #4]
            break;
 801210a:	e097      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 801210c:	2319      	movs	r3, #25
 801210e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012110:	4b4d      	ldr	r3, [pc, #308]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012112:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012116:	f107 0210 	add.w	r2, r7, #16
 801211a:	4611      	mov	r1, r2
 801211c:	4618      	mov	r0, r3
 801211e:	f002 ff5c 	bl	8014fda <RegionGetPhyParam>
 8012122:	4603      	mov	r3, r0
 8012124:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8012126:	68fa      	ldr	r2, [r7, #12]
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	605a      	str	r2, [r3, #4]
            break;
 801212c:	e086      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 801212e:	4b46      	ldr	r3, [pc, #280]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012130:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	711a      	strb	r2, [r3, #4]
            break;
 8012138:	e080      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 801213a:	4b43      	ldr	r3, [pc, #268]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 801213c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	605a      	str	r2, [r3, #4]
            break;
 8012142:	e07b      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8012144:	4b40      	ldr	r3, [pc, #256]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012146:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	605a      	str	r2, [r3, #4]
            break;
 801214c:	e076      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 801214e:	4b3e      	ldr	r3, [pc, #248]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012150:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	605a      	str	r2, [r3, #4]
            break;
 8012156:	e071      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8012158:	4b3b      	ldr	r3, [pc, #236]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 801215a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	605a      	str	r2, [r3, #4]
            break;
 8012160:	e06c      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8012162:	4b39      	ldr	r3, [pc, #228]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012164:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	605a      	str	r2, [r3, #4]
            break;
 801216a:	e067      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 801216c:	2302      	movs	r3, #2
 801216e:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012170:	4b35      	ldr	r3, [pc, #212]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012172:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012176:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012178:	4b33      	ldr	r3, [pc, #204]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 801217a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801217e:	f107 0210 	add.w	r2, r7, #16
 8012182:	4611      	mov	r1, r2
 8012184:	4618      	mov	r0, r3
 8012186:	f002 ff28 	bl	8014fda <RegionGetPhyParam>
 801218a:	4603      	mov	r3, r0
 801218c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 801218e:	68fb      	ldr	r3, [r7, #12]
 8012190:	b25a      	sxtb	r2, r3
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	711a      	strb	r2, [r3, #4]
            break;
 8012196:	e051      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012198:	4b2b      	ldr	r3, [pc, #172]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 801219a:	f993 20cd 	ldrsb.w	r2, [r3, #205]	; 0xcd
 801219e:	687b      	ldr	r3, [r7, #4]
 80121a0:	711a      	strb	r2, [r3, #4]
            break;
 80121a2:	e04b      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 80121a4:	4b28      	ldr	r3, [pc, #160]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121a6:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	711a      	strb	r2, [r3, #4]
            break;
 80121ae:	e045      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80121b0:	4b25      	ldr	r3, [pc, #148]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121b2:	f993 20cc 	ldrsb.w	r2, [r3, #204]	; 0xcc
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	711a      	strb	r2, [r3, #4]
            break;
 80121ba:	e03f      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80121bc:	4b22      	ldr	r3, [pc, #136]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121be:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	711a      	strb	r2, [r3, #4]
            break;
 80121c6:	e039      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 80121c8:	4b1f      	ldr	r3, [pc, #124]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	605a      	str	r2, [r3, #4]
            break;
 80121d0:	e034      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 80121d2:	4b1d      	ldr	r3, [pc, #116]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121d4:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	711a      	strb	r2, [r3, #4]
            break;
 80121dc:	e02e      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80121de:	4b1a      	ldr	r3, [pc, #104]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121e0:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	605a      	str	r2, [r3, #4]
            break;
 80121e6:	e029      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	4a17      	ldr	r2, [pc, #92]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121ec:	605a      	str	r2, [r3, #4]
            break;
 80121ee:	e025      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_BKP_CTXS:
        {
            mibGet->Param.BackupContexts = &NvmBackup;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	4a16      	ldr	r2, [pc, #88]	; (801224c <LoRaMacMibGetRequestConfirm+0x348>)
 80121f4:	605a      	str	r2, [r3, #4]
            break;
 80121f6:	e021      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80121f8:	4b13      	ldr	r3, [pc, #76]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 80121fa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	605a      	str	r2, [r3, #4]
            break;
 8012202:	e01b      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	4a10      	ldr	r2, [pc, #64]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012208:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 801220c:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 801220e:	687c      	ldr	r4, [r7, #4]
 8012210:	f003 f8f4 	bl	80153fc <RegionGetVersion>
 8012214:	60a0      	str	r0, [r4, #8]
            break;
 8012216:	e011      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8012218:	4b0b      	ldr	r3, [pc, #44]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 801221a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	605a      	str	r2, [r3, #4]
            break;
 8012222:	e00b      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 8012224:	4b08      	ldr	r3, [pc, #32]	; (8012248 <LoRaMacMibGetRequestConfirm+0x344>)
 8012226:	f893 210b 	ldrb.w	r2, [r3, #267]	; 0x10b
 801222a:	687b      	ldr	r3, [r7, #4]
 801222c:	711a      	strb	r2, [r3, #4]
            break;
 801222e:	e005      	b.n	801223c <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8012230:	6878      	ldr	r0, [r7, #4]
 8012232:	f000 ffca 	bl	80131ca <LoRaMacClassBMibGetRequestConfirm>
 8012236:	4603      	mov	r3, r0
 8012238:	75fb      	strb	r3, [r7, #23]
            break;
 801223a:	bf00      	nop
        }
    }
    return status;
 801223c:	7dfb      	ldrb	r3, [r7, #23]
}
 801223e:	4618      	mov	r0, r3
 8012240:	371c      	adds	r7, #28
 8012242:	46bd      	mov	sp, r7
 8012244:	bd90      	pop	{r4, r7, pc}
 8012246:	bf00      	nop
 8012248:	20000c9c 	.word	0x20000c9c
 801224c:	20001228 	.word	0x20001228

08012250 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012250:	b580      	push	{r7, lr}
 8012252:	b086      	sub	sp, #24
 8012254:	af00      	add	r7, sp, #0
 8012256:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012258:	2300      	movs	r3, #0
 801225a:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	2b00      	cmp	r3, #0
 8012260:	d101      	bne.n	8012266 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012262:	2303      	movs	r3, #3
 8012264:	e35c      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8012266:	4bb9      	ldr	r3, [pc, #740]	; (801254c <LoRaMacMibSetRequestConfirm+0x2fc>)
 8012268:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801226c:	f003 0302 	and.w	r3, r3, #2
 8012270:	2b00      	cmp	r3, #0
 8012272:	d001      	beq.n	8012278 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012274:	2301      	movs	r3, #1
 8012276:	e353      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
    }

    switch( mibSet->Type )
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	781b      	ldrb	r3, [r3, #0]
 801227c:	2b39      	cmp	r3, #57	; 0x39
 801227e:	f200 8323 	bhi.w	80128c8 <LoRaMacMibSetRequestConfirm+0x678>
 8012282:	a201      	add	r2, pc, #4	; (adr r2, 8012288 <LoRaMacMibSetRequestConfirm+0x38>)
 8012284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012288:	08012371 	.word	0x08012371
 801228c:	08012381 	.word	0x08012381
 8012290:	0801239b 	.word	0x0801239b
 8012294:	080123b3 	.word	0x080123b3
 8012298:	080123cb 	.word	0x080123cb
 801229c:	080123d7 	.word	0x080123d7
 80122a0:	080123e3 	.word	0x080123e3
 80122a4:	080123ef 	.word	0x080123ef
 80122a8:	08012415 	.word	0x08012415
 80122ac:	0801243b 	.word	0x0801243b
 80122b0:	08012461 	.word	0x08012461
 80122b4:	08012487 	.word	0x08012487
 80122b8:	080124ad 	.word	0x080124ad
 80122bc:	080124d3 	.word	0x080124d3
 80122c0:	080124f9 	.word	0x080124f9
 80122c4:	0801251f 	.word	0x0801251f
 80122c8:	0801253f 	.word	0x0801253f
 80122cc:	080128c9 	.word	0x080128c9
 80122d0:	08012559 	.word	0x08012559
 80122d4:	080125c9 	.word	0x080125c9
 80122d8:	08012609 	.word	0x08012609
 80122dc:	0801266b 	.word	0x0801266b
 80122e0:	080126db 	.word	0x080126db
 80122e4:	080126ab 	.word	0x080126ab
 80122e8:	0801270b 	.word	0x0801270b
 80122ec:	0801272d 	.word	0x0801272d
 80122f0:	08012737 	.word	0x08012737
 80122f4:	08012741 	.word	0x08012741
 80122f8:	0801274b 	.word	0x0801274b
 80122fc:	08012755 	.word	0x08012755
 8012300:	080128c9 	.word	0x080128c9
 8012304:	0801275f 	.word	0x0801275f
 8012308:	08012791 	.word	0x08012791
 801230c:	080127fd 	.word	0x080127fd
 8012310:	080127cb 	.word	0x080127cb
 8012314:	08012839 	.word	0x08012839
 8012318:	0801284f 	.word	0x0801284f
 801231c:	08012867 	.word	0x08012867
 8012320:	08012871 	.word	0x08012871
 8012324:	0801287d 	.word	0x0801287d
 8012328:	080128c9 	.word	0x080128c9
 801232c:	08012887 	.word	0x08012887
 8012330:	080128c9 	.word	0x080128c9
 8012334:	080128c9 	.word	0x080128c9
 8012338:	080128c9 	.word	0x080128c9
 801233c:	080128c9 	.word	0x080128c9
 8012340:	080128c9 	.word	0x080128c9
 8012344:	080128c9 	.word	0x080128c9
 8012348:	080128c9 	.word	0x080128c9
 801234c:	080128c9 	.word	0x080128c9
 8012350:	080128c9 	.word	0x080128c9
 8012354:	080128c9 	.word	0x080128c9
 8012358:	080128c9 	.word	0x080128c9
 801235c:	080128c9 	.word	0x080128c9
 8012360:	080128c9 	.word	0x080128c9
 8012364:	080128c9 	.word	0x080128c9
 8012368:	080128b1 	.word	0x080128b1
 801236c:	080128bd 	.word	0x080128bd
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	791b      	ldrb	r3, [r3, #4]
 8012374:	4618      	mov	r0, r3
 8012376:	f7fd fb81 	bl	800fa7c <SwitchClass>
 801237a:	4603      	mov	r3, r0
 801237c:	75fb      	strb	r3, [r7, #23]
            break;
 801237e:	e2c4      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	791b      	ldrb	r3, [r3, #4]
 8012384:	2b02      	cmp	r3, #2
 8012386:	d005      	beq.n	8012394 <LoRaMacMibSetRequestConfirm+0x144>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8012388:	687b      	ldr	r3, [r7, #4]
 801238a:	791a      	ldrb	r2, [r3, #4]
 801238c:	4b70      	ldr	r3, [pc, #448]	; (8012550 <LoRaMacMibSetRequestConfirm+0x300>)
 801238e:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012392:	e2ba      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012394:	2303      	movs	r3, #3
 8012396:	75fb      	strb	r3, [r7, #23]
            break;
 8012398:	e2b7      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	685b      	ldr	r3, [r3, #4]
 801239e:	4618      	mov	r0, r3
 80123a0:	f7fa faae 	bl	800c900 <SecureElementSetDevEui>
 80123a4:	4603      	mov	r3, r0
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	f000 8294 	beq.w	80128d4 <LoRaMacMibSetRequestConfirm+0x684>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80123ac:	2303      	movs	r3, #3
 80123ae:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80123b0:	e290      	b.n	80128d4 <LoRaMacMibSetRequestConfirm+0x684>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	685b      	ldr	r3, [r3, #4]
 80123b6:	4618      	mov	r0, r3
 80123b8:	f7fa fac4 	bl	800c944 <SecureElementSetJoinEui>
 80123bc:	4603      	mov	r3, r0
 80123be:	2b00      	cmp	r3, #0
 80123c0:	f000 828a 	beq.w	80128d8 <LoRaMacMibSetRequestConfirm+0x688>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80123c4:	2303      	movs	r3, #3
 80123c6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80123c8:	e286      	b.n	80128d8 <LoRaMacMibSetRequestConfirm+0x688>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	791a      	ldrb	r2, [r3, #4]
 80123ce:	4b60      	ldr	r3, [pc, #384]	; (8012550 <LoRaMacMibSetRequestConfirm+0x300>)
 80123d0:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
            break;
 80123d4:	e299      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	685b      	ldr	r3, [r3, #4]
 80123da:	4a5d      	ldr	r2, [pc, #372]	; (8012550 <LoRaMacMibSetRequestConfirm+0x300>)
 80123dc:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
            break;
 80123e0:	e293      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	685b      	ldr	r3, [r3, #4]
 80123e6:	4a5a      	ldr	r2, [pc, #360]	; (8012550 <LoRaMacMibSetRequestConfirm+0x300>)
 80123e8:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
            break;
 80123ec:	e28d      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	685b      	ldr	r3, [r3, #4]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d00b      	beq.n	801240e <LoRaMacMibSetRequestConfirm+0x1be>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	685b      	ldr	r3, [r3, #4]
 80123fa:	4619      	mov	r1, r3
 80123fc:	2000      	movs	r0, #0
 80123fe:	f001 fffd 	bl	80143fc <LoRaMacCryptoSetKey>
 8012402:	4603      	mov	r3, r0
 8012404:	2b00      	cmp	r3, #0
 8012406:	f000 8269 	beq.w	80128dc <LoRaMacMibSetRequestConfirm+0x68c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801240a:	2311      	movs	r3, #17
 801240c:	e288      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801240e:	2303      	movs	r3, #3
 8012410:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012412:	e263      	b.n	80128dc <LoRaMacMibSetRequestConfirm+0x68c>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	685b      	ldr	r3, [r3, #4]
 8012418:	2b00      	cmp	r3, #0
 801241a:	d00b      	beq.n	8012434 <LoRaMacMibSetRequestConfirm+0x1e4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	685b      	ldr	r3, [r3, #4]
 8012420:	4619      	mov	r1, r3
 8012422:	2001      	movs	r0, #1
 8012424:	f001 ffea 	bl	80143fc <LoRaMacCryptoSetKey>
 8012428:	4603      	mov	r3, r0
 801242a:	2b00      	cmp	r3, #0
 801242c:	f000 8258 	beq.w	80128e0 <LoRaMacMibSetRequestConfirm+0x690>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012430:	2311      	movs	r3, #17
 8012432:	e275      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012434:	2303      	movs	r3, #3
 8012436:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012438:	e252      	b.n	80128e0 <LoRaMacMibSetRequestConfirm+0x690>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	685b      	ldr	r3, [r3, #4]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d00b      	beq.n	801245a <LoRaMacMibSetRequestConfirm+0x20a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	685b      	ldr	r3, [r3, #4]
 8012446:	4619      	mov	r1, r3
 8012448:	2002      	movs	r0, #2
 801244a:	f001 ffd7 	bl	80143fc <LoRaMacCryptoSetKey>
 801244e:	4603      	mov	r3, r0
 8012450:	2b00      	cmp	r3, #0
 8012452:	f000 8247 	beq.w	80128e4 <LoRaMacMibSetRequestConfirm+0x694>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012456:	2311      	movs	r3, #17
 8012458:	e262      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801245a:	2303      	movs	r3, #3
 801245c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801245e:	e241      	b.n	80128e4 <LoRaMacMibSetRequestConfirm+0x694>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	685b      	ldr	r3, [r3, #4]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d00b      	beq.n	8012480 <LoRaMacMibSetRequestConfirm+0x230>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	685b      	ldr	r3, [r3, #4]
 801246c:	4619      	mov	r1, r3
 801246e:	2003      	movs	r0, #3
 8012470:	f001 ffc4 	bl	80143fc <LoRaMacCryptoSetKey>
 8012474:	4603      	mov	r3, r0
 8012476:	2b00      	cmp	r3, #0
 8012478:	f000 8236 	beq.w	80128e8 <LoRaMacMibSetRequestConfirm+0x698>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801247c:	2311      	movs	r3, #17
 801247e:	e24f      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012480:	2303      	movs	r3, #3
 8012482:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012484:	e230      	b.n	80128e8 <LoRaMacMibSetRequestConfirm+0x698>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	685b      	ldr	r3, [r3, #4]
 801248a:	2b00      	cmp	r3, #0
 801248c:	d00b      	beq.n	80124a6 <LoRaMacMibSetRequestConfirm+0x256>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	685b      	ldr	r3, [r3, #4]
 8012492:	4619      	mov	r1, r3
 8012494:	207f      	movs	r0, #127	; 0x7f
 8012496:	f001 ffb1 	bl	80143fc <LoRaMacCryptoSetKey>
 801249a:	4603      	mov	r3, r0
 801249c:	2b00      	cmp	r3, #0
 801249e:	f000 8225 	beq.w	80128ec <LoRaMacMibSetRequestConfirm+0x69c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80124a2:	2311      	movs	r3, #17
 80124a4:	e23c      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80124a6:	2303      	movs	r3, #3
 80124a8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80124aa:	e21f      	b.n	80128ec <LoRaMacMibSetRequestConfirm+0x69c>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	685b      	ldr	r3, [r3, #4]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d00b      	beq.n	80124cc <LoRaMacMibSetRequestConfirm+0x27c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	685b      	ldr	r3, [r3, #4]
 80124b8:	4619      	mov	r1, r3
 80124ba:	2080      	movs	r0, #128	; 0x80
 80124bc:	f001 ff9e 	bl	80143fc <LoRaMacCryptoSetKey>
 80124c0:	4603      	mov	r3, r0
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	f000 8214 	beq.w	80128f0 <LoRaMacMibSetRequestConfirm+0x6a0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80124c8:	2311      	movs	r3, #17
 80124ca:	e229      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80124cc:	2303      	movs	r3, #3
 80124ce:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80124d0:	e20e      	b.n	80128f0 <LoRaMacMibSetRequestConfirm+0x6a0>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	685b      	ldr	r3, [r3, #4]
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d00b      	beq.n	80124f2 <LoRaMacMibSetRequestConfirm+0x2a2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	685b      	ldr	r3, [r3, #4]
 80124de:	4619      	mov	r1, r3
 80124e0:	2081      	movs	r0, #129	; 0x81
 80124e2:	f001 ff8b 	bl	80143fc <LoRaMacCryptoSetKey>
 80124e6:	4603      	mov	r3, r0
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	f000 8203 	beq.w	80128f4 <LoRaMacMibSetRequestConfirm+0x6a4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80124ee:	2311      	movs	r3, #17
 80124f0:	e216      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80124f2:	2303      	movs	r3, #3
 80124f4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80124f6:	e1fd      	b.n	80128f4 <LoRaMacMibSetRequestConfirm+0x6a4>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	685b      	ldr	r3, [r3, #4]
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d00b      	beq.n	8012518 <LoRaMacMibSetRequestConfirm+0x2c8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	685b      	ldr	r3, [r3, #4]
 8012504:	4619      	mov	r1, r3
 8012506:	2082      	movs	r0, #130	; 0x82
 8012508:	f001 ff78 	bl	80143fc <LoRaMacCryptoSetKey>
 801250c:	4603      	mov	r3, r0
 801250e:	2b00      	cmp	r3, #0
 8012510:	f000 81f2 	beq.w	80128f8 <LoRaMacMibSetRequestConfirm+0x6a8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012514:	2311      	movs	r3, #17
 8012516:	e203      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012518:	2303      	movs	r3, #3
 801251a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801251c:	e1ec      	b.n	80128f8 <LoRaMacMibSetRequestConfirm+0x6a8>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	791a      	ldrb	r2, [r3, #4]
 8012522:	4b0b      	ldr	r3, [pc, #44]	; (8012550 <LoRaMacMibSetRequestConfirm+0x300>)
 8012524:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012528:	4b0a      	ldr	r3, [pc, #40]	; (8012554 <LoRaMacMibSetRequestConfirm+0x304>)
 801252a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801252c:	4a08      	ldr	r2, [pc, #32]	; (8012550 <LoRaMacMibSetRequestConfirm+0x300>)
 801252e:	f892 2105 	ldrb.w	r2, [r2, #261]	; 0x105
 8012532:	4610      	mov	r0, r2
 8012534:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 8012536:	4b07      	ldr	r3, [pc, #28]	; (8012554 <LoRaMacMibSetRequestConfirm+0x304>)
 8012538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801253a:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 801253c:	e1e5      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	791a      	ldrb	r2, [r3, #4]
 8012542:	4b03      	ldr	r3, [pc, #12]	; (8012550 <LoRaMacMibSetRequestConfirm+0x300>)
 8012544:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            break;
 8012548:	e1df      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
 801254a:	bf00      	nop
 801254c:	2000077c 	.word	0x2000077c
 8012550:	20000c9c 	.word	0x20000c9c
 8012554:	0801ed70 	.word	0x0801ed70
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	7a1b      	ldrb	r3, [r3, #8]
 801255c:	b25b      	sxtb	r3, r3
 801255e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012560:	4bb3      	ldr	r3, [pc, #716]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012562:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8012566:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8012568:	4bb1      	ldr	r3, [pc, #708]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801256a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801256e:	f107 0108 	add.w	r1, r7, #8
 8012572:	2207      	movs	r2, #7
 8012574:	4618      	mov	r0, r3
 8012576:	f002 fd80 	bl	801507a <RegionVerify>
 801257a:	4603      	mov	r3, r0
 801257c:	f083 0301 	eor.w	r3, r3, #1
 8012580:	b2db      	uxtb	r3, r3
 8012582:	2b00      	cmp	r3, #0
 8012584:	d002      	beq.n	801258c <LoRaMacMibSetRequestConfirm+0x33c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012586:	2303      	movs	r3, #3
 8012588:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 801258a:	e1be      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	685b      	ldr	r3, [r3, #4]
 8012590:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8012592:	4ba7      	ldr	r3, [pc, #668]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012594:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012598:	f107 0108 	add.w	r1, r7, #8
 801259c:	2200      	movs	r2, #0
 801259e:	4618      	mov	r0, r3
 80125a0:	f002 fd6b 	bl	801507a <RegionVerify>
 80125a4:	4603      	mov	r3, r0
 80125a6:	f083 0301 	eor.w	r3, r3, #1
 80125aa:	b2db      	uxtb	r3, r3
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d002      	beq.n	80125b6 <LoRaMacMibSetRequestConfirm+0x366>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80125b0:	2303      	movs	r3, #3
 80125b2:	75fb      	strb	r3, [r7, #23]
            break;
 80125b4:	e1a9      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 80125b6:	4b9e      	ldr	r3, [pc, #632]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80125b8:	687a      	ldr	r2, [r7, #4]
 80125ba:	3364      	adds	r3, #100	; 0x64
 80125bc:	3204      	adds	r2, #4
 80125be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80125c2:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80125c6:	e1a0      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	7a1b      	ldrb	r3, [r3, #8]
 80125cc:	b25b      	sxtb	r3, r3
 80125ce:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80125d0:	4b97      	ldr	r3, [pc, #604]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80125d2:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80125d6:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80125d8:	4b95      	ldr	r3, [pc, #596]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80125da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80125de:	f107 0108 	add.w	r1, r7, #8
 80125e2:	2207      	movs	r2, #7
 80125e4:	4618      	mov	r0, r3
 80125e6:	f002 fd48 	bl	801507a <RegionVerify>
 80125ea:	4603      	mov	r3, r0
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d008      	beq.n	8012602 <LoRaMacMibSetRequestConfirm+0x3b2>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80125f0:	4b8f      	ldr	r3, [pc, #572]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80125f2:	687a      	ldr	r2, [r7, #4]
 80125f4:	33a8      	adds	r3, #168	; 0xa8
 80125f6:	3204      	adds	r2, #4
 80125f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80125fc:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012600:	e183      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012602:	2303      	movs	r3, #3
 8012604:	75fb      	strb	r3, [r7, #23]
            break;
 8012606:	e180      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	7a1b      	ldrb	r3, [r3, #8]
 801260c:	b25b      	sxtb	r3, r3
 801260e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012610:	4b87      	ldr	r3, [pc, #540]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012612:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8012616:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012618:	4b85      	ldr	r3, [pc, #532]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801261a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801261e:	f107 0108 	add.w	r1, r7, #8
 8012622:	2207      	movs	r2, #7
 8012624:	4618      	mov	r0, r3
 8012626:	f002 fd28 	bl	801507a <RegionVerify>
 801262a:	4603      	mov	r3, r0
 801262c:	2b00      	cmp	r3, #0
 801262e:	d019      	beq.n	8012664 <LoRaMacMibSetRequestConfirm+0x414>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8012630:	4b7f      	ldr	r3, [pc, #508]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012632:	687a      	ldr	r2, [r7, #4]
 8012634:	336c      	adds	r3, #108	; 0x6c
 8012636:	3204      	adds	r2, #4
 8012638:	e892 0003 	ldmia.w	r2, {r0, r1}
 801263c:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8012640:	4b7b      	ldr	r3, [pc, #492]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012642:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8012646:	2b02      	cmp	r3, #2
 8012648:	f040 8158 	bne.w	80128fc <LoRaMacMibSetRequestConfirm+0x6ac>
 801264c:	4b78      	ldr	r3, [pc, #480]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801264e:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8012652:	2b00      	cmp	r3, #0
 8012654:	f000 8152 	beq.w	80128fc <LoRaMacMibSetRequestConfirm+0x6ac>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8012658:	4b76      	ldr	r3, [pc, #472]	; (8012834 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801265a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801265c:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 801265e:	f7fe fca5 	bl	8010fac <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012662:	e14b      	b.n	80128fc <LoRaMacMibSetRequestConfirm+0x6ac>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012664:	2303      	movs	r3, #3
 8012666:	75fb      	strb	r3, [r7, #23]
            break;
 8012668:	e148      	b.n	80128fc <LoRaMacMibSetRequestConfirm+0x6ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	7a1b      	ldrb	r3, [r3, #8]
 801266e:	b25b      	sxtb	r3, r3
 8012670:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012672:	4b6f      	ldr	r3, [pc, #444]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012674:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8012678:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 801267a:	4b6d      	ldr	r3, [pc, #436]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801267c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012680:	f107 0108 	add.w	r1, r7, #8
 8012684:	2207      	movs	r2, #7
 8012686:	4618      	mov	r0, r3
 8012688:	f002 fcf7 	bl	801507a <RegionVerify>
 801268c:	4603      	mov	r3, r0
 801268e:	2b00      	cmp	r3, #0
 8012690:	d008      	beq.n	80126a4 <LoRaMacMibSetRequestConfirm+0x454>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8012692:	4b67      	ldr	r3, [pc, #412]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012694:	687a      	ldr	r2, [r7, #4]
 8012696:	33b0      	adds	r3, #176	; 0xb0
 8012698:	3204      	adds	r2, #4
 801269a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801269e:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80126a2:	e132      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126a4:	2303      	movs	r3, #3
 80126a6:	75fb      	strb	r3, [r7, #23]
            break;
 80126a8:	e12f      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	685b      	ldr	r3, [r3, #4]
 80126ae:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80126b0:	2301      	movs	r3, #1
 80126b2:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 80126b4:	4b5e      	ldr	r3, [pc, #376]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80126b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80126ba:	f107 020c 	add.w	r2, r7, #12
 80126be:	4611      	mov	r1, r2
 80126c0:	4618      	mov	r0, r3
 80126c2:	f002 fd13 	bl	80150ec <RegionChanMaskSet>
 80126c6:	4603      	mov	r3, r0
 80126c8:	f083 0301 	eor.w	r3, r3, #1
 80126cc:	b2db      	uxtb	r3, r3
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	f000 8116 	beq.w	8012900 <LoRaMacMibSetRequestConfirm+0x6b0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80126d4:	2303      	movs	r3, #3
 80126d6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80126d8:	e112      	b.n	8012900 <LoRaMacMibSetRequestConfirm+0x6b0>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	685b      	ldr	r3, [r3, #4]
 80126de:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 80126e0:	2300      	movs	r3, #0
 80126e2:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 80126e4:	4b52      	ldr	r3, [pc, #328]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80126e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80126ea:	f107 020c 	add.w	r2, r7, #12
 80126ee:	4611      	mov	r1, r2
 80126f0:	4618      	mov	r0, r3
 80126f2:	f002 fcfb 	bl	80150ec <RegionChanMaskSet>
 80126f6:	4603      	mov	r3, r0
 80126f8:	f083 0301 	eor.w	r3, r3, #1
 80126fc:	b2db      	uxtb	r3, r3
 80126fe:	2b00      	cmp	r3, #0
 8012700:	f000 8100 	beq.w	8012904 <LoRaMacMibSetRequestConfirm+0x6b4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012704:	2303      	movs	r3, #3
 8012706:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012708:	e0fc      	b.n	8012904 <LoRaMacMibSetRequestConfirm+0x6b4>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	791b      	ldrb	r3, [r3, #4]
 801270e:	2b00      	cmp	r3, #0
 8012710:	d009      	beq.n	8012726 <LoRaMacMibSetRequestConfirm+0x4d6>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012716:	2b0f      	cmp	r3, #15
 8012718:	d805      	bhi.n	8012726 <LoRaMacMibSetRequestConfirm+0x4d6>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	791a      	ldrb	r2, [r3, #4]
 801271e:	4b44      	ldr	r3, [pc, #272]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012720:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012724:	e0f1      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012726:	2303      	movs	r3, #3
 8012728:	75fb      	strb	r3, [r7, #23]
            break;
 801272a:	e0ee      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	685b      	ldr	r3, [r3, #4]
 8012730:	4a3f      	ldr	r2, [pc, #252]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012732:	64d3      	str	r3, [r2, #76]	; 0x4c
            break;
 8012734:	e0e9      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	685b      	ldr	r3, [r3, #4]
 801273a:	4a3d      	ldr	r2, [pc, #244]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801273c:	6513      	str	r3, [r2, #80]	; 0x50
            break;
 801273e:	e0e4      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	685b      	ldr	r3, [r3, #4]
 8012744:	4a3a      	ldr	r2, [pc, #232]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012746:	6553      	str	r3, [r2, #84]	; 0x54
            break;
 8012748:	e0df      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	685b      	ldr	r3, [r3, #4]
 801274e:	4a38      	ldr	r2, [pc, #224]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012750:	6593      	str	r3, [r2, #88]	; 0x58
            break;
 8012752:	e0da      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	685b      	ldr	r3, [r3, #4]
 8012758:	4a35      	ldr	r2, [pc, #212]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801275a:	65d3      	str	r3, [r2, #92]	; 0x5c
            break;
 801275c:	e0d5      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012764:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 8012766:	4b32      	ldr	r3, [pc, #200]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012768:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801276c:	f107 0108 	add.w	r1, r7, #8
 8012770:	2206      	movs	r2, #6
 8012772:	4618      	mov	r0, r3
 8012774:	f002 fc81 	bl	801507a <RegionVerify>
 8012778:	4603      	mov	r3, r0
 801277a:	2b00      	cmp	r3, #0
 801277c:	d005      	beq.n	801278a <LoRaMacMibSetRequestConfirm+0x53a>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 801277e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012782:	4b2b      	ldr	r3, [pc, #172]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012784:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012788:	e0bf      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801278a:	2303      	movs	r3, #3
 801278c:	75fb      	strb	r3, [r7, #23]
            break;
 801278e:	e0bc      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012796:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012798:	4b25      	ldr	r3, [pc, #148]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801279a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 801279e:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80127a0:	4b23      	ldr	r3, [pc, #140]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80127a6:	f107 0108 	add.w	r1, r7, #8
 80127aa:	2205      	movs	r2, #5
 80127ac:	4618      	mov	r0, r3
 80127ae:	f002 fc64 	bl	801507a <RegionVerify>
 80127b2:	4603      	mov	r3, r0
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d005      	beq.n	80127c4 <LoRaMacMibSetRequestConfirm+0x574>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80127b8:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80127bc:	4b1c      	ldr	r3, [pc, #112]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80127c2:	e0a2      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127c4:	2303      	movs	r3, #3
 80127c6:	75fb      	strb	r3, [r7, #23]
            break;
 80127c8:	e09f      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80127d0:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 80127d2:	4b17      	ldr	r3, [pc, #92]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80127d8:	f107 0108 	add.w	r1, r7, #8
 80127dc:	220a      	movs	r2, #10
 80127de:	4618      	mov	r0, r3
 80127e0:	f002 fc4b 	bl	801507a <RegionVerify>
 80127e4:	4603      	mov	r3, r0
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	d005      	beq.n	80127f6 <LoRaMacMibSetRequestConfirm+0x5a6>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 80127ea:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80127ee:	4b10      	ldr	r3, [pc, #64]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80127f0:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80127f4:	e089      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127f6:	2303      	movs	r3, #3
 80127f8:	75fb      	strb	r3, [r7, #23]
            break;
 80127fa:	e086      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012802:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8012804:	4b0a      	ldr	r3, [pc, #40]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012806:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801280a:	f107 0108 	add.w	r1, r7, #8
 801280e:	2209      	movs	r2, #9
 8012810:	4618      	mov	r0, r3
 8012812:	f002 fc32 	bl	801507a <RegionVerify>
 8012816:	4603      	mov	r3, r0
 8012818:	2b00      	cmp	r3, #0
 801281a:	d005      	beq.n	8012828 <LoRaMacMibSetRequestConfirm+0x5d8>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 801281c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012820:	4b03      	ldr	r3, [pc, #12]	; (8012830 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012822:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012826:	e070      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012828:	2303      	movs	r3, #3
 801282a:	75fb      	strb	r3, [r7, #23]
            break;
 801282c:	e06d      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
 801282e:	bf00      	nop
 8012830:	20000c9c 	.word	0x20000c9c
 8012834:	0801ed70 	.word	0x0801ed70
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	685b      	ldr	r3, [r3, #4]
 801283c:	4a3a      	ldr	r2, [pc, #232]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 801283e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8012842:	4b39      	ldr	r3, [pc, #228]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012848:	4a37      	ldr	r2, [pc, #220]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 801284a:	6453      	str	r3, [r2, #68]	; 0x44
            break;
 801284c:	e05d      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	791a      	ldrb	r2, [r3, #4]
 8012852:	4b35      	ldr	r3, [pc, #212]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012854:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8012858:	4b33      	ldr	r3, [pc, #204]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 801285a:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 801285e:	4b32      	ldr	r3, [pc, #200]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012860:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            break;
 8012864:	e051      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	685b      	ldr	r3, [r3, #4]
 801286a:	4a2f      	ldr	r2, [pc, #188]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 801286c:	67d3      	str	r3, [r2, #124]	; 0x7c
            break;
 801286e:	e04c      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	685b      	ldr	r3, [r3, #4]
 8012874:	4a2c      	ldr	r2, [pc, #176]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012876:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
            break;
 801287a:	e046      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 801287c:	f7fe fdc8 	bl	8011410 <RestoreNvmData>
 8012880:	4603      	mov	r3, r0
 8012882:	75fb      	strb	r3, [r7, #23]
            break;
 8012884:	e041      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	799b      	ldrb	r3, [r3, #6]
 801288a:	2b01      	cmp	r3, #1
 801288c:	d80d      	bhi.n	80128aa <LoRaMacMibSetRequestConfirm+0x65a>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 801288e:	4a26      	ldr	r2, [pc, #152]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	685b      	ldr	r3, [r3, #4]
 8012894:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	6858      	ldr	r0, [r3, #4]
 801289c:	f001 fd12 	bl	80142c4 <LoRaMacCryptoSetLrWanVersion>
 80128a0:	4603      	mov	r3, r0
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d030      	beq.n	8012908 <LoRaMacMibSetRequestConfirm+0x6b8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80128a6:	2311      	movs	r3, #17
 80128a8:	e03a      	b.n	8012920 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128aa:	2303      	movs	r3, #3
 80128ac:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80128ae:	e02b      	b.n	8012908 <LoRaMacMibSetRequestConfirm+0x6b8>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	685b      	ldr	r3, [r3, #4]
 80128b4:	4a1c      	ldr	r2, [pc, #112]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80128b6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
            break;
 80128ba:	e026      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	791a      	ldrb	r2, [r3, #4]
 80128c0:	4b19      	ldr	r3, [pc, #100]	; (8012928 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80128c2:	f883 210b 	strb.w	r2, [r3, #267]	; 0x10b
            break;
 80128c6:	e020      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80128c8:	6878      	ldr	r0, [r7, #4]
 80128ca:	f000 fc88 	bl	80131de <LoRaMacMibClassBSetRequestConfirm>
 80128ce:	4603      	mov	r3, r0
 80128d0:	75fb      	strb	r3, [r7, #23]
            break;
 80128d2:	e01a      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128d4:	bf00      	nop
 80128d6:	e018      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128d8:	bf00      	nop
 80128da:	e016      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128dc:	bf00      	nop
 80128de:	e014      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128e0:	bf00      	nop
 80128e2:	e012      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128e4:	bf00      	nop
 80128e6:	e010      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128e8:	bf00      	nop
 80128ea:	e00e      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128ec:	bf00      	nop
 80128ee:	e00c      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128f0:	bf00      	nop
 80128f2:	e00a      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128f4:	bf00      	nop
 80128f6:	e008      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128f8:	bf00      	nop
 80128fa:	e006      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 80128fc:	bf00      	nop
 80128fe:	e004      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012900:	bf00      	nop
 8012902:	e002      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012904:	bf00      	nop
 8012906:	e000      	b.n	801290a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012908:	bf00      	nop
        }
    }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( status == LORAMAC_STATUS_OK )
 801290a:	7dfb      	ldrb	r3, [r7, #23]
 801290c:	2b00      	cmp	r3, #0
 801290e:	d106      	bne.n	801291e <LoRaMacMibSetRequestConfirm+0x6ce>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8012910:	4a06      	ldr	r2, [pc, #24]	; (801292c <LoRaMacMibSetRequestConfirm+0x6dc>)
 8012912:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801291a:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    }
#endif /* LORAMAC_VERSION */
    return status;
 801291e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012920:	4618      	mov	r0, r3
 8012922:	3718      	adds	r7, #24
 8012924:	46bd      	mov	sp, r7
 8012926:	bd80      	pop	{r7, pc}
 8012928:	20000c9c 	.word	0x20000c9c
 801292c:	2000077c 	.word	0x2000077c

08012930 <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b08a      	sub	sp, #40	; 0x28
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012938:	2302      	movs	r3, #2
 801293a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801293e:	2300      	movs	r3, #0
 8012940:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	2b00      	cmp	r3, #0
 8012946:	d101      	bne.n	801294c <LoRaMacMlmeRequest+0x1c>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012948:	2303      	movs	r3, #3
 801294a:	e16c      	b.n	8012c26 <LoRaMacMlmeRequest+0x2f6>
    }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	2200      	movs	r2, #0
 8012950:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8012952:	f7fc fc6b 	bl	800f22c <LoRaMacIsBusy>
 8012956:	4603      	mov	r3, r0
 8012958:	2b00      	cmp	r3, #0
 801295a:	d001      	beq.n	8012960 <LoRaMacMlmeRequest+0x30>
    {
        return LORAMAC_STATUS_BUSY;
 801295c:	2301      	movs	r3, #1
 801295e:	e162      	b.n	8012c26 <LoRaMacMlmeRequest+0x2f6>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8012960:	f001 f954 	bl	8013c0c <LoRaMacConfirmQueueIsFull>
 8012964:	4603      	mov	r3, r0
 8012966:	2b00      	cmp	r3, #0
 8012968:	d001      	beq.n	801296e <LoRaMacMlmeRequest+0x3e>
    {
        return LORAMAC_STATUS_BUSY;
 801296a:	2301      	movs	r3, #1
 801296c:	e15b      	b.n	8012c26 <LoRaMacMlmeRequest+0x2f6>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801296e:	f001 f941 	bl	8013bf4 <LoRaMacConfirmQueueGetCnt>
 8012972:	4603      	mov	r3, r0
 8012974:	2b00      	cmp	r3, #0
 8012976:	d104      	bne.n	8012982 <LoRaMacMlmeRequest+0x52>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8012978:	2214      	movs	r2, #20
 801297a:	2100      	movs	r1, #0
 801297c:	48ac      	ldr	r0, [pc, #688]	; (8012c30 <LoRaMacMlmeRequest+0x300>)
 801297e:	f006 f965 	bl	8018c4c <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012982:	4bac      	ldr	r3, [pc, #688]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 8012984:	2201      	movs	r2, #1
 8012986:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801298a:	4aaa      	ldr	r2, [pc, #680]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 801298c:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012990:	f043 0304 	orr.w	r3, r3, #4
 8012994:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
    queueElement.Request = mlmeRequest->Type;
 8012998:	687b      	ldr	r3, [r7, #4]
 801299a:	781b      	ldrb	r3, [r3, #0]
 801299c:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80129a0:	2301      	movs	r3, #1
 80129a2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 80129a6:	2300      	movs	r3, #0
 80129a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    queueElement.ReadyToHandle = false;
 80129ac:	2300      	movs	r3, #0
 80129ae:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	781b      	ldrb	r3, [r3, #0]
 80129b6:	3b01      	subs	r3, #1
 80129b8:	2b0c      	cmp	r3, #12
 80129ba:	f200 8108 	bhi.w	8012bce <LoRaMacMlmeRequest+0x29e>
 80129be:	a201      	add	r2, pc, #4	; (adr r2, 80129c4 <LoRaMacMlmeRequest+0x94>)
 80129c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129c4:	080129f9 	.word	0x080129f9
 80129c8:	08012bcf 	.word	0x08012bcf
 80129cc:	08012bcf 	.word	0x08012bcf
 80129d0:	08012acf 	.word	0x08012acf
 80129d4:	08012af1 	.word	0x08012af1
 80129d8:	08012bcf 	.word	0x08012bcf
 80129dc:	08012bcf 	.word	0x08012bcf
 80129e0:	08012bcf 	.word	0x08012bcf
 80129e4:	08012b0f 	.word	0x08012b0f
 80129e8:	08012bcf 	.word	0x08012bcf
 80129ec:	08012b9d 	.word	0x08012b9d
 80129f0:	08012b31 	.word	0x08012b31
 80129f4:	08012b7b 	.word	0x08012b7b
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 80129f8:	4b8e      	ldr	r3, [pc, #568]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 80129fa:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80129fe:	f003 0320 	and.w	r3, r3, #32
 8012a02:	2b00      	cmp	r3, #0
 8012a04:	d001      	beq.n	8012a0a <LoRaMacMlmeRequest+0xda>
            {
                return LORAMAC_STATUS_BUSY;
 8012a06:	2301      	movs	r3, #1
 8012a08:	e10d      	b.n	8012c26 <LoRaMacMlmeRequest+0x2f6>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	791b      	ldrb	r3, [r3, #4]
 8012a0e:	2b02      	cmp	r3, #2
 8012a10:	d12e      	bne.n	8012a70 <LoRaMacMlmeRequest+0x140>
            {
                ResetMacParameters( );
 8012a12:	f7fe f995 	bl	8010d40 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8012a16:	4b88      	ldr	r3, [pc, #544]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012a18:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	795b      	ldrb	r3, [r3, #5]
 8012a20:	b25b      	sxtb	r3, r3
 8012a22:	2200      	movs	r2, #0
 8012a24:	4619      	mov	r1, r3
 8012a26:	f002 fc72 	bl	801530e <RegionAlternateDr>
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	461a      	mov	r2, r3
 8012a2e:	4b82      	ldr	r3, [pc, #520]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012a30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8012a34:	2307      	movs	r3, #7
 8012a36:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

                status = SendReJoinReq( JOIN_REQ );
 8012a3a:	20ff      	movs	r0, #255	; 0xff
 8012a3c:	f7fd fefe 	bl	801083c <SendReJoinReq>
 8012a40:	4603      	mov	r3, r0
 8012a42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                if( status != LORAMAC_STATUS_OK )
 8012a46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	f000 80c1 	beq.w	8012bd2 <LoRaMacMlmeRequest+0x2a2>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8012a50:	4b79      	ldr	r3, [pc, #484]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012a52:	f893 0040 	ldrb.w	r0, [r3, #64]	; 0x40
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	795b      	ldrb	r3, [r3, #5]
 8012a5a:	b25b      	sxtb	r3, r3
 8012a5c:	2201      	movs	r2, #1
 8012a5e:	4619      	mov	r1, r3
 8012a60:	f002 fc55 	bl	801530e <RegionAlternateDr>
 8012a64:	4603      	mov	r3, r0
 8012a66:	461a      	mov	r2, r3
 8012a68:	4b73      	ldr	r3, [pc, #460]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012a6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                MacCtx.MacCallbacks->MacProcessNotify( );
                MacCtx.MacFlags.Bits.MacDone = 1;
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8012a6e:	e0b0      	b.n	8012bd2 <LoRaMacMlmeRequest+0x2a2>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	791b      	ldrb	r3, [r3, #4]
 8012a74:	2b01      	cmp	r3, #1
 8012a76:	f040 80ac 	bne.w	8012bd2 <LoRaMacMlmeRequest+0x2a2>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8012a7a:	4b6f      	ldr	r3, [pc, #444]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012a7c:	2200      	movs	r2, #0
 8012a7e:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8012a82:	2302      	movs	r3, #2
 8012a84:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012a86:	4b6c      	ldr	r3, [pc, #432]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012a88:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012a8c:	f107 020c 	add.w	r2, r7, #12
 8012a90:	4611      	mov	r1, r2
 8012a92:	4618      	mov	r0, r3
 8012a94:	f002 fad9 	bl	801504a <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	791a      	ldrb	r2, [r3, #4]
 8012a9c:	4b66      	ldr	r3, [pc, #408]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012a9e:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
                queueElement.ReadyToHandle = true;
 8012aa8:	2301      	movs	r3, #1
 8012aaa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                MacCtx.MacCallbacks->MacProcessNotify( );
 8012aae:	4b61      	ldr	r3, [pc, #388]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 8012ab0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8012ab4:	691b      	ldr	r3, [r3, #16]
 8012ab6:	4798      	blx	r3
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012ab8:	4a5e      	ldr	r2, [pc, #376]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 8012aba:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012abe:	f043 0320 	orr.w	r3, r3, #32
 8012ac2:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
                status = LORAMAC_STATUS_OK;
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8012acc:	e081      	b.n	8012bd2 <LoRaMacMlmeRequest+0x2a2>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012ace:	2300      	movs	r3, #0
 8012ad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012ad4:	f107 031c 	add.w	r3, r7, #28
 8012ad8:	2200      	movs	r2, #0
 8012ada:	4619      	mov	r1, r3
 8012adc:	2002      	movs	r0, #2
 8012ade:	f000 fcfb 	bl	80134d8 <LoRaMacCommandsAddCmd>
 8012ae2:	4603      	mov	r3, r0
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d076      	beq.n	8012bd6 <LoRaMacMlmeRequest+0x2a6>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012ae8:	2313      	movs	r3, #19
 8012aea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8012aee:	e072      	b.n	8012bd6 <LoRaMacMlmeRequest+0x2a6>
            break;
        }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	8898      	ldrh	r0, [r3, #4]
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	6899      	ldr	r1, [r3, #8]
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8012afe:	b2db      	uxtb	r3, r3
 8012b00:	461a      	mov	r2, r3
 8012b02:	f7fe fc65 	bl	80113d0 <SetTxContinuousWave>
 8012b06:	4603      	mov	r3, r0
 8012b08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8012b0c:	e06a      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012b0e:	2300      	movs	r3, #0
 8012b10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012b14:	f107 031c 	add.w	r3, r7, #28
 8012b18:	2200      	movs	r2, #0
 8012b1a:	4619      	mov	r1, r3
 8012b1c:	200d      	movs	r0, #13
 8012b1e:	f000 fcdb 	bl	80134d8 <LoRaMacCommandsAddCmd>
 8012b22:	4603      	mov	r3, r0
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d058      	beq.n	8012bda <LoRaMacMlmeRequest+0x2aa>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012b28:	2313      	movs	r3, #19
 8012b2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8012b2e:	e054      	b.n	8012bda <LoRaMacMlmeRequest+0x2aa>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8012b30:	4b41      	ldr	r3, [pc, #260]	; (8012c38 <LoRaMacMlmeRequest+0x308>)
 8012b32:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d151      	bne.n	8012bde <LoRaMacMlmeRequest+0x2ae>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	791b      	ldrb	r3, [r3, #4]
 8012b3e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	791b      	ldrb	r3, [r3, #4]
 8012b46:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8012b4a:	b2db      	uxtb	r3, r3
 8012b4c:	4618      	mov	r0, r3
 8012b4e:	f000 fb1b 	bl	8013188 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8012b52:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012b56:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8012b58:	2300      	movs	r3, #0
 8012b5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8012b5e:	f107 031c 	add.w	r3, r7, #28
 8012b62:	2201      	movs	r2, #1
 8012b64:	4619      	mov	r1, r3
 8012b66:	2010      	movs	r0, #16
 8012b68:	f000 fcb6 	bl	80134d8 <LoRaMacCommandsAddCmd>
 8012b6c:	4603      	mov	r3, r0
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d035      	beq.n	8012bde <LoRaMacMlmeRequest+0x2ae>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012b72:	2313      	movs	r3, #19
 8012b74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
            }
            break;
 8012b78:	e031      	b.n	8012bde <LoRaMacMlmeRequest+0x2ae>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8012b7a:	2300      	movs	r3, #0
 8012b7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012b80:	f107 031c 	add.w	r3, r7, #28
 8012b84:	2200      	movs	r2, #0
 8012b86:	4619      	mov	r1, r3
 8012b88:	2012      	movs	r0, #18
 8012b8a:	f000 fca5 	bl	80134d8 <LoRaMacCommandsAddCmd>
 8012b8e:	4603      	mov	r3, r0
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d026      	beq.n	8012be2 <LoRaMacMlmeRequest+0x2b2>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012b94:	2313      	movs	r3, #19
 8012b96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8012b9a:	e022      	b.n	8012be2 <LoRaMacMlmeRequest+0x2b2>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8012b9c:	2301      	movs	r3, #1
 8012b9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8012ba2:	f000 faa7 	bl	80130f4 <LoRaMacClassBIsAcquisitionInProgress>
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	f083 0301 	eor.w	r3, r3, #1
 8012bac:	b2db      	uxtb	r3, r3
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	d009      	beq.n	8012bc6 <LoRaMacMlmeRequest+0x296>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8012bb2:	2000      	movs	r0, #0
 8012bb4:	f000 fa80 	bl	80130b8 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8012bb8:	2000      	movs	r0, #0
 8012bba:	f000 faa2 	bl	8013102 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8012bc4:	e00e      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
                status = LORAMAC_STATUS_BUSY;
 8012bc6:	2301      	movs	r3, #1
 8012bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8012bcc:	e00a      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
        }
        default:
            break;
 8012bce:	bf00      	nop
 8012bd0:	e008      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012bd2:	bf00      	nop
 8012bd4:	e006      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012bd6:	bf00      	nop
 8012bd8:	e004      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012bda:	bf00      	nop
 8012bdc:	e002      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012bde:	bf00      	nop
 8012be0:	e000      	b.n	8012be4 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012be2:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012be4:	4b13      	ldr	r3, [pc, #76]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 8012be6:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8012bee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	d010      	beq.n	8012c18 <LoRaMacMlmeRequest+0x2e8>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012bf6:	f000 fffd 	bl	8013bf4 <LoRaMacConfirmQueueGetCnt>
 8012bfa:	4603      	mov	r3, r0
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d110      	bne.n	8012c22 <LoRaMacMlmeRequest+0x2f2>
        {
            MacCtx.NodeAckRequested = false;
 8012c00:	4b0c      	ldr	r3, [pc, #48]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 8012c02:	2200      	movs	r2, #0
 8012c04:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012c08:	4a0a      	ldr	r2, [pc, #40]	; (8012c34 <LoRaMacMlmeRequest+0x304>)
 8012c0a:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012c0e:	f36f 0382 	bfc	r3, #2, #1
 8012c12:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 8012c16:	e004      	b.n	8012c22 <LoRaMacMlmeRequest+0x2f2>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8012c18:	f107 0320 	add.w	r3, r7, #32
 8012c1c:	4618      	mov	r0, r3
 8012c1e:	f000 fe9b 	bl	8013958 <LoRaMacConfirmQueueAdd>
    }
    return status;
 8012c22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8012c26:	4618      	mov	r0, r3
 8012c28:	3728      	adds	r7, #40	; 0x28
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd80      	pop	{r7, pc}
 8012c2e:	bf00      	nop
 8012c30:	20000bd4 	.word	0x20000bd4
 8012c34:	2000077c 	.word	0x2000077c
 8012c38:	20000c9c 	.word	0x20000c9c

08012c3c <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8012c3c:	b5b0      	push	{r4, r5, r7, lr}
 8012c3e:	b092      	sub	sp, #72	; 0x48
 8012c40:	af02      	add	r7, sp, #8
 8012c42:	6078      	str	r0, [r7, #4]
 8012c44:	460b      	mov	r3, r1
 8012c46:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012c48:	2302      	movs	r3, #2
 8012c4a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8012c4e:	2300      	movs	r3, #0
 8012c50:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 8012c54:	2300      	movs	r3, #0
 8012c56:	63bb      	str	r3, [r7, #56]	; 0x38
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8012c58:	2300      	movs	r3, #0
 8012c5a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    bool readyToSend = false;
 8012c5e:	2300      	movs	r3, #0
 8012c60:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    if( mcpsRequest == NULL )
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d101      	bne.n	8012c6e <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012c6a:	2303      	movs	r3, #3
 8012c6c:	e113      	b.n	8012e96 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	2200      	movs	r2, #0
 8012c72:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8012c74:	f7fc fada 	bl	800f22c <LoRaMacIsBusy>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d001      	beq.n	8012c82 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8012c7e:	2301      	movs	r3, #1
 8012c80:	e109      	b.n	8012e96 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	f107 040c 	add.w	r4, r7, #12
 8012c88:	461d      	mov	r5, r3
 8012c8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012c8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012c8e:	682b      	ldr	r3, [r5, #0]
 8012c90:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8012c92:	2300      	movs	r3, #0
 8012c94:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8012c98:	2214      	movs	r2, #20
 8012c9a:	2100      	movs	r1, #0
 8012c9c:	4880      	ldr	r0, [pc, #512]	; (8012ea0 <LoRaMacMcpsRequest+0x264>)
 8012c9e:	f005 ffd5 	bl	8018c4c <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012ca2:	4b80      	ldr	r3, [pc, #512]	; (8012ea4 <LoRaMacMcpsRequest+0x268>)
 8012ca4:	2201      	movs	r2, #1
 8012ca6:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8012caa:	4b7f      	ldr	r3, [pc, #508]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012cac:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8012cb0:	2b02      	cmp	r3, #2
 8012cb2:	d111      	bne.n	8012cd8 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8012cb4:	4b7c      	ldr	r3, [pc, #496]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012cb6:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8012cba:	2b02      	cmp	r3, #2
 8012cbc:	d10c      	bne.n	8012cd8 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8012cbe:	4b7a      	ldr	r3, [pc, #488]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012cc0:	f893 310a 	ldrb.w	r3, [r3, #266]	; 0x10a
 8012cc4:	f083 0301 	eor.w	r3, r3, #1
 8012cc8:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d004      	beq.n	8012cd8 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 8012cce:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d101      	bne.n	8012cd8 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8012cd4:	2301      	movs	r3, #1
 8012cd6:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8012cd8:	7b3b      	ldrb	r3, [r7, #12]
 8012cda:	2b03      	cmp	r3, #3
 8012cdc:	d030      	beq.n	8012d40 <LoRaMacMcpsRequest+0x104>
 8012cde:	2b03      	cmp	r3, #3
 8012ce0:	dc3f      	bgt.n	8012d62 <LoRaMacMcpsRequest+0x126>
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d002      	beq.n	8012cec <LoRaMacMcpsRequest+0xb0>
 8012ce6:	2b01      	cmp	r3, #1
 8012ce8:	d015      	beq.n	8012d16 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8012cea:	e03a      	b.n	8012d62 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 8012cec:	2301      	movs	r3, #1
 8012cee:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8012cf2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012cf6:	2202      	movs	r2, #2
 8012cf8:	f362 1347 	bfi	r3, r2, #5, #3
 8012cfc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8012d00:	7c3b      	ldrb	r3, [r7, #16]
 8012d02:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8012d06:	697b      	ldr	r3, [r7, #20]
 8012d08:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 8012d0a:	8b3b      	ldrh	r3, [r7, #24]
 8012d0c:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8012d0e:	7ebb      	ldrb	r3, [r7, #26]
 8012d10:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8012d14:	e026      	b.n	8012d64 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8012d16:	2301      	movs	r3, #1
 8012d18:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8012d1c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012d20:	2204      	movs	r2, #4
 8012d22:	f362 1347 	bfi	r3, r2, #5, #3
 8012d26:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fPort = request.Req.Confirmed.fPort;
 8012d2a:	7c3b      	ldrb	r3, [r7, #16]
 8012d2c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8012d30:	697b      	ldr	r3, [r7, #20]
 8012d32:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8012d34:	8b3b      	ldrh	r3, [r7, #24]
 8012d36:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Confirmed.Datarate;
 8012d38:	7ebb      	ldrb	r3, [r7, #26]
 8012d3a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8012d3e:	e011      	b.n	8012d64 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8012d40:	2301      	movs	r3, #1
 8012d42:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8012d46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012d4a:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8012d4e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 8012d52:	693b      	ldr	r3, [r7, #16]
 8012d54:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 8012d56:	8abb      	ldrh	r3, [r7, #20]
 8012d58:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Proprietary.Datarate;
 8012d5a:	7dbb      	ldrb	r3, [r7, #22]
 8012d5c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8012d60:	e000      	b.n	8012d64 <LoRaMacMcpsRequest+0x128>
            break;
 8012d62:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 8012d64:	2302      	movs	r3, #2
 8012d66:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012d6a:	4b4f      	ldr	r3, [pc, #316]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012d6c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012d70:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012d74:	4b4c      	ldr	r3, [pc, #304]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012d76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012d7a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8012d7e:	4611      	mov	r1, r2
 8012d80:	4618      	mov	r0, r3
 8012d82:	f002 f92a 	bl	8014fda <RegionGetPhyParam>
 8012d86:	4603      	mov	r3, r0
 8012d88:	62bb      	str	r3, [r7, #40]	; 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8012d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d8c:	b25b      	sxtb	r3, r3
 8012d8e:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 8012d92:	4293      	cmp	r3, r2
 8012d94:	bfb8      	it	lt
 8012d96:	4613      	movlt	r3, r2
 8012d98:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8012d9c:	4b42      	ldr	r3, [pc, #264]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012d9e:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8012da2:	4a41      	ldr	r2, [pc, #260]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012da4:	f892 111c 	ldrb.w	r1, [r2, #284]	; 0x11c
 8012da8:	4a3f      	ldr	r2, [pc, #252]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012daa:	f892 2109 	ldrb.w	r2, [r2, #265]	; 0x109
 8012dae:	4618      	mov	r0, r3
 8012db0:	f7fc fbd4 	bl	800f55c <CheckForMinimumAbpDatarate>
 8012db4:	4603      	mov	r3, r0
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d002      	beq.n	8012dc0 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 8012dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dbc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if( readyToSend == true )
 8012dc0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d05f      	beq.n	8012e88 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012dc8:	4b37      	ldr	r3, [pc, #220]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012dca:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8012dce:	f083 0301 	eor.w	r3, r3, #1
 8012dd2:	b2db      	uxtb	r3, r3
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d10e      	bne.n	8012df6 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8012dd8:	4b33      	ldr	r3, [pc, #204]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012dda:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8012dde:	4a32      	ldr	r2, [pc, #200]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012de0:	f892 111c 	ldrb.w	r1, [r2, #284]	; 0x11c
 8012de4:	4a30      	ldr	r2, [pc, #192]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012de6:	f892 2109 	ldrb.w	r2, [r2, #265]	; 0x109
 8012dea:	4618      	mov	r0, r3
 8012dec:	f7fc fbb6 	bl	800f55c <CheckForMinimumAbpDatarate>
 8012df0:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d01c      	beq.n	8012e30 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8012df6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8012dfa:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012dfe:	4b2a      	ldr	r3, [pc, #168]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012e00:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8012e04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012e08:	4b27      	ldr	r3, [pc, #156]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012e0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012e0e:	f107 0120 	add.w	r1, r7, #32
 8012e12:	2205      	movs	r2, #5
 8012e14:	4618      	mov	r0, r3
 8012e16:	f002 f930 	bl	801507a <RegionVerify>
 8012e1a:	4603      	mov	r3, r0
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d005      	beq.n	8012e2c <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012e20:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8012e24:	4b20      	ldr	r3, [pc, #128]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012e26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8012e2a:	e001      	b.n	8012e30 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8012e2c:	2303      	movs	r3, #3
 8012e2e:	e032      	b.n	8012e96 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8012e30:	4b1d      	ldr	r3, [pc, #116]	; (8012ea8 <LoRaMacMcpsRequest+0x26c>)
 8012e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012e36:	4a1b      	ldr	r2, [pc, #108]	; (8012ea4 <LoRaMacMcpsRequest+0x268>)
 8012e38:	f8d2 249c 	ldr.w	r2, [r2, #1180]	; 0x49c
 8012e3c:	4611      	mov	r1, r2
 8012e3e:	4618      	mov	r0, r3
 8012e40:	f7fc fc76 	bl	800f730 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8012e44:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012e46:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 8012e4a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8012e4e:	78fb      	ldrb	r3, [r7, #3]
 8012e50:	9300      	str	r3, [sp, #0]
 8012e52:	4613      	mov	r3, r2
 8012e54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012e56:	f7fd fc0d 	bl	8010674 <Send>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if( status == LORAMAC_STATUS_OK )
 8012e60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d10b      	bne.n	8012e80 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 8012e68:	7b3a      	ldrb	r2, [r7, #12]
 8012e6a:	4b0e      	ldr	r3, [pc, #56]	; (8012ea4 <LoRaMacMcpsRequest+0x268>)
 8012e6c:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8012e70:	4a0c      	ldr	r2, [pc, #48]	; (8012ea4 <LoRaMacMcpsRequest+0x268>)
 8012e72:	f892 3495 	ldrb.w	r3, [r2, #1173]	; 0x495
 8012e76:	f043 0301 	orr.w	r3, r3, #1
 8012e7a:	f882 3495 	strb.w	r3, [r2, #1173]	; 0x495
 8012e7e:	e003      	b.n	8012e88 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8012e80:	4b08      	ldr	r3, [pc, #32]	; (8012ea4 <LoRaMacMcpsRequest+0x268>)
 8012e82:	2200      	movs	r2, #0
 8012e84:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012e88:	4b06      	ldr	r3, [pc, #24]	; (8012ea4 <LoRaMacMcpsRequest+0x268>)
 8012e8a:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	611a      	str	r2, [r3, #16]

    return status;
 8012e92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012e96:	4618      	mov	r0, r3
 8012e98:	3740      	adds	r7, #64	; 0x40
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8012e9e:	bf00      	nop
 8012ea0:	20000bc0 	.word	0x20000bc0
 8012ea4:	2000077c 	.word	0x2000077c
 8012ea8:	20000c9c 	.word	0x20000c9c

08012eac <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8012eac:	b580      	push	{r7, lr}
 8012eae:	b084      	sub	sp, #16
 8012eb0:	af00      	add	r7, sp, #0
 8012eb2:	4603      	mov	r3, r0
 8012eb4:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8012eb6:	79fb      	ldrb	r3, [r7, #7]
 8012eb8:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8012eba:	4b0a      	ldr	r3, [pc, #40]	; (8012ee4 <LoRaMacTestSetDutyCycleOn+0x38>)
 8012ebc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012ec0:	f107 010c 	add.w	r1, r7, #12
 8012ec4:	220f      	movs	r2, #15
 8012ec6:	4618      	mov	r0, r3
 8012ec8:	f002 f8d7 	bl	801507a <RegionVerify>
 8012ecc:	4603      	mov	r3, r0
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d003      	beq.n	8012eda <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8012ed2:	4a04      	ldr	r2, [pc, #16]	; (8012ee4 <LoRaMacTestSetDutyCycleOn+0x38>)
 8012ed4:	79fb      	ldrb	r3, [r7, #7]
 8012ed6:	f882 3108 	strb.w	r3, [r2, #264]	; 0x108
    }
}
 8012eda:	bf00      	nop
 8012edc:	3710      	adds	r7, #16
 8012ede:	46bd      	mov	sp, r7
 8012ee0:	bd80      	pop	{r7, pc}
 8012ee2:	bf00      	nop
 8012ee4:	20000c9c 	.word	0x20000c9c

08012ee8 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8012ee8:	b580      	push	{r7, lr}
 8012eea:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8012eec:	f7fe ff26 	bl	8011d3c <LoRaMacStop>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d111      	bne.n	8012f1a <LoRaMacDeInitialization+0x32>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8012ef6:	480a      	ldr	r0, [pc, #40]	; (8012f20 <LoRaMacDeInitialization+0x38>)
 8012ef8:	f009 fe7a 	bl	801cbf0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 8012efc:	4809      	ldr	r0, [pc, #36]	; (8012f24 <LoRaMacDeInitialization+0x3c>)
 8012efe:	f009 fe77 	bl	801cbf0 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8012f02:	4809      	ldr	r0, [pc, #36]	; (8012f28 <LoRaMacDeInitialization+0x40>)
 8012f04:	f009 fe74 	bl	801cbf0 <UTIL_TIMER_Stop>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8012f08:	f000 f948 	bl	801319c <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( );
 8012f0c:	f7fd ff18 	bl	8010d40 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8012f10:	4b06      	ldr	r3, [pc, #24]	; (8012f2c <LoRaMacDeInitialization+0x44>)
 8012f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f14:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 8012f16:	2300      	movs	r3, #0
 8012f18:	e000      	b.n	8012f1c <LoRaMacDeInitialization+0x34>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 8012f1a:	2301      	movs	r3, #1
    }
}
 8012f1c:	4618      	mov	r0, r3
 8012f1e:	bd80      	pop	{r7, pc}
 8012f20:	20000ae4 	.word	0x20000ae4
 8012f24:	20000afc 	.word	0x20000afc
 8012f28:	20000b14 	.word	0x20000b14
 8012f2c:	0801ed70 	.word	0x0801ed70

08012f30 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b08c      	sub	sp, #48	; 0x30
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	60f8      	str	r0, [r7, #12]
 8012f38:	60b9      	str	r1, [r7, #8]
 8012f3a:	607a      	str	r2, [r7, #4]
 8012f3c:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8012f3e:	2300      	movs	r3, #0
 8012f40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = adrNext->Datarate;
 8012f44:	68fb      	ldr	r3, [r7, #12]
 8012f46:	7b1b      	ldrb	r3, [r3, #12]
 8012f48:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = adrNext->TxPower;
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	7b5b      	ldrb	r3, [r3, #13]
 8012f50:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	7b9b      	ldrb	r3, [r3, #14]
 8012f58:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8012f5c:	68fb      	ldr	r3, [r7, #12]
 8012f5e:	685a      	ldr	r2, [r3, #4]
 8012f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f62:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8012f64:	68fb      	ldr	r3, [r7, #12]
 8012f66:	785b      	ldrb	r3, [r3, #1]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	f000 8088 	beq.w	801307e <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8012f6e:	2302      	movs	r3, #2
 8012f70:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	7bdb      	ldrb	r3, [r3, #15]
 8012f78:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8012f7c:	68fb      	ldr	r3, [r7, #12]
 8012f7e:	7c1b      	ldrb	r3, [r3, #16]
 8012f80:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8012f84:	4611      	mov	r1, r2
 8012f86:	4618      	mov	r0, r3
 8012f88:	f002 f827 	bl	8014fda <RegionGetPhyParam>
 8012f8c:	4603      	mov	r3, r0
 8012f8e:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8012f90:	6a3b      	ldr	r3, [r7, #32]
 8012f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        datarate = MAX( datarate, minTxDatarate );
 8012f96:	f997 202b 	ldrsb.w	r2, [r7, #43]	; 0x2b
 8012f9a:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8012f9e:	4293      	cmp	r3, r2
 8012fa0:	bfb8      	it	lt
 8012fa2:	4613      	movlt	r3, r2
 8012fa4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	685b      	ldr	r3, [r3, #4]
 8012fac:	68fa      	ldr	r2, [r7, #12]
 8012fae:	8912      	ldrh	r2, [r2, #8]
 8012fb0:	4293      	cmp	r3, r2
 8012fb2:	d302      	bcc.n	8012fba <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8012fb4:	2301      	movs	r3, #1
 8012fb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	685b      	ldr	r3, [r3, #4]
 8012fbe:	68fa      	ldr	r2, [r7, #12]
 8012fc0:	8912      	ldrh	r2, [r2, #8]
 8012fc2:	4611      	mov	r1, r2
 8012fc4:	68fa      	ldr	r2, [r7, #12]
 8012fc6:	8952      	ldrh	r2, [r2, #10]
 8012fc8:	440a      	add	r2, r1
 8012fca:	4293      	cmp	r3, r2
 8012fcc:	d30f      	bcc.n	8012fee <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8012fce:	230a      	movs	r3, #10
 8012fd0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8012fd4:	68fb      	ldr	r3, [r7, #12]
 8012fd6:	7c1b      	ldrb	r3, [r3, #16]
 8012fd8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8012fdc:	4611      	mov	r1, r2
 8012fde:	4618      	mov	r0, r3
 8012fe0:	f001 fffb 	bl	8014fda <RegionGetPhyParam>
 8012fe4:	4603      	mov	r3, r0
 8012fe6:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8012fe8:	6a3b      	ldr	r3, [r7, #32]
 8012fea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	685b      	ldr	r3, [r3, #4]
 8012ff2:	68fa      	ldr	r2, [r7, #12]
 8012ff4:	8912      	ldrh	r2, [r2, #8]
 8012ff6:	4611      	mov	r1, r2
 8012ff8:	68fa      	ldr	r2, [r7, #12]
 8012ffa:	8952      	ldrh	r2, [r2, #10]
 8012ffc:	0052      	lsls	r2, r2, #1
 8012ffe:	440a      	add	r2, r1
 8013000:	4293      	cmp	r3, r2
 8013002:	d33c      	bcc.n	801307e <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	685b      	ldr	r3, [r3, #4]
 8013008:	68fa      	ldr	r2, [r7, #12]
 801300a:	8912      	ldrh	r2, [r2, #8]
 801300c:	1a9b      	subs	r3, r3, r2
 801300e:	68fa      	ldr	r2, [r7, #12]
 8013010:	8952      	ldrh	r2, [r2, #10]
 8013012:	fbb3 f1f2 	udiv	r1, r3, r2
 8013016:	fb01 f202 	mul.w	r2, r1, r2
 801301a:	1a9b      	subs	r3, r3, r2
 801301c:	2b00      	cmp	r3, #0
 801301e:	d12e      	bne.n	801307e <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 8013020:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8013024:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8013028:	429a      	cmp	r2, r3
 801302a:	d110      	bne.n	801304e <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 801302c:	68fb      	ldr	r3, [r7, #12]
 801302e:	781b      	ldrb	r3, [r3, #0]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d009      	beq.n	8013048 <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013034:	2302      	movs	r3, #2
 8013036:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	7c1b      	ldrb	r3, [r3, #16]
 801303c:	f107 0210 	add.w	r2, r7, #16
 8013040:	4611      	mov	r1, r2
 8013042:	4618      	mov	r0, r3
 8013044:	f002 f801 	bl	801504a <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 8013048:	2301      	movs	r3, #1
 801304a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801304e:	2321      	movs	r3, #33	; 0x21
 8013050:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                getPhy.Datarate = datarate;
 8013054:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8013058:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	7bdb      	ldrb	r3, [r3, #15]
 8013060:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	7c1b      	ldrb	r3, [r3, #16]
 8013068:	f107 0224 	add.w	r2, r7, #36	; 0x24
 801306c:	4611      	mov	r1, r2
 801306e:	4618      	mov	r0, r3
 8013070:	f001 ffb3 	bl	8014fda <RegionGetPhyParam>
 8013074:	4603      	mov	r3, r0
 8013076:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8013078:	6a3b      	ldr	r3, [r7, #32]
 801307a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            }
        }
    }

    *drOut = datarate;
 801307e:	68bb      	ldr	r3, [r7, #8]
 8013080:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8013084:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 801308c:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 801308e:	683b      	ldr	r3, [r7, #0]
 8013090:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8013094:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8013096:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801309a:	4618      	mov	r0, r3
 801309c:	3730      	adds	r7, #48	; 0x30
 801309e:	46bd      	mov	sp, r7
 80130a0:	bd80      	pop	{r7, pc}

080130a2 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 80130a2:	b480      	push	{r7}
 80130a4:	b085      	sub	sp, #20
 80130a6:	af00      	add	r7, sp, #0
 80130a8:	60f8      	str	r0, [r7, #12]
 80130aa:	60b9      	str	r1, [r7, #8]
 80130ac:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80130ae:	bf00      	nop
 80130b0:	3714      	adds	r7, #20
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bc80      	pop	{r7}
 80130b6:	4770      	bx	lr

080130b8 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 80130b8:	b480      	push	{r7}
 80130ba:	b083      	sub	sp, #12
 80130bc:	af00      	add	r7, sp, #0
 80130be:	4603      	mov	r3, r0
 80130c0:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80130c2:	bf00      	nop
 80130c4:	370c      	adds	r7, #12
 80130c6:	46bd      	mov	sp, r7
 80130c8:	bc80      	pop	{r7}
 80130ca:	4770      	bx	lr

080130cc <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80130cc:	b480      	push	{r7}
 80130ce:	b083      	sub	sp, #12
 80130d0:	af00      	add	r7, sp, #0
 80130d2:	4603      	mov	r3, r0
 80130d4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80130d6:	bf00      	nop
 80130d8:	370c      	adds	r7, #12
 80130da:	46bd      	mov	sp, r7
 80130dc:	bc80      	pop	{r7}
 80130de:	4770      	bx	lr

080130e0 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80130e0:	b480      	push	{r7}
 80130e2:	b083      	sub	sp, #12
 80130e4:	af00      	add	r7, sp, #0
 80130e6:	4603      	mov	r3, r0
 80130e8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80130ea:	bf00      	nop
 80130ec:	370c      	adds	r7, #12
 80130ee:	46bd      	mov	sp, r7
 80130f0:	bc80      	pop	{r7}
 80130f2:	4770      	bx	lr

080130f4 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 80130f4:	b480      	push	{r7}
 80130f6:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 80130f8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80130fa:	4618      	mov	r0, r3
 80130fc:	46bd      	mov	sp, r7
 80130fe:	bc80      	pop	{r7}
 8013100:	4770      	bx	lr

08013102 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8013102:	b480      	push	{r7}
 8013104:	b083      	sub	sp, #12
 8013106:	af00      	add	r7, sp, #0
 8013108:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801310a:	bf00      	nop
 801310c:	370c      	adds	r7, #12
 801310e:	46bd      	mov	sp, r7
 8013110:	bc80      	pop	{r7}
 8013112:	4770      	bx	lr

08013114 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8013114:	b480      	push	{r7}
 8013116:	b083      	sub	sp, #12
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801311c:	bf00      	nop
 801311e:	370c      	adds	r7, #12
 8013120:	46bd      	mov	sp, r7
 8013122:	bc80      	pop	{r7}
 8013124:	4770      	bx	lr

08013126 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8013126:	b480      	push	{r7}
 8013128:	b083      	sub	sp, #12
 801312a:	af00      	add	r7, sp, #0
 801312c:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801312e:	bf00      	nop
 8013130:	370c      	adds	r7, #12
 8013132:	46bd      	mov	sp, r7
 8013134:	bc80      	pop	{r7}
 8013136:	4770      	bx	lr

08013138 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8013138:	b480      	push	{r7}
 801313a:	b083      	sub	sp, #12
 801313c:	af00      	add	r7, sp, #0
 801313e:	6078      	str	r0, [r7, #4]
 8013140:	460b      	mov	r3, r1
 8013142:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8013144:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013146:	4618      	mov	r0, r3
 8013148:	370c      	adds	r7, #12
 801314a:	46bd      	mov	sp, r7
 801314c:	bc80      	pop	{r7}
 801314e:	4770      	bx	lr

08013150 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8013150:	b480      	push	{r7}
 8013152:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013154:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013156:	4618      	mov	r0, r3
 8013158:	46bd      	mov	sp, r7
 801315a:	bc80      	pop	{r7}
 801315c:	4770      	bx	lr

0801315e <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 801315e:	b480      	push	{r7}
 8013160:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013162:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013164:	4618      	mov	r0, r3
 8013166:	46bd      	mov	sp, r7
 8013168:	bc80      	pop	{r7}
 801316a:	4770      	bx	lr

0801316c <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 801316c:	b480      	push	{r7}
 801316e:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013170:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013172:	4618      	mov	r0, r3
 8013174:	46bd      	mov	sp, r7
 8013176:	bc80      	pop	{r7}
 8013178:	4770      	bx	lr

0801317a <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801317a:	b480      	push	{r7}
 801317c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801317e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013180:	4618      	mov	r0, r3
 8013182:	46bd      	mov	sp, r7
 8013184:	bc80      	pop	{r7}
 8013186:	4770      	bx	lr

08013188 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8013188:	b480      	push	{r7}
 801318a:	b083      	sub	sp, #12
 801318c:	af00      	add	r7, sp, #0
 801318e:	4603      	mov	r3, r0
 8013190:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013192:	bf00      	nop
 8013194:	370c      	adds	r7, #12
 8013196:	46bd      	mov	sp, r7
 8013198:	bc80      	pop	{r7}
 801319a:	4770      	bx	lr

0801319c <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 801319c:	b480      	push	{r7}
 801319e:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131a0:	bf00      	nop
 80131a2:	46bd      	mov	sp, r7
 80131a4:	bc80      	pop	{r7}
 80131a6:	4770      	bx	lr

080131a8 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 80131a8:	b480      	push	{r7}
 80131aa:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131ac:	bf00      	nop
 80131ae:	46bd      	mov	sp, r7
 80131b0:	bc80      	pop	{r7}
 80131b2:	4770      	bx	lr

080131b4 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 80131b4:	b480      	push	{r7}
 80131b6:	b083      	sub	sp, #12
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	4603      	mov	r3, r0
 80131bc:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80131be:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131c0:	4618      	mov	r0, r3
 80131c2:	370c      	adds	r7, #12
 80131c4:	46bd      	mov	sp, r7
 80131c6:	bc80      	pop	{r7}
 80131c8:	4770      	bx	lr

080131ca <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80131ca:	b480      	push	{r7}
 80131cc:	b083      	sub	sp, #12
 80131ce:	af00      	add	r7, sp, #0
 80131d0:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80131d2:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	370c      	adds	r7, #12
 80131d8:	46bd      	mov	sp, r7
 80131da:	bc80      	pop	{r7}
 80131dc:	4770      	bx	lr

080131de <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80131de:	b480      	push	{r7}
 80131e0:	b083      	sub	sp, #12
 80131e2:	af00      	add	r7, sp, #0
 80131e4:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80131e6:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131e8:	4618      	mov	r0, r3
 80131ea:	370c      	adds	r7, #12
 80131ec:	46bd      	mov	sp, r7
 80131ee:	bc80      	pop	{r7}
 80131f0:	4770      	bx	lr

080131f2 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80131f2:	b480      	push	{r7}
 80131f4:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80131f6:	bf00      	nop
 80131f8:	46bd      	mov	sp, r7
 80131fa:	bc80      	pop	{r7}
 80131fc:	4770      	bx	lr

080131fe <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80131fe:	b480      	push	{r7}
 8013200:	b083      	sub	sp, #12
 8013202:	af00      	add	r7, sp, #0
 8013204:	4603      	mov	r3, r0
 8013206:	6039      	str	r1, [r7, #0]
 8013208:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 801320a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801320c:	4618      	mov	r0, r3
 801320e:	370c      	adds	r7, #12
 8013210:	46bd      	mov	sp, r7
 8013212:	bc80      	pop	{r7}
 8013214:	4770      	bx	lr

08013216 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8013216:	b480      	push	{r7}
 8013218:	b083      	sub	sp, #12
 801321a:	af00      	add	r7, sp, #0
 801321c:	4603      	mov	r3, r0
 801321e:	603a      	str	r2, [r7, #0]
 8013220:	80fb      	strh	r3, [r7, #6]
 8013222:	460b      	mov	r3, r1
 8013224:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013226:	bf00      	nop
 8013228:	370c      	adds	r7, #12
 801322a:	46bd      	mov	sp, r7
 801322c:	bc80      	pop	{r7}
 801322e:	4770      	bx	lr

08013230 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8013230:	b480      	push	{r7}
 8013232:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013234:	bf00      	nop
 8013236:	46bd      	mov	sp, r7
 8013238:	bc80      	pop	{r7}
 801323a:	4770      	bx	lr

0801323c <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 801323c:	b480      	push	{r7}
 801323e:	b083      	sub	sp, #12
 8013240:	af00      	add	r7, sp, #0
 8013242:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8013244:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013246:	4618      	mov	r0, r3
 8013248:	370c      	adds	r7, #12
 801324a:	46bd      	mov	sp, r7
 801324c:	bc80      	pop	{r7}
 801324e:	4770      	bx	lr

08013250 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8013250:	b480      	push	{r7}
 8013252:	b083      	sub	sp, #12
 8013254:	af00      	add	r7, sp, #0
 8013256:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8013258:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801325a:	4618      	mov	r0, r3
 801325c:	370c      	adds	r7, #12
 801325e:	46bd      	mov	sp, r7
 8013260:	bc80      	pop	{r7}
 8013262:	4770      	bx	lr

08013264 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8013264:	b480      	push	{r7}
 8013266:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013268:	bf00      	nop
 801326a:	46bd      	mov	sp, r7
 801326c:	bc80      	pop	{r7}
 801326e:	4770      	bx	lr

08013270 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8013270:	b480      	push	{r7}
 8013272:	b083      	sub	sp, #12
 8013274:	af00      	add	r7, sp, #0
 8013276:	6078      	str	r0, [r7, #4]
 8013278:	460b      	mov	r3, r1
 801327a:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801327c:	bf00      	nop
 801327e:	370c      	adds	r7, #12
 8013280:	46bd      	mov	sp, r7
 8013282:	bc80      	pop	{r7}
 8013284:	4770      	bx	lr

08013286 <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 8013286:	b480      	push	{r7}
 8013288:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801328a:	bf00      	nop
 801328c:	46bd      	mov	sp, r7
 801328e:	bc80      	pop	{r7}
 8013290:	4770      	bx	lr

08013292 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8013292:	b480      	push	{r7}
 8013294:	b085      	sub	sp, #20
 8013296:	af00      	add	r7, sp, #0
 8013298:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801329e:	2300      	movs	r3, #0
 80132a0:	81fb      	strh	r3, [r7, #14]
 80132a2:	e00a      	b.n	80132ba <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 80132a4:	89fb      	ldrh	r3, [r7, #14]
 80132a6:	68ba      	ldr	r2, [r7, #8]
 80132a8:	4413      	add	r3, r2
 80132aa:	781b      	ldrb	r3, [r3, #0]
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d001      	beq.n	80132b4 <IsSlotFree+0x22>
        {
            return false;
 80132b0:	2300      	movs	r3, #0
 80132b2:	e006      	b.n	80132c2 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80132b4:	89fb      	ldrh	r3, [r7, #14]
 80132b6:	3301      	adds	r3, #1
 80132b8:	81fb      	strh	r3, [r7, #14]
 80132ba:	89fb      	ldrh	r3, [r7, #14]
 80132bc:	2b0f      	cmp	r3, #15
 80132be:	d9f1      	bls.n	80132a4 <IsSlotFree+0x12>
        }
    }
    return true;
 80132c0:	2301      	movs	r3, #1
}
 80132c2:	4618      	mov	r0, r3
 80132c4:	3714      	adds	r7, #20
 80132c6:	46bd      	mov	sp, r7
 80132c8:	bc80      	pop	{r7}
 80132ca:	4770      	bx	lr

080132cc <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b082      	sub	sp, #8
 80132d0:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80132d2:	2300      	movs	r3, #0
 80132d4:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80132d6:	e007      	b.n	80132e8 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80132d8:	79fb      	ldrb	r3, [r7, #7]
 80132da:	3301      	adds	r3, #1
 80132dc:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80132de:	79fb      	ldrb	r3, [r7, #7]
 80132e0:	2b20      	cmp	r3, #32
 80132e2:	d101      	bne.n	80132e8 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80132e4:	2300      	movs	r3, #0
 80132e6:	e012      	b.n	801330e <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80132e8:	79fb      	ldrb	r3, [r7, #7]
 80132ea:	011b      	lsls	r3, r3, #4
 80132ec:	3308      	adds	r3, #8
 80132ee:	4a0a      	ldr	r2, [pc, #40]	; (8013318 <MallocNewMacCommandSlot+0x4c>)
 80132f0:	4413      	add	r3, r2
 80132f2:	4618      	mov	r0, r3
 80132f4:	f7ff ffcd 	bl	8013292 <IsSlotFree>
 80132f8:	4603      	mov	r3, r0
 80132fa:	f083 0301 	eor.w	r3, r3, #1
 80132fe:	b2db      	uxtb	r3, r3
 8013300:	2b00      	cmp	r3, #0
 8013302:	d1e9      	bne.n	80132d8 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8013304:	79fb      	ldrb	r3, [r7, #7]
 8013306:	011b      	lsls	r3, r3, #4
 8013308:	3308      	adds	r3, #8
 801330a:	4a03      	ldr	r2, [pc, #12]	; (8013318 <MallocNewMacCommandSlot+0x4c>)
 801330c:	4413      	add	r3, r2
}
 801330e:	4618      	mov	r0, r3
 8013310:	3708      	adds	r7, #8
 8013312:	46bd      	mov	sp, r7
 8013314:	bd80      	pop	{r7, pc}
 8013316:	bf00      	nop
 8013318:	2000185c 	.word	0x2000185c

0801331c <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 801331c:	b580      	push	{r7, lr}
 801331e:	b082      	sub	sp, #8
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	2b00      	cmp	r3, #0
 8013328:	d101      	bne.n	801332e <FreeMacCommandSlot+0x12>
    {
        return false;
 801332a:	2300      	movs	r3, #0
 801332c:	e005      	b.n	801333a <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 801332e:	2210      	movs	r2, #16
 8013330:	2100      	movs	r1, #0
 8013332:	6878      	ldr	r0, [r7, #4]
 8013334:	f005 fc8a 	bl	8018c4c <memset1>

    return true;
 8013338:	2301      	movs	r3, #1
}
 801333a:	4618      	mov	r0, r3
 801333c:	3708      	adds	r7, #8
 801333e:	46bd      	mov	sp, r7
 8013340:	bd80      	pop	{r7, pc}

08013342 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8013342:	b480      	push	{r7}
 8013344:	b083      	sub	sp, #12
 8013346:	af00      	add	r7, sp, #0
 8013348:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d101      	bne.n	8013354 <LinkedListInit+0x12>
    {
        return false;
 8013350:	2300      	movs	r3, #0
 8013352:	e006      	b.n	8013362 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	2200      	movs	r2, #0
 8013358:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	2200      	movs	r2, #0
 801335e:	605a      	str	r2, [r3, #4]

    return true;
 8013360:	2301      	movs	r3, #1
}
 8013362:	4618      	mov	r0, r3
 8013364:	370c      	adds	r7, #12
 8013366:	46bd      	mov	sp, r7
 8013368:	bc80      	pop	{r7}
 801336a:	4770      	bx	lr

0801336c <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 801336c:	b480      	push	{r7}
 801336e:	b083      	sub	sp, #12
 8013370:	af00      	add	r7, sp, #0
 8013372:	6078      	str	r0, [r7, #4]
 8013374:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	2b00      	cmp	r3, #0
 801337a:	d002      	beq.n	8013382 <LinkedListAdd+0x16>
 801337c:	683b      	ldr	r3, [r7, #0]
 801337e:	2b00      	cmp	r3, #0
 8013380:	d101      	bne.n	8013386 <LinkedListAdd+0x1a>
    {
        return false;
 8013382:	2300      	movs	r3, #0
 8013384:	e015      	b.n	80133b2 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d102      	bne.n	8013394 <LinkedListAdd+0x28>
    {
        list->First = element;
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	683a      	ldr	r2, [r7, #0]
 8013392:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	685b      	ldr	r3, [r3, #4]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d003      	beq.n	80133a4 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	685b      	ldr	r3, [r3, #4]
 80133a0:	683a      	ldr	r2, [r7, #0]
 80133a2:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 80133a4:	683b      	ldr	r3, [r7, #0]
 80133a6:	2200      	movs	r2, #0
 80133a8:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	683a      	ldr	r2, [r7, #0]
 80133ae:	605a      	str	r2, [r3, #4]

    return true;
 80133b0:	2301      	movs	r3, #1
}
 80133b2:	4618      	mov	r0, r3
 80133b4:	370c      	adds	r7, #12
 80133b6:	46bd      	mov	sp, r7
 80133b8:	bc80      	pop	{r7}
 80133ba:	4770      	bx	lr

080133bc <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 80133bc:	b480      	push	{r7}
 80133be:	b085      	sub	sp, #20
 80133c0:	af00      	add	r7, sp, #0
 80133c2:	6078      	str	r0, [r7, #4]
 80133c4:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d002      	beq.n	80133d2 <LinkedListGetPrevious+0x16>
 80133cc:	683b      	ldr	r3, [r7, #0]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d101      	bne.n	80133d6 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 80133d2:	2300      	movs	r3, #0
 80133d4:	e016      	b.n	8013404 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 80133dc:	683a      	ldr	r2, [r7, #0]
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	429a      	cmp	r2, r3
 80133e2:	d00c      	beq.n	80133fe <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80133e4:	e002      	b.n	80133ec <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	681b      	ldr	r3, [r3, #0]
 80133ea:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80133ec:	68fb      	ldr	r3, [r7, #12]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d007      	beq.n	8013402 <LinkedListGetPrevious+0x46>
 80133f2:	68fb      	ldr	r3, [r7, #12]
 80133f4:	681b      	ldr	r3, [r3, #0]
 80133f6:	683a      	ldr	r2, [r7, #0]
 80133f8:	429a      	cmp	r2, r3
 80133fa:	d1f4      	bne.n	80133e6 <LinkedListGetPrevious+0x2a>
 80133fc:	e001      	b.n	8013402 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80133fe:	2300      	movs	r3, #0
 8013400:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8013402:	68fb      	ldr	r3, [r7, #12]
}
 8013404:	4618      	mov	r0, r3
 8013406:	3714      	adds	r7, #20
 8013408:	46bd      	mov	sp, r7
 801340a:	bc80      	pop	{r7}
 801340c:	4770      	bx	lr

0801340e <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 801340e:	b580      	push	{r7, lr}
 8013410:	b084      	sub	sp, #16
 8013412:	af00      	add	r7, sp, #0
 8013414:	6078      	str	r0, [r7, #4]
 8013416:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	2b00      	cmp	r3, #0
 801341c:	d002      	beq.n	8013424 <LinkedListRemove+0x16>
 801341e:	683b      	ldr	r3, [r7, #0]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d101      	bne.n	8013428 <LinkedListRemove+0x1a>
    {
        return false;
 8013424:	2300      	movs	r3, #0
 8013426:	e020      	b.n	801346a <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8013428:	6839      	ldr	r1, [r7, #0]
 801342a:	6878      	ldr	r0, [r7, #4]
 801342c:	f7ff ffc6 	bl	80133bc <LinkedListGetPrevious>
 8013430:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	683a      	ldr	r2, [r7, #0]
 8013438:	429a      	cmp	r2, r3
 801343a:	d103      	bne.n	8013444 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 801343c:	683b      	ldr	r3, [r7, #0]
 801343e:	681a      	ldr	r2, [r3, #0]
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8013444:	687b      	ldr	r3, [r7, #4]
 8013446:	685b      	ldr	r3, [r3, #4]
 8013448:	683a      	ldr	r2, [r7, #0]
 801344a:	429a      	cmp	r2, r3
 801344c:	d102      	bne.n	8013454 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	68fa      	ldr	r2, [r7, #12]
 8013452:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	2b00      	cmp	r3, #0
 8013458:	d003      	beq.n	8013462 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801345a:	683b      	ldr	r3, [r7, #0]
 801345c:	681a      	ldr	r2, [r3, #0]
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8013462:	683b      	ldr	r3, [r7, #0]
 8013464:	2200      	movs	r2, #0
 8013466:	601a      	str	r2, [r3, #0]

    return true;
 8013468:	2301      	movs	r3, #1
}
 801346a:	4618      	mov	r0, r3
 801346c:	3710      	adds	r7, #16
 801346e:	46bd      	mov	sp, r7
 8013470:	bd80      	pop	{r7, pc}
	...

08013474 <IsSticky>:
 * \param [in]  cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8013474:	b480      	push	{r7}
 8013476:	b083      	sub	sp, #12
 8013478:	af00      	add	r7, sp, #0
 801347a:	4603      	mov	r3, r0
 801347c:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 801347e:	79fb      	ldrb	r3, [r7, #7]
 8013480:	2b11      	cmp	r3, #17
 8013482:	bf8c      	ite	hi
 8013484:	2201      	movhi	r2, #1
 8013486:	2200      	movls	r2, #0
 8013488:	b2d2      	uxtb	r2, r2
 801348a:	2a00      	cmp	r2, #0
 801348c:	d10c      	bne.n	80134a8 <IsSticky+0x34>
 801348e:	2201      	movs	r2, #1
 8013490:	409a      	lsls	r2, r3
 8013492:	4b08      	ldr	r3, [pc, #32]	; (80134b4 <IsSticky+0x40>)
 8013494:	4013      	ands	r3, r2
 8013496:	2b00      	cmp	r3, #0
 8013498:	bf14      	ite	ne
 801349a:	2301      	movne	r3, #1
 801349c:	2300      	moveq	r3, #0
 801349e:	b2db      	uxtb	r3, r3
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d001      	beq.n	80134a8 <IsSticky+0x34>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 80134a4:	2301      	movs	r3, #1
 80134a6:	e000      	b.n	80134aa <IsSticky+0x36>
        default:
            return false;
 80134a8:	2300      	movs	r3, #0
    }
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	370c      	adds	r7, #12
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bc80      	pop	{r7}
 80134b2:	4770      	bx	lr
 80134b4:	00020720 	.word	0x00020720

080134b8 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 80134bc:	f44f 7203 	mov.w	r2, #524	; 0x20c
 80134c0:	2100      	movs	r1, #0
 80134c2:	4804      	ldr	r0, [pc, #16]	; (80134d4 <LoRaMacCommandsInit+0x1c>)
 80134c4:	f005 fbc2 	bl	8018c4c <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 80134c8:	4802      	ldr	r0, [pc, #8]	; (80134d4 <LoRaMacCommandsInit+0x1c>)
 80134ca:	f7ff ff3a 	bl	8013342 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 80134ce:	2300      	movs	r3, #0
}
 80134d0:	4618      	mov	r0, r3
 80134d2:	bd80      	pop	{r7, pc}
 80134d4:	2000185c 	.word	0x2000185c

080134d8 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b086      	sub	sp, #24
 80134dc:	af00      	add	r7, sp, #0
 80134de:	4603      	mov	r3, r0
 80134e0:	60b9      	str	r1, [r7, #8]
 80134e2:	607a      	str	r2, [r7, #4]
 80134e4:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 80134e6:	68bb      	ldr	r3, [r7, #8]
 80134e8:	2b00      	cmp	r3, #0
 80134ea:	d101      	bne.n	80134f0 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80134ec:	2301      	movs	r3, #1
 80134ee:	e033      	b.n	8013558 <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 80134f0:	f7ff feec 	bl	80132cc <MallocNewMacCommandSlot>
 80134f4:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 80134f6:	697b      	ldr	r3, [r7, #20]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d101      	bne.n	8013500 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80134fc:	2302      	movs	r3, #2
 80134fe:	e02b      	b.n	8013558 <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8013500:	6979      	ldr	r1, [r7, #20]
 8013502:	4817      	ldr	r0, [pc, #92]	; (8013560 <LoRaMacCommandsAddCmd+0x88>)
 8013504:	f7ff ff32 	bl	801336c <LinkedListAdd>
 8013508:	4603      	mov	r3, r0
 801350a:	f083 0301 	eor.w	r3, r3, #1
 801350e:	b2db      	uxtb	r3, r3
 8013510:	2b00      	cmp	r3, #0
 8013512:	d001      	beq.n	8013518 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013514:	2305      	movs	r3, #5
 8013516:	e01f      	b.n	8013558 <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 8013518:	697b      	ldr	r3, [r7, #20]
 801351a:	7bfa      	ldrb	r2, [r7, #15]
 801351c:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 801351e:	697b      	ldr	r3, [r7, #20]
 8013520:	687a      	ldr	r2, [r7, #4]
 8013522:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8013524:	697b      	ldr	r3, [r7, #20]
 8013526:	3305      	adds	r3, #5
 8013528:	687a      	ldr	r2, [r7, #4]
 801352a:	b292      	uxth	r2, r2
 801352c:	68b9      	ldr	r1, [r7, #8]
 801352e:	4618      	mov	r0, r3
 8013530:	f005 fb51 	bl	8018bd6 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8013534:	7bfb      	ldrb	r3, [r7, #15]
 8013536:	4618      	mov	r0, r3
 8013538:	f7ff ff9c 	bl	8013474 <IsSticky>
 801353c:	4603      	mov	r3, r0
 801353e:	461a      	mov	r2, r3
 8013540:	697b      	ldr	r3, [r7, #20]
 8013542:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8013544:	4b06      	ldr	r3, [pc, #24]	; (8013560 <LoRaMacCommandsAddCmd+0x88>)
 8013546:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	4413      	add	r3, r2
 801354e:	3301      	adds	r3, #1
 8013550:	4a03      	ldr	r2, [pc, #12]	; (8013560 <LoRaMacCommandsAddCmd+0x88>)
 8013552:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 8013556:	2300      	movs	r3, #0
}
 8013558:	4618      	mov	r0, r3
 801355a:	3718      	adds	r7, #24
 801355c:	46bd      	mov	sp, r7
 801355e:	bd80      	pop	{r7, pc}
 8013560:	2000185c 	.word	0x2000185c

08013564 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8013564:	b580      	push	{r7, lr}
 8013566:	b082      	sub	sp, #8
 8013568:	af00      	add	r7, sp, #0
 801356a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d101      	bne.n	8013576 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013572:	2301      	movs	r3, #1
 8013574:	e021      	b.n	80135ba <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8013576:	6879      	ldr	r1, [r7, #4]
 8013578:	4812      	ldr	r0, [pc, #72]	; (80135c4 <LoRaMacCommandsRemoveCmd+0x60>)
 801357a:	f7ff ff48 	bl	801340e <LinkedListRemove>
 801357e:	4603      	mov	r3, r0
 8013580:	f083 0301 	eor.w	r3, r3, #1
 8013584:	b2db      	uxtb	r3, r3
 8013586:	2b00      	cmp	r3, #0
 8013588:	d001      	beq.n	801358e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801358a:	2303      	movs	r3, #3
 801358c:	e015      	b.n	80135ba <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801358e:	4b0d      	ldr	r3, [pc, #52]	; (80135c4 <LoRaMacCommandsRemoveCmd+0x60>)
 8013590:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	689b      	ldr	r3, [r3, #8]
 8013598:	1ad3      	subs	r3, r2, r3
 801359a:	3b01      	subs	r3, #1
 801359c:	4a09      	ldr	r2, [pc, #36]	; (80135c4 <LoRaMacCommandsRemoveCmd+0x60>)
 801359e:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 80135a2:	6878      	ldr	r0, [r7, #4]
 80135a4:	f7ff feba 	bl	801331c <FreeMacCommandSlot>
 80135a8:	4603      	mov	r3, r0
 80135aa:	f083 0301 	eor.w	r3, r3, #1
 80135ae:	b2db      	uxtb	r3, r3
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d001      	beq.n	80135b8 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 80135b4:	2305      	movs	r3, #5
 80135b6:	e000      	b.n	80135ba <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80135b8:	2300      	movs	r3, #0
}
 80135ba:	4618      	mov	r0, r3
 80135bc:	3708      	adds	r7, #8
 80135be:	46bd      	mov	sp, r7
 80135c0:	bd80      	pop	{r7, pc}
 80135c2:	bf00      	nop
 80135c4:	2000185c 	.word	0x2000185c

080135c8 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b082      	sub	sp, #8
 80135cc:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80135ce:	4b0f      	ldr	r3, [pc, #60]	; (801360c <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80135d4:	e012      	b.n	80135fc <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	7b1b      	ldrb	r3, [r3, #12]
 80135da:	f083 0301 	eor.w	r3, r3, #1
 80135de:	b2db      	uxtb	r3, r3
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d008      	beq.n	80135f6 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 80135ea:	6878      	ldr	r0, [r7, #4]
 80135ec:	f7ff ffba 	bl	8013564 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80135f0:	683b      	ldr	r3, [r7, #0]
 80135f2:	607b      	str	r3, [r7, #4]
 80135f4:	e002      	b.n	80135fc <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	681b      	ldr	r3, [r3, #0]
 80135fa:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d1e9      	bne.n	80135d6 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013602:	2300      	movs	r3, #0
}
 8013604:	4618      	mov	r0, r3
 8013606:	3708      	adds	r7, #8
 8013608:	46bd      	mov	sp, r7
 801360a:	bd80      	pop	{r7, pc}
 801360c:	2000185c 	.word	0x2000185c

08013610 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8013610:	b580      	push	{r7, lr}
 8013612:	b082      	sub	sp, #8
 8013614:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013616:	4b0e      	ldr	r3, [pc, #56]	; (8013650 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801361c:	e00f      	b.n	801363e <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	791b      	ldrb	r3, [r3, #4]
 8013628:	4618      	mov	r0, r3
 801362a:	f7ff ff23 	bl	8013474 <IsSticky>
 801362e:	4603      	mov	r3, r0
 8013630:	2b00      	cmp	r3, #0
 8013632:	d002      	beq.n	801363a <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8013634:	6878      	ldr	r0, [r7, #4]
 8013636:	f7ff ff95 	bl	8013564 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 801363a:	683b      	ldr	r3, [r7, #0]
 801363c:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	2b00      	cmp	r3, #0
 8013642:	d1ec      	bne.n	801361e <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013644:	2300      	movs	r3, #0
}
 8013646:	4618      	mov	r0, r3
 8013648:	3708      	adds	r7, #8
 801364a:	46bd      	mov	sp, r7
 801364c:	bd80      	pop	{r7, pc}
 801364e:	bf00      	nop
 8013650:	2000185c 	.word	0x2000185c

08013654 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8013654:	b480      	push	{r7}
 8013656:	b083      	sub	sp, #12
 8013658:	af00      	add	r7, sp, #0
 801365a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	2b00      	cmp	r3, #0
 8013660:	d101      	bne.n	8013666 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013662:	2301      	movs	r3, #1
 8013664:	e005      	b.n	8013672 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8013666:	4b05      	ldr	r3, [pc, #20]	; (801367c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8013668:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8013670:	2300      	movs	r3, #0
}
 8013672:	4618      	mov	r0, r3
 8013674:	370c      	adds	r7, #12
 8013676:	46bd      	mov	sp, r7
 8013678:	bc80      	pop	{r7}
 801367a:	4770      	bx	lr
 801367c:	2000185c 	.word	0x2000185c

08013680 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8013680:	b580      	push	{r7, lr}
 8013682:	b088      	sub	sp, #32
 8013684:	af00      	add	r7, sp, #0
 8013686:	60f8      	str	r0, [r7, #12]
 8013688:	60b9      	str	r1, [r7, #8]
 801368a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 801368c:	4b25      	ldr	r3, [pc, #148]	; (8013724 <LoRaMacCommandsSerializeCmds+0xa4>)
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8013692:	2300      	movs	r3, #0
 8013694:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d002      	beq.n	80136a2 <LoRaMacCommandsSerializeCmds+0x22>
 801369c:	68bb      	ldr	r3, [r7, #8]
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d126      	bne.n	80136f0 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80136a2:	2301      	movs	r3, #1
 80136a4:	e039      	b.n	801371a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 80136a6:	7efb      	ldrb	r3, [r7, #27]
 80136a8:	68fa      	ldr	r2, [r7, #12]
 80136aa:	1ad2      	subs	r2, r2, r3
 80136ac:	69fb      	ldr	r3, [r7, #28]
 80136ae:	689b      	ldr	r3, [r3, #8]
 80136b0:	3301      	adds	r3, #1
 80136b2:	429a      	cmp	r2, r3
 80136b4:	d320      	bcc.n	80136f8 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 80136b6:	7efb      	ldrb	r3, [r7, #27]
 80136b8:	1c5a      	adds	r2, r3, #1
 80136ba:	76fa      	strb	r2, [r7, #27]
 80136bc:	461a      	mov	r2, r3
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	4413      	add	r3, r2
 80136c2:	69fa      	ldr	r2, [r7, #28]
 80136c4:	7912      	ldrb	r2, [r2, #4]
 80136c6:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 80136c8:	7efb      	ldrb	r3, [r7, #27]
 80136ca:	687a      	ldr	r2, [r7, #4]
 80136cc:	18d0      	adds	r0, r2, r3
 80136ce:	69fb      	ldr	r3, [r7, #28]
 80136d0:	1d59      	adds	r1, r3, #5
 80136d2:	69fb      	ldr	r3, [r7, #28]
 80136d4:	689b      	ldr	r3, [r3, #8]
 80136d6:	b29b      	uxth	r3, r3
 80136d8:	461a      	mov	r2, r3
 80136da:	f005 fa7c 	bl	8018bd6 <memcpy1>
            itr += curElement->PayloadSize;
 80136de:	69fb      	ldr	r3, [r7, #28]
 80136e0:	689b      	ldr	r3, [r3, #8]
 80136e2:	b2da      	uxtb	r2, r3
 80136e4:	7efb      	ldrb	r3, [r7, #27]
 80136e6:	4413      	add	r3, r2
 80136e8:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80136ea:	69fb      	ldr	r3, [r7, #28]
 80136ec:	681b      	ldr	r3, [r3, #0]
 80136ee:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80136f0:	69fb      	ldr	r3, [r7, #28]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d1d7      	bne.n	80136a6 <LoRaMacCommandsSerializeCmds+0x26>
 80136f6:	e009      	b.n	801370c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80136f8:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80136fa:	e007      	b.n	801370c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80136fc:	69fb      	ldr	r3, [r7, #28]
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8013702:	69f8      	ldr	r0, [r7, #28]
 8013704:	f7ff ff2e 	bl	8013564 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8013708:	697b      	ldr	r3, [r7, #20]
 801370a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801370c:	69fb      	ldr	r3, [r7, #28]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d1f4      	bne.n	80136fc <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8013712:	68b8      	ldr	r0, [r7, #8]
 8013714:	f7ff ff9e 	bl	8013654 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8013718:	2300      	movs	r3, #0
}
 801371a:	4618      	mov	r0, r3
 801371c:	3720      	adds	r7, #32
 801371e:	46bd      	mov	sp, r7
 8013720:	bd80      	pop	{r7, pc}
 8013722:	bf00      	nop
 8013724:	2000185c 	.word	0x2000185c

08013728 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8013728:	b480      	push	{r7}
 801372a:	b085      	sub	sp, #20
 801372c:	af00      	add	r7, sp, #0
 801372e:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	2b00      	cmp	r3, #0
 8013734:	d101      	bne.n	801373a <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013736:	2301      	movs	r3, #1
 8013738:	e016      	b.n	8013768 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 801373a:	4b0e      	ldr	r3, [pc, #56]	; (8013774 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	2200      	movs	r2, #0
 8013744:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8013746:	e00b      	b.n	8013760 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	7b1b      	ldrb	r3, [r3, #12]
 801374c:	2b00      	cmp	r3, #0
 801374e:	d004      	beq.n	801375a <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	2201      	movs	r2, #1
 8013754:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8013756:	2300      	movs	r3, #0
 8013758:	e006      	b.n	8013768 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	2b00      	cmp	r3, #0
 8013764:	d1f0      	bne.n	8013748 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013766:	2300      	movs	r3, #0
}
 8013768:	4618      	mov	r0, r3
 801376a:	3714      	adds	r7, #20
 801376c:	46bd      	mov	sp, r7
 801376e:	bc80      	pop	{r7}
 8013770:	4770      	bx	lr
 8013772:	bf00      	nop
 8013774:	2000185c 	.word	0x2000185c

08013778 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8013778:	b480      	push	{r7}
 801377a:	b085      	sub	sp, #20
 801377c:	af00      	add	r7, sp, #0
 801377e:	4603      	mov	r3, r0
 8013780:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8013782:	2300      	movs	r3, #0
 8013784:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8013786:	79fb      	ldrb	r3, [r7, #7]
 8013788:	3b02      	subs	r3, #2
 801378a:	2b11      	cmp	r3, #17
 801378c:	d850      	bhi.n	8013830 <LoRaMacCommandsGetCmdSize+0xb8>
 801378e:	a201      	add	r2, pc, #4	; (adr r2, 8013794 <LoRaMacCommandsGetCmdSize+0x1c>)
 8013790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013794:	080137dd 	.word	0x080137dd
 8013798:	080137e3 	.word	0x080137e3
 801379c:	080137e9 	.word	0x080137e9
 80137a0:	080137ef 	.word	0x080137ef
 80137a4:	080137f5 	.word	0x080137f5
 80137a8:	080137fb 	.word	0x080137fb
 80137ac:	08013801 	.word	0x08013801
 80137b0:	08013807 	.word	0x08013807
 80137b4:	0801380d 	.word	0x0801380d
 80137b8:	08013831 	.word	0x08013831
 80137bc:	08013831 	.word	0x08013831
 80137c0:	08013813 	.word	0x08013813
 80137c4:	08013831 	.word	0x08013831
 80137c8:	08013831 	.word	0x08013831
 80137cc:	08013819 	.word	0x08013819
 80137d0:	0801381f 	.word	0x0801381f
 80137d4:	08013825 	.word	0x08013825
 80137d8:	0801382b 	.word	0x0801382b
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 80137dc:	2303      	movs	r3, #3
 80137de:	73fb      	strb	r3, [r7, #15]
            break;
 80137e0:	e027      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80137e2:	2305      	movs	r3, #5
 80137e4:	73fb      	strb	r3, [r7, #15]
            break;
 80137e6:	e024      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80137e8:	2302      	movs	r3, #2
 80137ea:	73fb      	strb	r3, [r7, #15]
            break;
 80137ec:	e021      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80137ee:	2305      	movs	r3, #5
 80137f0:	73fb      	strb	r3, [r7, #15]
            break;
 80137f2:	e01e      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80137f4:	2301      	movs	r3, #1
 80137f6:	73fb      	strb	r3, [r7, #15]
            break;
 80137f8:	e01b      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80137fa:	2306      	movs	r3, #6
 80137fc:	73fb      	strb	r3, [r7, #15]
            break;
 80137fe:	e018      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8013800:	2302      	movs	r3, #2
 8013802:	73fb      	strb	r3, [r7, #15]
            break;
 8013804:	e015      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8013806:	2302      	movs	r3, #2
 8013808:	73fb      	strb	r3, [r7, #15]
            break;
 801380a:	e012      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 801380c:	2305      	movs	r3, #5
 801380e:	73fb      	strb	r3, [r7, #15]
            break;
 8013810:	e00f      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8013812:	2306      	movs	r3, #6
 8013814:	73fb      	strb	r3, [r7, #15]
            break;
 8013816:	e00c      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8013818:	2301      	movs	r3, #1
 801381a:	73fb      	strb	r3, [r7, #15]
            break;
 801381c:	e009      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 801381e:	2305      	movs	r3, #5
 8013820:	73fb      	strb	r3, [r7, #15]
            break;
 8013822:	e006      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8013824:	2304      	movs	r3, #4
 8013826:	73fb      	strb	r3, [r7, #15]
            break;
 8013828:	e003      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 801382a:	2304      	movs	r3, #4
 801382c:	73fb      	strb	r3, [r7, #15]
            break;
 801382e:	e000      	b.n	8013832 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8013830:	bf00      	nop
        }
    }
    return cidSize;
 8013832:	7bfb      	ldrb	r3, [r7, #15]
}
 8013834:	4618      	mov	r0, r3
 8013836:	3714      	adds	r7, #20
 8013838:	46bd      	mov	sp, r7
 801383a:	bc80      	pop	{r7}
 801383c:	4770      	bx	lr
 801383e:	bf00      	nop

08013840 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8013840:	b480      	push	{r7}
 8013842:	b083      	sub	sp, #12
 8013844:	af00      	add	r7, sp, #0
 8013846:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	4a07      	ldr	r2, [pc, #28]	; (8013868 <IncreaseBufferPointer+0x28>)
 801384c:	4293      	cmp	r3, r2
 801384e:	d102      	bne.n	8013856 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013850:	4b06      	ldr	r3, [pc, #24]	; (801386c <IncreaseBufferPointer+0x2c>)
 8013852:	607b      	str	r3, [r7, #4]
 8013854:	e002      	b.n	801385c <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	3304      	adds	r3, #4
 801385a:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801385c:	687b      	ldr	r3, [r7, #4]
}
 801385e:	4618      	mov	r0, r3
 8013860:	370c      	adds	r7, #12
 8013862:	46bd      	mov	sp, r7
 8013864:	bc80      	pop	{r7}
 8013866:	4770      	bx	lr
 8013868:	20001a84 	.word	0x20001a84
 801386c:	20001a74 	.word	0x20001a74

08013870 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8013870:	b480      	push	{r7}
 8013872:	b083      	sub	sp, #12
 8013874:	af00      	add	r7, sp, #0
 8013876:	4603      	mov	r3, r0
 8013878:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801387a:	79fb      	ldrb	r3, [r7, #7]
 801387c:	2b00      	cmp	r3, #0
 801387e:	d101      	bne.n	8013884 <IsListEmpty+0x14>
    {
        return true;
 8013880:	2301      	movs	r3, #1
 8013882:	e000      	b.n	8013886 <IsListEmpty+0x16>
    }
    return false;
 8013884:	2300      	movs	r3, #0
}
 8013886:	4618      	mov	r0, r3
 8013888:	370c      	adds	r7, #12
 801388a:	46bd      	mov	sp, r7
 801388c:	bc80      	pop	{r7}
 801388e:	4770      	bx	lr

08013890 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8013890:	b480      	push	{r7}
 8013892:	b083      	sub	sp, #12
 8013894:	af00      	add	r7, sp, #0
 8013896:	4603      	mov	r3, r0
 8013898:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801389a:	79fb      	ldrb	r3, [r7, #7]
 801389c:	2b04      	cmp	r3, #4
 801389e:	d901      	bls.n	80138a4 <IsListFull+0x14>
    {
        return true;
 80138a0:	2301      	movs	r3, #1
 80138a2:	e000      	b.n	80138a6 <IsListFull+0x16>
    }
    return false;
 80138a4:	2300      	movs	r3, #0
}
 80138a6:	4618      	mov	r0, r3
 80138a8:	370c      	adds	r7, #12
 80138aa:	46bd      	mov	sp, r7
 80138ac:	bc80      	pop	{r7}
 80138ae:	4770      	bx	lr

080138b0 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 80138b0:	b580      	push	{r7, lr}
 80138b2:	b086      	sub	sp, #24
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	4603      	mov	r3, r0
 80138b8:	60b9      	str	r1, [r7, #8]
 80138ba:	607a      	str	r2, [r7, #4]
 80138bc:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 80138be:	68bb      	ldr	r3, [r7, #8]
 80138c0:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80138c2:	4b13      	ldr	r3, [pc, #76]	; (8013910 <GetElement+0x60>)
 80138c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80138c8:	4618      	mov	r0, r3
 80138ca:	f7ff ffd1 	bl	8013870 <IsListEmpty>
 80138ce:	4603      	mov	r3, r0
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d001      	beq.n	80138d8 <GetElement+0x28>
    {
        return NULL;
 80138d4:	2300      	movs	r3, #0
 80138d6:	e017      	b.n	8013908 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 80138d8:	2300      	movs	r3, #0
 80138da:	74fb      	strb	r3, [r7, #19]
 80138dc:	e00d      	b.n	80138fa <GetElement+0x4a>
    {
        if( element->Request == request )
 80138de:	697b      	ldr	r3, [r7, #20]
 80138e0:	781b      	ldrb	r3, [r3, #0]
 80138e2:	7bfa      	ldrb	r2, [r7, #15]
 80138e4:	429a      	cmp	r2, r3
 80138e6:	d101      	bne.n	80138ec <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80138e8:	697b      	ldr	r3, [r7, #20]
 80138ea:	e00d      	b.n	8013908 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80138ec:	6978      	ldr	r0, [r7, #20]
 80138ee:	f7ff ffa7 	bl	8013840 <IncreaseBufferPointer>
 80138f2:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 80138f4:	7cfb      	ldrb	r3, [r7, #19]
 80138f6:	3301      	adds	r3, #1
 80138f8:	74fb      	strb	r3, [r7, #19]
 80138fa:	4b05      	ldr	r3, [pc, #20]	; (8013910 <GetElement+0x60>)
 80138fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013900:	7cfa      	ldrb	r2, [r7, #19]
 8013902:	429a      	cmp	r2, r3
 8013904:	d3eb      	bcc.n	80138de <GetElement+0x2e>
    }

    return NULL;
 8013906:	2300      	movs	r3, #0
}
 8013908:	4618      	mov	r0, r3
 801390a:	3718      	adds	r7, #24
 801390c:	46bd      	mov	sp, r7
 801390e:	bd80      	pop	{r7, pc}
 8013910:	20001a68 	.word	0x20001a68

08013914 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8013914:	b580      	push	{r7, lr}
 8013916:	b082      	sub	sp, #8
 8013918:	af00      	add	r7, sp, #0
 801391a:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 801391c:	4a0c      	ldr	r2, [pc, #48]	; (8013950 <LoRaMacConfirmQueueInit+0x3c>)
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8013922:	4b0b      	ldr	r3, [pc, #44]	; (8013950 <LoRaMacConfirmQueueInit+0x3c>)
 8013924:	2200      	movs	r2, #0
 8013926:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 801392a:	4b09      	ldr	r3, [pc, #36]	; (8013950 <LoRaMacConfirmQueueInit+0x3c>)
 801392c:	4a09      	ldr	r2, [pc, #36]	; (8013954 <LoRaMacConfirmQueueInit+0x40>)
 801392e:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013930:	4b07      	ldr	r3, [pc, #28]	; (8013950 <LoRaMacConfirmQueueInit+0x3c>)
 8013932:	4a08      	ldr	r2, [pc, #32]	; (8013954 <LoRaMacConfirmQueueInit+0x40>)
 8013934:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8013936:	2214      	movs	r2, #20
 8013938:	21ff      	movs	r1, #255	; 0xff
 801393a:	4806      	ldr	r0, [pc, #24]	; (8013954 <LoRaMacConfirmQueueInit+0x40>)
 801393c:	f005 f986 	bl	8018c4c <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013940:	4b03      	ldr	r3, [pc, #12]	; (8013950 <LoRaMacConfirmQueueInit+0x3c>)
 8013942:	2201      	movs	r2, #1
 8013944:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8013948:	bf00      	nop
 801394a:	3708      	adds	r7, #8
 801394c:	46bd      	mov	sp, r7
 801394e:	bd80      	pop	{r7, pc}
 8013950:	20001a68 	.word	0x20001a68
 8013954:	20001a74 	.word	0x20001a74

08013958 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8013958:	b580      	push	{r7, lr}
 801395a:	b082      	sub	sp, #8
 801395c:	af00      	add	r7, sp, #0
 801395e:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013960:	4b19      	ldr	r3, [pc, #100]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 8013962:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013966:	4618      	mov	r0, r3
 8013968:	f7ff ff92 	bl	8013890 <IsListFull>
 801396c:	4603      	mov	r3, r0
 801396e:	2b00      	cmp	r3, #0
 8013970:	d001      	beq.n	8013976 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8013972:	2300      	movs	r3, #0
 8013974:	e024      	b.n	80139c0 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8013976:	4b14      	ldr	r3, [pc, #80]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 8013978:	689b      	ldr	r3, [r3, #8]
 801397a:	687a      	ldr	r2, [r7, #4]
 801397c:	7812      	ldrb	r2, [r2, #0]
 801397e:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8013980:	4b11      	ldr	r3, [pc, #68]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 8013982:	689b      	ldr	r3, [r3, #8]
 8013984:	687a      	ldr	r2, [r7, #4]
 8013986:	7852      	ldrb	r2, [r2, #1]
 8013988:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801398a:	4b0f      	ldr	r3, [pc, #60]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 801398c:	689b      	ldr	r3, [r3, #8]
 801398e:	687a      	ldr	r2, [r7, #4]
 8013990:	78d2      	ldrb	r2, [r2, #3]
 8013992:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8013994:	4b0c      	ldr	r3, [pc, #48]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 8013996:	689b      	ldr	r3, [r3, #8]
 8013998:	687a      	ldr	r2, [r7, #4]
 801399a:	7892      	ldrb	r2, [r2, #2]
 801399c:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 801399e:	4b0a      	ldr	r3, [pc, #40]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 80139a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80139a4:	3301      	adds	r3, #1
 80139a6:	b2da      	uxtb	r2, r3
 80139a8:	4b07      	ldr	r3, [pc, #28]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 80139aa:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 80139ae:	4b06      	ldr	r3, [pc, #24]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 80139b0:	689b      	ldr	r3, [r3, #8]
 80139b2:	4618      	mov	r0, r3
 80139b4:	f7ff ff44 	bl	8013840 <IncreaseBufferPointer>
 80139b8:	4603      	mov	r3, r0
 80139ba:	4a03      	ldr	r2, [pc, #12]	; (80139c8 <LoRaMacConfirmQueueAdd+0x70>)
 80139bc:	6093      	str	r3, [r2, #8]

    return true;
 80139be:	2301      	movs	r3, #1
}
 80139c0:	4618      	mov	r0, r3
 80139c2:	3708      	adds	r7, #8
 80139c4:	46bd      	mov	sp, r7
 80139c6:	bd80      	pop	{r7, pc}
 80139c8:	20001a68 	.word	0x20001a68

080139cc <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80139d0:	4b0e      	ldr	r3, [pc, #56]	; (8013a0c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80139d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80139d6:	4618      	mov	r0, r3
 80139d8:	f7ff ff4a 	bl	8013870 <IsListEmpty>
 80139dc:	4603      	mov	r3, r0
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d001      	beq.n	80139e6 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 80139e2:	2300      	movs	r3, #0
 80139e4:	e010      	b.n	8013a08 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 80139e6:	4b09      	ldr	r3, [pc, #36]	; (8013a0c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80139e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80139ec:	3b01      	subs	r3, #1
 80139ee:	b2da      	uxtb	r2, r3
 80139f0:	4b06      	ldr	r3, [pc, #24]	; (8013a0c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80139f2:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 80139f6:	4b05      	ldr	r3, [pc, #20]	; (8013a0c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80139f8:	685b      	ldr	r3, [r3, #4]
 80139fa:	4618      	mov	r0, r3
 80139fc:	f7ff ff20 	bl	8013840 <IncreaseBufferPointer>
 8013a00:	4603      	mov	r3, r0
 8013a02:	4a02      	ldr	r2, [pc, #8]	; (8013a0c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013a04:	6053      	str	r3, [r2, #4]

    return true;
 8013a06:	2301      	movs	r3, #1
}
 8013a08:	4618      	mov	r0, r3
 8013a0a:	bd80      	pop	{r7, pc}
 8013a0c:	20001a68 	.word	0x20001a68

08013a10 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b084      	sub	sp, #16
 8013a14:	af00      	add	r7, sp, #0
 8013a16:	4603      	mov	r3, r0
 8013a18:	460a      	mov	r2, r1
 8013a1a:	71fb      	strb	r3, [r7, #7]
 8013a1c:	4613      	mov	r3, r2
 8013a1e:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8013a20:	2300      	movs	r3, #0
 8013a22:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013a24:	4b10      	ldr	r3, [pc, #64]	; (8013a68 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013a26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	f7ff ff20 	bl	8013870 <IsListEmpty>
 8013a30:	4603      	mov	r3, r0
 8013a32:	f083 0301 	eor.w	r3, r3, #1
 8013a36:	b2db      	uxtb	r3, r3
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d011      	beq.n	8013a60 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013a3c:	4b0a      	ldr	r3, [pc, #40]	; (8013a68 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013a3e:	6859      	ldr	r1, [r3, #4]
 8013a40:	4b09      	ldr	r3, [pc, #36]	; (8013a68 <LoRaMacConfirmQueueSetStatus+0x58>)
 8013a42:	689a      	ldr	r2, [r3, #8]
 8013a44:	79bb      	ldrb	r3, [r7, #6]
 8013a46:	4618      	mov	r0, r3
 8013a48:	f7ff ff32 	bl	80138b0 <GetElement>
 8013a4c:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d005      	beq.n	8013a60 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	79fa      	ldrb	r2, [r7, #7]
 8013a58:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8013a5a:	68fb      	ldr	r3, [r7, #12]
 8013a5c:	2201      	movs	r2, #1
 8013a5e:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8013a60:	bf00      	nop
 8013a62:	3710      	adds	r7, #16
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}
 8013a68:	20001a68 	.word	0x20001a68

08013a6c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8013a6c:	b580      	push	{r7, lr}
 8013a6e:	b084      	sub	sp, #16
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	4603      	mov	r3, r0
 8013a74:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8013a76:	2300      	movs	r3, #0
 8013a78:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013a7a:	4b10      	ldr	r3, [pc, #64]	; (8013abc <LoRaMacConfirmQueueGetStatus+0x50>)
 8013a7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013a80:	4618      	mov	r0, r3
 8013a82:	f7ff fef5 	bl	8013870 <IsListEmpty>
 8013a86:	4603      	mov	r3, r0
 8013a88:	f083 0301 	eor.w	r3, r3, #1
 8013a8c:	b2db      	uxtb	r3, r3
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d00e      	beq.n	8013ab0 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8013a92:	4b0a      	ldr	r3, [pc, #40]	; (8013abc <LoRaMacConfirmQueueGetStatus+0x50>)
 8013a94:	6859      	ldr	r1, [r3, #4]
 8013a96:	4b09      	ldr	r3, [pc, #36]	; (8013abc <LoRaMacConfirmQueueGetStatus+0x50>)
 8013a98:	689a      	ldr	r2, [r3, #8]
 8013a9a:	79fb      	ldrb	r3, [r7, #7]
 8013a9c:	4618      	mov	r0, r3
 8013a9e:	f7ff ff07 	bl	80138b0 <GetElement>
 8013aa2:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013aa4:	68fb      	ldr	r3, [r7, #12]
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d002      	beq.n	8013ab0 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	785b      	ldrb	r3, [r3, #1]
 8013aae:	e000      	b.n	8013ab2 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013ab0:	2301      	movs	r3, #1
}
 8013ab2:	4618      	mov	r0, r3
 8013ab4:	3710      	adds	r7, #16
 8013ab6:	46bd      	mov	sp, r7
 8013ab8:	bd80      	pop	{r7, pc}
 8013aba:	bf00      	nop
 8013abc:	20001a68 	.word	0x20001a68

08013ac0 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8013ac0:	b580      	push	{r7, lr}
 8013ac2:	b084      	sub	sp, #16
 8013ac4:	af00      	add	r7, sp, #0
 8013ac6:	4603      	mov	r3, r0
 8013ac8:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8013aca:	4b16      	ldr	r3, [pc, #88]	; (8013b24 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013acc:	685b      	ldr	r3, [r3, #4]
 8013ace:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8013ad0:	4a14      	ldr	r2, [pc, #80]	; (8013b24 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013ad2:	79fb      	ldrb	r3, [r7, #7]
 8013ad4:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013ad8:	4b12      	ldr	r3, [pc, #72]	; (8013b24 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013ada:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013ade:	4618      	mov	r0, r3
 8013ae0:	f7ff fec6 	bl	8013870 <IsListEmpty>
 8013ae4:	4603      	mov	r3, r0
 8013ae6:	f083 0301 	eor.w	r3, r3, #1
 8013aea:	b2db      	uxtb	r3, r3
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d015      	beq.n	8013b1c <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8013af0:	68fb      	ldr	r3, [r7, #12]
 8013af2:	79fa      	ldrb	r2, [r7, #7]
 8013af4:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	78db      	ldrb	r3, [r3, #3]
 8013afa:	f083 0301 	eor.w	r3, r3, #1
 8013afe:	b2db      	uxtb	r3, r3
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d002      	beq.n	8013b0a <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8013b04:	68fb      	ldr	r3, [r7, #12]
 8013b06:	2201      	movs	r2, #1
 8013b08:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8013b0a:	68f8      	ldr	r0, [r7, #12]
 8013b0c:	f7ff fe98 	bl	8013840 <IncreaseBufferPointer>
 8013b10:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8013b12:	4b04      	ldr	r3, [pc, #16]	; (8013b24 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013b14:	689b      	ldr	r3, [r3, #8]
 8013b16:	68fa      	ldr	r2, [r7, #12]
 8013b18:	429a      	cmp	r2, r3
 8013b1a:	d1e9      	bne.n	8013af0 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8013b1c:	bf00      	nop
 8013b1e:	3710      	adds	r7, #16
 8013b20:	46bd      	mov	sp, r7
 8013b22:	bd80      	pop	{r7, pc}
 8013b24:	20001a68 	.word	0x20001a68

08013b28 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8013b28:	b580      	push	{r7, lr}
 8013b2a:	b082      	sub	sp, #8
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	4603      	mov	r3, r0
 8013b30:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8013b32:	4b09      	ldr	r3, [pc, #36]	; (8013b58 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013b34:	6859      	ldr	r1, [r3, #4]
 8013b36:	4b08      	ldr	r3, [pc, #32]	; (8013b58 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013b38:	689a      	ldr	r2, [r3, #8]
 8013b3a:	79fb      	ldrb	r3, [r7, #7]
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	f7ff feb7 	bl	80138b0 <GetElement>
 8013b42:	4603      	mov	r3, r0
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d001      	beq.n	8013b4c <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8013b48:	2301      	movs	r3, #1
 8013b4a:	e000      	b.n	8013b4e <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8013b4c:	2300      	movs	r3, #0
}
 8013b4e:	4618      	mov	r0, r3
 8013b50:	3708      	adds	r7, #8
 8013b52:	46bd      	mov	sp, r7
 8013b54:	bd80      	pop	{r7, pc}
 8013b56:	bf00      	nop
 8013b58:	20001a68 	.word	0x20001a68

08013b5c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8013b5c:	b580      	push	{r7, lr}
 8013b5e:	b084      	sub	sp, #16
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013b64:	4b22      	ldr	r3, [pc, #136]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013b6a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8013b6c:	2300      	movs	r3, #0
 8013b6e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8013b70:	2300      	movs	r3, #0
 8013b72:	73fb      	strb	r3, [r7, #15]
 8013b74:	e032      	b.n	8013bdc <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8013b76:	4b1e      	ldr	r3, [pc, #120]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013b78:	685b      	ldr	r3, [r3, #4]
 8013b7a:	781a      	ldrb	r2, [r3, #0]
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8013b80:	4b1b      	ldr	r3, [pc, #108]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013b82:	685b      	ldr	r3, [r3, #4]
 8013b84:	785a      	ldrb	r2, [r3, #1]
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8013b8a:	4b19      	ldr	r3, [pc, #100]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013b8c:	685b      	ldr	r3, [r3, #4]
 8013b8e:	789b      	ldrb	r3, [r3, #2]
 8013b90:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8013b92:	7b7b      	ldrb	r3, [r7, #13]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d005      	beq.n	8013ba4 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8013b98:	4b15      	ldr	r3, [pc, #84]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	689b      	ldr	r3, [r3, #8]
 8013b9e:	6878      	ldr	r0, [r7, #4]
 8013ba0:	4798      	blx	r3
 8013ba2:	e00b      	b.n	8013bbc <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8013ba4:	4b12      	ldr	r3, [pc, #72]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013ba6:	685b      	ldr	r3, [r3, #4]
 8013ba8:	781b      	ldrb	r3, [r3, #0]
 8013baa:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8013bac:	4b10      	ldr	r3, [pc, #64]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013bae:	685b      	ldr	r3, [r3, #4]
 8013bb0:	785b      	ldrb	r3, [r3, #1]
 8013bb2:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8013bb4:	4b0e      	ldr	r3, [pc, #56]	; (8013bf0 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013bb6:	685b      	ldr	r3, [r3, #4]
 8013bb8:	78db      	ldrb	r3, [r3, #3]
 8013bba:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8013bbc:	f7ff ff06 	bl	80139cc <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8013bc0:	7b7b      	ldrb	r3, [r7, #13]
 8013bc2:	f083 0301 	eor.w	r3, r3, #1
 8013bc6:	b2db      	uxtb	r3, r3
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d004      	beq.n	8013bd6 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8013bcc:	f107 0308 	add.w	r3, r7, #8
 8013bd0:	4618      	mov	r0, r3
 8013bd2:	f7ff fec1 	bl	8013958 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8013bd6:	7bfb      	ldrb	r3, [r7, #15]
 8013bd8:	3301      	adds	r3, #1
 8013bda:	73fb      	strb	r3, [r7, #15]
 8013bdc:	7bfa      	ldrb	r2, [r7, #15]
 8013bde:	7bbb      	ldrb	r3, [r7, #14]
 8013be0:	429a      	cmp	r2, r3
 8013be2:	d3c8      	bcc.n	8013b76 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8013be4:	bf00      	nop
 8013be6:	bf00      	nop
 8013be8:	3710      	adds	r7, #16
 8013bea:	46bd      	mov	sp, r7
 8013bec:	bd80      	pop	{r7, pc}
 8013bee:	bf00      	nop
 8013bf0:	20001a68 	.word	0x20001a68

08013bf4 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8013bf4:	b480      	push	{r7}
 8013bf6:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8013bf8:	4b03      	ldr	r3, [pc, #12]	; (8013c08 <LoRaMacConfirmQueueGetCnt+0x14>)
 8013bfa:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8013bfe:	4618      	mov	r0, r3
 8013c00:	46bd      	mov	sp, r7
 8013c02:	bc80      	pop	{r7}
 8013c04:	4770      	bx	lr
 8013c06:	bf00      	nop
 8013c08:	20001a68 	.word	0x20001a68

08013c0c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8013c0c:	b580      	push	{r7, lr}
 8013c0e:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013c10:	4b06      	ldr	r3, [pc, #24]	; (8013c2c <LoRaMacConfirmQueueIsFull+0x20>)
 8013c12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013c16:	4618      	mov	r0, r3
 8013c18:	f7ff fe3a 	bl	8013890 <IsListFull>
 8013c1c:	4603      	mov	r3, r0
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d001      	beq.n	8013c26 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8013c22:	2301      	movs	r3, #1
 8013c24:	e000      	b.n	8013c28 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8013c26:	2300      	movs	r3, #0
    }
}
 8013c28:	4618      	mov	r0, r3
 8013c2a:	bd80      	pop	{r7, pc}
 8013c2c:	20001a68 	.word	0x20001a68

08013c30 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8013c30:	b580      	push	{r7, lr}
 8013c32:	b08e      	sub	sp, #56	; 0x38
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	60f8      	str	r0, [r7, #12]
 8013c38:	607b      	str	r3, [r7, #4]
 8013c3a:	460b      	mov	r3, r1
 8013c3c:	817b      	strh	r3, [r7, #10]
 8013c3e:	4613      	mov	r3, r2
 8013c40:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d101      	bne.n	8013c4c <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013c48:	2309      	movs	r3, #9
 8013c4a:	e086      	b.n	8013d5a <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8013c4c:	2300      	movs	r3, #0
 8013c4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8013c52:	2301      	movs	r3, #1
 8013c54:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8013c56:	2300      	movs	r3, #0
 8013c58:	623b      	str	r3, [r7, #32]
 8013c5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8013c5e:	2200      	movs	r2, #0
 8013c60:	601a      	str	r2, [r3, #0]
 8013c62:	605a      	str	r2, [r3, #4]
 8013c64:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8013c66:	2300      	movs	r3, #0
 8013c68:	613b      	str	r3, [r7, #16]
 8013c6a:	f107 0314 	add.w	r3, r7, #20
 8013c6e:	2200      	movs	r2, #0
 8013c70:	601a      	str	r2, [r3, #0]
 8013c72:	605a      	str	r2, [r3, #4]
 8013c74:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8013c76:	2301      	movs	r3, #1
 8013c78:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8013c7a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8013c7e:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	b2db      	uxtb	r3, r3
 8013c84:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	0a1b      	lsrs	r3, r3, #8
 8013c8a:	b2db      	uxtb	r3, r3
 8013c8c:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	0c1b      	lsrs	r3, r3, #16
 8013c92:	b2db      	uxtb	r3, r3
 8013c94:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	0e1b      	lsrs	r3, r3, #24
 8013c9a:	b2db      	uxtb	r3, r3
 8013c9c:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8013c9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013ca0:	b2db      	uxtb	r3, r3
 8013ca2:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8013ca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013ca6:	0a1b      	lsrs	r3, r3, #8
 8013ca8:	b2db      	uxtb	r3, r3
 8013caa:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8013cac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013cae:	0c1b      	lsrs	r3, r3, #16
 8013cb0:	b2db      	uxtb	r3, r3
 8013cb2:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8013cb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013cb6:	0e1b      	lsrs	r3, r3, #24
 8013cb8:	b2db      	uxtb	r3, r3
 8013cba:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8013cbc:	e048      	b.n	8013d50 <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8013cbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013cc0:	b2db      	uxtb	r3, r3
 8013cc2:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8013cc4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013cc6:	3301      	adds	r3, #1
 8013cc8:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8013cca:	f107 0320 	add.w	r3, r7, #32
 8013cce:	7a7a      	ldrb	r2, [r7, #9]
 8013cd0:	f107 0010 	add.w	r0, r7, #16
 8013cd4:	2110      	movs	r1, #16
 8013cd6:	f7f8 fcee 	bl	800c6b6 <SecureElementAesEncrypt>
 8013cda:	4603      	mov	r3, r0
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d001      	beq.n	8013ce4 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013ce0:	230e      	movs	r3, #14
 8013ce2:	e03a      	b.n	8013d5a <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013ce4:	2300      	movs	r3, #0
 8013ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013cea:	e01e      	b.n	8013d2a <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8013cec:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8013cf0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013cf4:	4413      	add	r3, r2
 8013cf6:	461a      	mov	r2, r3
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	4413      	add	r3, r2
 8013cfc:	7819      	ldrb	r1, [r3, #0]
 8013cfe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013d02:	3338      	adds	r3, #56	; 0x38
 8013d04:	443b      	add	r3, r7
 8013d06:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8013d0a:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8013d0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013d12:	4403      	add	r3, r0
 8013d14:	4618      	mov	r0, r3
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	4403      	add	r3, r0
 8013d1a:	404a      	eors	r2, r1
 8013d1c:	b2d2      	uxtb	r2, r2
 8013d1e:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013d20:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013d24:	3301      	adds	r3, #1
 8013d26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8013d2a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013d2e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8013d32:	2a10      	cmp	r2, #16
 8013d34:	bfa8      	it	ge
 8013d36:	2210      	movge	r2, #16
 8013d38:	b212      	sxth	r2, r2
 8013d3a:	4293      	cmp	r3, r2
 8013d3c:	dbd6      	blt.n	8013cec <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8013d3e:	897b      	ldrh	r3, [r7, #10]
 8013d40:	3b10      	subs	r3, #16
 8013d42:	b29b      	uxth	r3, r3
 8013d44:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8013d46:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013d4a:	3310      	adds	r3, #16
 8013d4c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8013d50:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	dcb2      	bgt.n	8013cbe <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013d58:	2300      	movs	r3, #0
}
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	3738      	adds	r7, #56	; 0x38
 8013d5e:	46bd      	mov	sp, r7
 8013d60:	bd80      	pop	{r7, pc}

08013d62 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8013d62:	b490      	push	{r4, r7}
 8013d64:	b082      	sub	sp, #8
 8013d66:	af00      	add	r7, sp, #0
 8013d68:	4604      	mov	r4, r0
 8013d6a:	4608      	mov	r0, r1
 8013d6c:	4611      	mov	r1, r2
 8013d6e:	461a      	mov	r2, r3
 8013d70:	4623      	mov	r3, r4
 8013d72:	80fb      	strh	r3, [r7, #6]
 8013d74:	4603      	mov	r3, r0
 8013d76:	717b      	strb	r3, [r7, #5]
 8013d78:	460b      	mov	r3, r1
 8013d7a:	713b      	strb	r3, [r7, #4]
 8013d7c:	4613      	mov	r3, r2
 8013d7e:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8013d80:	69bb      	ldr	r3, [r7, #24]
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d101      	bne.n	8013d8a <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013d86:	2309      	movs	r3, #9
 8013d88:	e04e      	b.n	8013e28 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8013d8a:	69bb      	ldr	r3, [r7, #24]
 8013d8c:	2249      	movs	r2, #73	; 0x49
 8013d8e:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8013d90:	69bb      	ldr	r3, [r7, #24]
 8013d92:	3301      	adds	r3, #1
 8013d94:	2200      	movs	r2, #0
 8013d96:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8013d98:	69bb      	ldr	r3, [r7, #24]
 8013d9a:	3302      	adds	r3, #2
 8013d9c:	2200      	movs	r2, #0
 8013d9e:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8013da0:	69bb      	ldr	r3, [r7, #24]
 8013da2:	3303      	adds	r3, #3
 8013da4:	2200      	movs	r2, #0
 8013da6:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8013da8:	69bb      	ldr	r3, [r7, #24]
 8013daa:	3304      	adds	r3, #4
 8013dac:	2200      	movs	r2, #0
 8013dae:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8013db0:	69bb      	ldr	r3, [r7, #24]
 8013db2:	3305      	adds	r3, #5
 8013db4:	78fa      	ldrb	r2, [r7, #3]
 8013db6:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8013db8:	69bb      	ldr	r3, [r7, #24]
 8013dba:	3306      	adds	r3, #6
 8013dbc:	693a      	ldr	r2, [r7, #16]
 8013dbe:	b2d2      	uxtb	r2, r2
 8013dc0:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8013dc2:	693b      	ldr	r3, [r7, #16]
 8013dc4:	0a1a      	lsrs	r2, r3, #8
 8013dc6:	69bb      	ldr	r3, [r7, #24]
 8013dc8:	3307      	adds	r3, #7
 8013dca:	b2d2      	uxtb	r2, r2
 8013dcc:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8013dce:	693b      	ldr	r3, [r7, #16]
 8013dd0:	0c1a      	lsrs	r2, r3, #16
 8013dd2:	69bb      	ldr	r3, [r7, #24]
 8013dd4:	3308      	adds	r3, #8
 8013dd6:	b2d2      	uxtb	r2, r2
 8013dd8:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8013dda:	693b      	ldr	r3, [r7, #16]
 8013ddc:	0e1a      	lsrs	r2, r3, #24
 8013dde:	69bb      	ldr	r3, [r7, #24]
 8013de0:	3309      	adds	r3, #9
 8013de2:	b2d2      	uxtb	r2, r2
 8013de4:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8013de6:	69bb      	ldr	r3, [r7, #24]
 8013de8:	330a      	adds	r3, #10
 8013dea:	697a      	ldr	r2, [r7, #20]
 8013dec:	b2d2      	uxtb	r2, r2
 8013dee:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8013df0:	697b      	ldr	r3, [r7, #20]
 8013df2:	0a1a      	lsrs	r2, r3, #8
 8013df4:	69bb      	ldr	r3, [r7, #24]
 8013df6:	330b      	adds	r3, #11
 8013df8:	b2d2      	uxtb	r2, r2
 8013dfa:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8013dfc:	697b      	ldr	r3, [r7, #20]
 8013dfe:	0c1a      	lsrs	r2, r3, #16
 8013e00:	69bb      	ldr	r3, [r7, #24]
 8013e02:	330c      	adds	r3, #12
 8013e04:	b2d2      	uxtb	r2, r2
 8013e06:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8013e08:	697b      	ldr	r3, [r7, #20]
 8013e0a:	0e1a      	lsrs	r2, r3, #24
 8013e0c:	69bb      	ldr	r3, [r7, #24]
 8013e0e:	330d      	adds	r3, #13
 8013e10:	b2d2      	uxtb	r2, r2
 8013e12:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8013e14:	69bb      	ldr	r3, [r7, #24]
 8013e16:	330e      	adds	r3, #14
 8013e18:	2200      	movs	r2, #0
 8013e1a:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8013e1c:	69bb      	ldr	r3, [r7, #24]
 8013e1e:	330f      	adds	r3, #15
 8013e20:	88fa      	ldrh	r2, [r7, #6]
 8013e22:	b2d2      	uxtb	r2, r2
 8013e24:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8013e26:	2300      	movs	r3, #0
}
 8013e28:	4618      	mov	r0, r3
 8013e2a:	3708      	adds	r7, #8
 8013e2c:	46bd      	mov	sp, r7
 8013e2e:	bc90      	pop	{r4, r7}
 8013e30:	4770      	bx	lr

08013e32 <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8013e32:	b590      	push	{r4, r7, lr}
 8013e34:	b08b      	sub	sp, #44	; 0x2c
 8013e36:	af04      	add	r7, sp, #16
 8013e38:	6078      	str	r0, [r7, #4]
 8013e3a:	4608      	mov	r0, r1
 8013e3c:	4611      	mov	r1, r2
 8013e3e:	461a      	mov	r2, r3
 8013e40:	4603      	mov	r3, r0
 8013e42:	807b      	strh	r3, [r7, #2]
 8013e44:	460b      	mov	r3, r1
 8013e46:	707b      	strb	r3, [r7, #1]
 8013e48:	4613      	mov	r3, r2
 8013e4a:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d002      	beq.n	8013e58 <ComputeCmacB0+0x26>
 8013e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	d101      	bne.n	8013e5c <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013e58:	2309      	movs	r3, #9
 8013e5a:	e024      	b.n	8013ea6 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8013e5c:	887b      	ldrh	r3, [r7, #2]
 8013e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013e62:	d901      	bls.n	8013e68 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8013e64:	230d      	movs	r3, #13
 8013e66:	e01e      	b.n	8013ea6 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8013e68:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8013e6c:	783a      	ldrb	r2, [r7, #0]
 8013e6e:	7879      	ldrb	r1, [r7, #1]
 8013e70:	8878      	ldrh	r0, [r7, #2]
 8013e72:	f107 0308 	add.w	r3, r7, #8
 8013e76:	9302      	str	r3, [sp, #8]
 8013e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e7a:	9301      	str	r3, [sp, #4]
 8013e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e7e:	9300      	str	r3, [sp, #0]
 8013e80:	4623      	mov	r3, r4
 8013e82:	f7ff ff6e 	bl	8013d62 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8013e86:	7879      	ldrb	r1, [r7, #1]
 8013e88:	887a      	ldrh	r2, [r7, #2]
 8013e8a:	f107 0008 	add.w	r0, r7, #8
 8013e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013e90:	9300      	str	r3, [sp, #0]
 8013e92:	460b      	mov	r3, r1
 8013e94:	6879      	ldr	r1, [r7, #4]
 8013e96:	f7f8 fbc1 	bl	800c61c <SecureElementComputeAesCmac>
 8013e9a:	4603      	mov	r3, r0
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d001      	beq.n	8013ea4 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013ea0:	230e      	movs	r3, #14
 8013ea2:	e000      	b.n	8013ea6 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013ea4:	2300      	movs	r3, #0
}
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	371c      	adds	r7, #28
 8013eaa:	46bd      	mov	sp, r7
 8013eac:	bd90      	pop	{r4, r7, pc}

08013eae <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8013eae:	b590      	push	{r4, r7, lr}
 8013eb0:	b0cd      	sub	sp, #308	; 0x134
 8013eb2:	af04      	add	r7, sp, #16
 8013eb4:	f507 7490 	add.w	r4, r7, #288	; 0x120
 8013eb8:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 8013ebc:	6020      	str	r0, [r4, #0]
 8013ebe:	460c      	mov	r4, r1
 8013ec0:	4610      	mov	r0, r2
 8013ec2:	4619      	mov	r1, r3
 8013ec4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013ec8:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8013ecc:	4622      	mov	r2, r4
 8013ece:	801a      	strh	r2, [r3, #0]
 8013ed0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013ed4:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8013ed8:	4602      	mov	r2, r0
 8013eda:	701a      	strb	r2, [r3, #0]
 8013edc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013ee0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8013ee4:	460a      	mov	r2, r1
 8013ee6:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8013ee8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013eec:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d101      	bne.n	8013efa <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013ef6:	2309      	movs	r3, #9
 8013ef8:	e063      	b.n	8013fc2 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8013efa:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013efe:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8013f02:	881b      	ldrh	r3, [r3, #0]
 8013f04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013f08:	d901      	bls.n	8013f0e <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8013f0a:	230d      	movs	r3, #13
 8013f0c:	e059      	b.n	8013fc2 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8013f0e:	f107 030c 	add.w	r3, r7, #12
 8013f12:	f44f 7288 	mov.w	r2, #272	; 0x110
 8013f16:	2100      	movs	r1, #0
 8013f18:	4618      	mov	r0, r3
 8013f1a:	f004 fe97 	bl	8018c4c <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8013f1e:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8013f22:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f26:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8013f2a:	781a      	ldrb	r2, [r3, #0]
 8013f2c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f30:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8013f34:	7819      	ldrb	r1, [r3, #0]
 8013f36:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f3a:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8013f3e:	8818      	ldrh	r0, [r3, #0]
 8013f40:	f107 030c 	add.w	r3, r7, #12
 8013f44:	9302      	str	r3, [sp, #8]
 8013f46:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8013f4a:	9301      	str	r3, [sp, #4]
 8013f4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8013f50:	9300      	str	r3, [sp, #0]
 8013f52:	4623      	mov	r3, r4
 8013f54:	f7ff ff05 	bl	8013d62 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8013f58:	f107 030c 	add.w	r3, r7, #12
 8013f5c:	3310      	adds	r3, #16
 8013f5e:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8013f62:	f5a2 728f 	sub.w	r2, r2, #286	; 0x11e
 8013f66:	8812      	ldrh	r2, [r2, #0]
 8013f68:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8013f6c:	f5a1 718e 	sub.w	r1, r1, #284	; 0x11c
 8013f70:	6809      	ldr	r1, [r1, #0]
 8013f72:	4618      	mov	r0, r3
 8013f74:	f004 fe2f 	bl	8018bd6 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8013f78:	2306      	movs	r3, #6
 8013f7a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8013f7e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f82:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8013f86:	881b      	ldrh	r3, [r3, #0]
 8013f88:	3310      	adds	r3, #16
 8013f8a:	b299      	uxth	r1, r3
 8013f8c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013f90:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8013f94:	781b      	ldrb	r3, [r3, #0]
 8013f96:	f107 000c 	add.w	r0, r7, #12
 8013f9a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8013f9e:	f7f8 fb5b 	bl	800c658 <SecureElementVerifyAesCmac>
 8013fa2:	4603      	mov	r3, r0
 8013fa4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8013fa8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d101      	bne.n	8013fb4 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8013fb0:	2300      	movs	r3, #0
 8013fb2:	e006      	b.n	8013fc2 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8013fb4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8013fb8:	2b01      	cmp	r3, #1
 8013fba:	d101      	bne.n	8013fc0 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8013fbc:	2301      	movs	r3, #1
 8013fbe:	e000      	b.n	8013fc2 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013fc0:	230e      	movs	r3, #14
}
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8013fc8:	46bd      	mov	sp, r7
 8013fca:	bd90      	pop	{r4, r7, pc}

08013fcc <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8013fcc:	b480      	push	{r7}
 8013fce:	b085      	sub	sp, #20
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	4603      	mov	r3, r0
 8013fd4:	6039      	str	r1, [r7, #0]
 8013fd6:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8013fd8:	2300      	movs	r3, #0
 8013fda:	73fb      	strb	r3, [r7, #15]
 8013fdc:	e011      	b.n	8014002 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8013fde:	7bfb      	ldrb	r3, [r7, #15]
 8013fe0:	4a0c      	ldr	r2, [pc, #48]	; (8014014 <GetKeyAddrItem+0x48>)
 8013fe2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8013fe6:	79fa      	ldrb	r2, [r7, #7]
 8013fe8:	429a      	cmp	r2, r3
 8013fea:	d107      	bne.n	8013ffc <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8013fec:	7bfb      	ldrb	r3, [r7, #15]
 8013fee:	009b      	lsls	r3, r3, #2
 8013ff0:	4a08      	ldr	r2, [pc, #32]	; (8014014 <GetKeyAddrItem+0x48>)
 8013ff2:	441a      	add	r2, r3
 8013ff4:	683b      	ldr	r3, [r7, #0]
 8013ff6:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8013ff8:	2300      	movs	r3, #0
 8013ffa:	e006      	b.n	801400a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8013ffc:	7bfb      	ldrb	r3, [r7, #15]
 8013ffe:	3301      	adds	r3, #1
 8014000:	73fb      	strb	r3, [r7, #15]
 8014002:	7bfb      	ldrb	r3, [r7, #15]
 8014004:	2b01      	cmp	r3, #1
 8014006:	d9ea      	bls.n	8013fde <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8014008:	230b      	movs	r3, #11
}
 801400a:	4618      	mov	r0, r3
 801400c:	3714      	adds	r7, #20
 801400e:	46bd      	mov	sp, r7
 8014010:	bc80      	pop	{r7}
 8014012:	4770      	bx	lr
 8014014:	20000120 	.word	0x20000120

08014018 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8014018:	b580      	push	{r7, lr}
 801401a:	b088      	sub	sp, #32
 801401c:	af00      	add	r7, sp, #0
 801401e:	60b9      	str	r1, [r7, #8]
 8014020:	607a      	str	r2, [r7, #4]
 8014022:	461a      	mov	r2, r3
 8014024:	4603      	mov	r3, r0
 8014026:	73fb      	strb	r3, [r7, #15]
 8014028:	4613      	mov	r3, r2
 801402a:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 801402c:	2300      	movs	r3, #0
 801402e:	613b      	str	r3, [r7, #16]
 8014030:	f107 0314 	add.w	r3, r7, #20
 8014034:	2200      	movs	r2, #0
 8014036:	601a      	str	r2, [r3, #0]
 8014038:	605a      	str	r2, [r3, #4]
 801403a:	609a      	str	r2, [r3, #8]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 801403c:	7bfb      	ldrb	r3, [r7, #15]
 801403e:	2b02      	cmp	r3, #2
 8014040:	d002      	beq.n	8014048 <DeriveSessionKey10x+0x30>
 8014042:	2b03      	cmp	r3, #3
 8014044:	d003      	beq.n	801404e <DeriveSessionKey10x+0x36>
 8014046:	e005      	b.n	8014054 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8014048:	2301      	movs	r3, #1
 801404a:	743b      	strb	r3, [r7, #16]
            break;
 801404c:	e004      	b.n	8014058 <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 801404e:	2302      	movs	r3, #2
 8014050:	743b      	strb	r3, [r7, #16]
            break;
 8014052:	e001      	b.n	8014058 <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014054:	230a      	movs	r3, #10
 8014056:	e02a      	b.n	80140ae <DeriveSessionKey10x+0x96>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8014058:	68bb      	ldr	r3, [r7, #8]
 801405a:	b2db      	uxtb	r3, r3
 801405c:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 801405e:	68bb      	ldr	r3, [r7, #8]
 8014060:	0a1b      	lsrs	r3, r3, #8
 8014062:	b2db      	uxtb	r3, r3
 8014064:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8014066:	68bb      	ldr	r3, [r7, #8]
 8014068:	0c1b      	lsrs	r3, r3, #16
 801406a:	b2db      	uxtb	r3, r3
 801406c:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	b2db      	uxtb	r3, r3
 8014072:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	0a1b      	lsrs	r3, r3, #8
 8014078:	b2db      	uxtb	r3, r3
 801407a:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	0c1b      	lsrs	r3, r3, #16
 8014080:	b2db      	uxtb	r3, r3
 8014082:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8014084:	89bb      	ldrh	r3, [r7, #12]
 8014086:	b2db      	uxtb	r3, r3
 8014088:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 801408a:	89bb      	ldrh	r3, [r7, #12]
 801408c:	0a1b      	lsrs	r3, r3, #8
 801408e:	b29b      	uxth	r3, r3
 8014090:	b2db      	uxtb	r3, r3
 8014092:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014094:	7bfa      	ldrb	r2, [r7, #15]
 8014096:	f107 0310 	add.w	r3, r7, #16
 801409a:	2101      	movs	r1, #1
 801409c:	4618      	mov	r0, r3
 801409e:	f7f8 fb71 	bl	800c784 <SecureElementDeriveAndStoreKey>
 80140a2:	4603      	mov	r3, r0
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d001      	beq.n	80140ac <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80140a8:	230e      	movs	r3, #14
 80140aa:	e000      	b.n	80140ae <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80140ac:	2300      	movs	r3, #0
}
 80140ae:	4618      	mov	r0, r3
 80140b0:	3720      	adds	r7, #32
 80140b2:	46bd      	mov	sp, r7
 80140b4:	bd80      	pop	{r7, pc}
	...

080140b8 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 80140b8:	b480      	push	{r7}
 80140ba:	b083      	sub	sp, #12
 80140bc:	af00      	add	r7, sp, #0
 80140be:	4603      	mov	r3, r0
 80140c0:	6039      	str	r1, [r7, #0]
 80140c2:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 80140c4:	683b      	ldr	r3, [r7, #0]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d101      	bne.n	80140ce <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80140ca:	2309      	movs	r3, #9
 80140cc:	e03b      	b.n	8014146 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 80140ce:	79fb      	ldrb	r3, [r7, #7]
 80140d0:	3b01      	subs	r3, #1
 80140d2:	2b03      	cmp	r3, #3
 80140d4:	d834      	bhi.n	8014140 <GetLastFcntDown+0x88>
 80140d6:	a201      	add	r2, pc, #4	; (adr r2, 80140dc <GetLastFcntDown+0x24>)
 80140d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140dc:	080140ed 	.word	0x080140ed
 80140e0:	08014105 	.word	0x08014105
 80140e4:	0801411d 	.word	0x0801411d
 80140e8:	08014135 	.word	0x08014135
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80140ec:	4b18      	ldr	r3, [pc, #96]	; (8014150 <GetLastFcntDown+0x98>)
 80140ee:	681b      	ldr	r3, [r3, #0]
 80140f0:	691a      	ldr	r2, [r3, #16]
 80140f2:	683b      	ldr	r3, [r7, #0]
 80140f4:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 80140f6:	4b16      	ldr	r3, [pc, #88]	; (8014150 <GetLastFcntDown+0x98>)
 80140f8:	681a      	ldr	r2, [r3, #0]
 80140fa:	4b15      	ldr	r3, [pc, #84]	; (8014150 <GetLastFcntDown+0x98>)
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	6912      	ldr	r2, [r2, #16]
 8014100:	621a      	str	r2, [r3, #32]
            break;
 8014102:	e01f      	b.n	8014144 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8014104:	4b12      	ldr	r3, [pc, #72]	; (8014150 <GetLastFcntDown+0x98>)
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	695a      	ldr	r2, [r3, #20]
 801410a:	683b      	ldr	r3, [r7, #0]
 801410c:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 801410e:	4b10      	ldr	r3, [pc, #64]	; (8014150 <GetLastFcntDown+0x98>)
 8014110:	681a      	ldr	r2, [r3, #0]
 8014112:	4b0f      	ldr	r3, [pc, #60]	; (8014150 <GetLastFcntDown+0x98>)
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	6952      	ldr	r2, [r2, #20]
 8014118:	621a      	str	r2, [r3, #32]
            break;
 801411a:	e013      	b.n	8014144 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 801411c:	4b0c      	ldr	r3, [pc, #48]	; (8014150 <GetLastFcntDown+0x98>)
 801411e:	681b      	ldr	r3, [r3, #0]
 8014120:	699a      	ldr	r2, [r3, #24]
 8014122:	683b      	ldr	r3, [r7, #0]
 8014124:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8014126:	4b0a      	ldr	r3, [pc, #40]	; (8014150 <GetLastFcntDown+0x98>)
 8014128:	681a      	ldr	r2, [r3, #0]
 801412a:	4b09      	ldr	r3, [pc, #36]	; (8014150 <GetLastFcntDown+0x98>)
 801412c:	681b      	ldr	r3, [r3, #0]
 801412e:	6992      	ldr	r2, [r2, #24]
 8014130:	621a      	str	r2, [r3, #32]
            break;
 8014132:	e007      	b.n	8014144 <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8014134:	4b06      	ldr	r3, [pc, #24]	; (8014150 <GetLastFcntDown+0x98>)
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	69da      	ldr	r2, [r3, #28]
 801413a:	683b      	ldr	r3, [r7, #0]
 801413c:	601a      	str	r2, [r3, #0]
            break;
 801413e:	e001      	b.n	8014144 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8014140:	2305      	movs	r3, #5
 8014142:	e000      	b.n	8014146 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014144:	2300      	movs	r3, #0
}
 8014146:	4618      	mov	r0, r3
 8014148:	370c      	adds	r7, #12
 801414a:	46bd      	mov	sp, r7
 801414c:	bc80      	pop	{r7}
 801414e:	4770      	bx	lr
 8014150:	20001a8c 	.word	0x20001a8c

08014154 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b084      	sub	sp, #16
 8014158:	af00      	add	r7, sp, #0
 801415a:	4603      	mov	r3, r0
 801415c:	6039      	str	r1, [r7, #0]
 801415e:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8014160:	2300      	movs	r3, #0
 8014162:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8014164:	f107 020c 	add.w	r2, r7, #12
 8014168:	79fb      	ldrb	r3, [r7, #7]
 801416a:	4611      	mov	r1, r2
 801416c:	4618      	mov	r0, r3
 801416e:	f7ff ffa3 	bl	80140b8 <GetLastFcntDown>
 8014172:	4603      	mov	r3, r0
 8014174:	2b00      	cmp	r3, #0
 8014176:	d001      	beq.n	801417c <CheckFCntDown+0x28>
    {
        return false;
 8014178:	2300      	movs	r3, #0
 801417a:	e00a      	b.n	8014192 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	683a      	ldr	r2, [r7, #0]
 8014180:	429a      	cmp	r2, r3
 8014182:	d803      	bhi.n	801418c <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8014184:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8014186:	f1b3 3fff 	cmp.w	r3, #4294967295
 801418a:	d101      	bne.n	8014190 <CheckFCntDown+0x3c>
    {
        return true;
 801418c:	2301      	movs	r3, #1
 801418e:	e000      	b.n	8014192 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8014190:	2300      	movs	r3, #0
    }
}
 8014192:	4618      	mov	r0, r3
 8014194:	3710      	adds	r7, #16
 8014196:	46bd      	mov	sp, r7
 8014198:	bd80      	pop	{r7, pc}
	...

0801419c <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801419c:	b480      	push	{r7}
 801419e:	b083      	sub	sp, #12
 80141a0:	af00      	add	r7, sp, #0
 80141a2:	4603      	mov	r3, r0
 80141a4:	6039      	str	r1, [r7, #0]
 80141a6:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 80141a8:	79fb      	ldrb	r3, [r7, #7]
 80141aa:	3b01      	subs	r3, #1
 80141ac:	2b03      	cmp	r3, #3
 80141ae:	d81f      	bhi.n	80141f0 <UpdateFCntDown+0x54>
 80141b0:	a201      	add	r2, pc, #4	; (adr r2, 80141b8 <UpdateFCntDown+0x1c>)
 80141b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141b6:	bf00      	nop
 80141b8:	080141c9 	.word	0x080141c9
 80141bc:	080141d3 	.word	0x080141d3
 80141c0:	080141dd 	.word	0x080141dd
 80141c4:	080141e7 	.word	0x080141e7
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 80141c8:	4b0c      	ldr	r3, [pc, #48]	; (80141fc <UpdateFCntDown+0x60>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	683a      	ldr	r2, [r7, #0]
 80141ce:	611a      	str	r2, [r3, #16]
            break;
 80141d0:	e00f      	b.n	80141f2 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 80141d2:	4b0a      	ldr	r3, [pc, #40]	; (80141fc <UpdateFCntDown+0x60>)
 80141d4:	681b      	ldr	r3, [r3, #0]
 80141d6:	683a      	ldr	r2, [r7, #0]
 80141d8:	615a      	str	r2, [r3, #20]
            break;
 80141da:	e00a      	b.n	80141f2 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 80141dc:	4b07      	ldr	r3, [pc, #28]	; (80141fc <UpdateFCntDown+0x60>)
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	683a      	ldr	r2, [r7, #0]
 80141e2:	619a      	str	r2, [r3, #24]
            break;
 80141e4:	e005      	b.n	80141f2 <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 80141e6:	4b05      	ldr	r3, [pc, #20]	; (80141fc <UpdateFCntDown+0x60>)
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	683a      	ldr	r2, [r7, #0]
 80141ec:	61da      	str	r2, [r3, #28]
            break;
 80141ee:	e000      	b.n	80141f2 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 80141f0:	bf00      	nop
    }
}
 80141f2:	bf00      	nop
 80141f4:	370c      	adds	r7, #12
 80141f6:	46bd      	mov	sp, r7
 80141f8:	bc80      	pop	{r7}
 80141fa:	4770      	bx	lr
 80141fc:	20001a8c 	.word	0x20001a8c

08014200 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8014200:	b480      	push	{r7}
 8014202:	b083      	sub	sp, #12
 8014204:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8014206:	4b18      	ldr	r3, [pc, #96]	; (8014268 <ResetFCnts+0x68>)
 8014208:	681b      	ldr	r3, [r3, #0]
 801420a:	2200      	movs	r2, #0
 801420c:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801420e:	4b16      	ldr	r3, [pc, #88]	; (8014268 <ResetFCnts+0x68>)
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	f04f 32ff 	mov.w	r2, #4294967295
 8014216:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8014218:	4b13      	ldr	r3, [pc, #76]	; (8014268 <ResetFCnts+0x68>)
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	f04f 32ff 	mov.w	r2, #4294967295
 8014220:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8014222:	4b11      	ldr	r3, [pc, #68]	; (8014268 <ResetFCnts+0x68>)
 8014224:	681b      	ldr	r3, [r3, #0]
 8014226:	f04f 32ff 	mov.w	r2, #4294967295
 801422a:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 801422c:	4b0e      	ldr	r3, [pc, #56]	; (8014268 <ResetFCnts+0x68>)
 801422e:	681a      	ldr	r2, [r3, #0]
 8014230:	4b0d      	ldr	r3, [pc, #52]	; (8014268 <ResetFCnts+0x68>)
 8014232:	681b      	ldr	r3, [r3, #0]
 8014234:	6992      	ldr	r2, [r2, #24]
 8014236:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014238:	2300      	movs	r3, #0
 801423a:	607b      	str	r3, [r7, #4]
 801423c:	e00b      	b.n	8014256 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 801423e:	4b0a      	ldr	r3, [pc, #40]	; (8014268 <ResetFCnts+0x68>)
 8014240:	681a      	ldr	r2, [r3, #0]
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	3306      	adds	r3, #6
 8014246:	009b      	lsls	r3, r3, #2
 8014248:	4413      	add	r3, r2
 801424a:	f04f 32ff 	mov.w	r2, #4294967295
 801424e:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	3301      	adds	r3, #1
 8014254:	607b      	str	r3, [r7, #4]
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	2b00      	cmp	r3, #0
 801425a:	ddf0      	ble.n	801423e <ResetFCnts+0x3e>
    }
}
 801425c:	bf00      	nop
 801425e:	bf00      	nop
 8014260:	370c      	adds	r7, #12
 8014262:	46bd      	mov	sp, r7
 8014264:	bc80      	pop	{r7}
 8014266:	4770      	bx	lr
 8014268:	20001a8c 	.word	0x20001a8c

0801426c <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 801426c:	b580      	push	{r7, lr}
 801426e:	b082      	sub	sp, #8
 8014270:	af00      	add	r7, sp, #0
 8014272:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	2b00      	cmp	r3, #0
 8014278:	d101      	bne.n	801427e <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 801427a:	2308      	movs	r3, #8
 801427c:	e01c      	b.n	80142b8 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 801427e:	4a10      	ldr	r2, [pc, #64]	; (80142c0 <LoRaMacCryptoInit+0x54>)
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8014284:	4b0e      	ldr	r3, [pc, #56]	; (80142c0 <LoRaMacCryptoInit+0x54>)
 8014286:	681b      	ldr	r3, [r3, #0]
 8014288:	2228      	movs	r2, #40	; 0x28
 801428a:	2100      	movs	r1, #0
 801428c:	4618      	mov	r0, r3
 801428e:	f004 fcdd 	bl	8018c4c <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8014292:	4b0b      	ldr	r3, [pc, #44]	; (80142c0 <LoRaMacCryptoInit+0x54>)
 8014294:	681b      	ldr	r3, [r3, #0]
 8014296:	2201      	movs	r2, #1
 8014298:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 801429a:	4b09      	ldr	r3, [pc, #36]	; (80142c0 <LoRaMacCryptoInit+0x54>)
 801429c:	681b      	ldr	r3, [r3, #0]
 801429e:	2201      	movs	r2, #1
 80142a0:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 80142a2:	4b07      	ldr	r3, [pc, #28]	; (80142c0 <LoRaMacCryptoInit+0x54>)
 80142a4:	681b      	ldr	r3, [r3, #0]
 80142a6:	2201      	movs	r2, #1
 80142a8:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 80142aa:	4b05      	ldr	r3, [pc, #20]	; (80142c0 <LoRaMacCryptoInit+0x54>)
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	2200      	movs	r2, #0
 80142b0:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80142b2:	f7ff ffa5 	bl	8014200 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80142b6:	2300      	movs	r3, #0
}
 80142b8:	4618      	mov	r0, r3
 80142ba:	3708      	adds	r7, #8
 80142bc:	46bd      	mov	sp, r7
 80142be:	bd80      	pop	{r7, pc}
 80142c0:	20001a8c 	.word	0x20001a8c

080142c4 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 80142c4:	b480      	push	{r7}
 80142c6:	b083      	sub	sp, #12
 80142c8:	af00      	add	r7, sp, #0
 80142ca:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 80142cc:	4b04      	ldr	r3, [pc, #16]	; (80142e0 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	687a      	ldr	r2, [r7, #4]
 80142d2:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 80142d4:	2300      	movs	r3, #0
}
 80142d6:	4618      	mov	r0, r3
 80142d8:	370c      	adds	r7, #12
 80142da:	46bd      	mov	sp, r7
 80142dc:	bc80      	pop	{r7}
 80142de:	4770      	bx	lr
 80142e0:	20001a8c 	.word	0x20001a8c

080142e4 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 80142e4:	b480      	push	{r7}
 80142e6:	b083      	sub	sp, #12
 80142e8:	af00      	add	r7, sp, #0
 80142ea:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d101      	bne.n	80142f6 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80142f2:	2309      	movs	r3, #9
 80142f4:	e006      	b.n	8014304 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 80142f6:	4b06      	ldr	r3, [pc, #24]	; (8014310 <LoRaMacCryptoGetFCntUp+0x2c>)
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	68db      	ldr	r3, [r3, #12]
 80142fc:	1c5a      	adds	r2, r3, #1
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8014302:	2300      	movs	r3, #0
}
 8014304:	4618      	mov	r0, r3
 8014306:	370c      	adds	r7, #12
 8014308:	46bd      	mov	sp, r7
 801430a:	bc80      	pop	{r7}
 801430c:	4770      	bx	lr
 801430e:	bf00      	nop
 8014310:	20001a8c 	.word	0x20001a8c

08014314 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8014314:	b580      	push	{r7, lr}
 8014316:	b088      	sub	sp, #32
 8014318:	af00      	add	r7, sp, #0
 801431a:	4603      	mov	r3, r0
 801431c:	60b9      	str	r1, [r7, #8]
 801431e:	607a      	str	r2, [r7, #4]
 8014320:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8014322:	2300      	movs	r3, #0
 8014324:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8014326:	2300      	movs	r3, #0
 8014328:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801432a:	2312      	movs	r3, #18
 801432c:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	2b00      	cmp	r3, #0
 8014332:	d101      	bne.n	8014338 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014334:	2309      	movs	r3, #9
 8014336:	e035      	b.n	80143a4 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8014338:	f107 0214 	add.w	r2, r7, #20
 801433c:	7bfb      	ldrb	r3, [r7, #15]
 801433e:	4611      	mov	r1, r2
 8014340:	4618      	mov	r0, r3
 8014342:	f7ff feb9 	bl	80140b8 <GetLastFcntDown>
 8014346:	4603      	mov	r3, r0
 8014348:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801434a:	7efb      	ldrb	r3, [r7, #27]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d001      	beq.n	8014354 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8014350:	7efb      	ldrb	r3, [r7, #27]
 8014352:	e027      	b.n	80143a4 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8014354:	697b      	ldr	r3, [r7, #20]
 8014356:	f1b3 3fff 	cmp.w	r3, #4294967295
 801435a:	d103      	bne.n	8014364 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	68ba      	ldr	r2, [r7, #8]
 8014360:	601a      	str	r2, [r3, #0]
 8014362:	e01e      	b.n	80143a2 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8014364:	697b      	ldr	r3, [r7, #20]
 8014366:	b29b      	uxth	r3, r3
 8014368:	68ba      	ldr	r2, [r7, #8]
 801436a:	1ad3      	subs	r3, r2, r3
 801436c:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 801436e:	69fb      	ldr	r3, [r7, #28]
 8014370:	2b00      	cmp	r3, #0
 8014372:	dd05      	ble.n	8014380 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8014374:	697a      	ldr	r2, [r7, #20]
 8014376:	69fb      	ldr	r3, [r7, #28]
 8014378:	441a      	add	r2, r3
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	601a      	str	r2, [r3, #0]
 801437e:	e010      	b.n	80143a2 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8014380:	69fb      	ldr	r3, [r7, #28]
 8014382:	2b00      	cmp	r3, #0
 8014384:	d104      	bne.n	8014390 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8014386:	697a      	ldr	r2, [r7, #20]
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 801438c:	2307      	movs	r3, #7
 801438e:	e009      	b.n	80143a4 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8014390:	697b      	ldr	r3, [r7, #20]
 8014392:	0c1b      	lsrs	r3, r3, #16
 8014394:	041b      	lsls	r3, r3, #16
 8014396:	68ba      	ldr	r2, [r7, #8]
 8014398:	4413      	add	r3, r2
 801439a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 801439e:	687b      	ldr	r3, [r7, #4]
 80143a0:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80143a2:	2300      	movs	r3, #0
}
 80143a4:	4618      	mov	r0, r3
 80143a6:	3720      	adds	r7, #32
 80143a8:	46bd      	mov	sp, r7
 80143aa:	bd80      	pop	{r7, pc}

080143ac <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 80143ac:	b480      	push	{r7}
 80143ae:	b085      	sub	sp, #20
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d101      	bne.n	80143be <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80143ba:	2309      	movs	r3, #9
 80143bc:	e017      	b.n	80143ee <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80143be:	2300      	movs	r3, #0
 80143c0:	60fb      	str	r3, [r7, #12]
 80143c2:	e010      	b.n	80143e6 <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 80143c4:	4b0c      	ldr	r3, [pc, #48]	; (80143f8 <LoRaMacCryptoSetMulticastReference+0x4c>)
 80143c6:	6819      	ldr	r1, [r3, #0]
 80143c8:	68fb      	ldr	r3, [r7, #12]
 80143ca:	222c      	movs	r2, #44	; 0x2c
 80143cc:	fb02 f303 	mul.w	r3, r2, r3
 80143d0:	687a      	ldr	r2, [r7, #4]
 80143d2:	4413      	add	r3, r2
 80143d4:	68fa      	ldr	r2, [r7, #12]
 80143d6:	3206      	adds	r2, #6
 80143d8:	0092      	lsls	r2, r2, #2
 80143da:	440a      	add	r2, r1
 80143dc:	3204      	adds	r2, #4
 80143de:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	3301      	adds	r3, #1
 80143e4:	60fb      	str	r3, [r7, #12]
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	ddeb      	ble.n	80143c4 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80143ec:	2300      	movs	r3, #0
}
 80143ee:	4618      	mov	r0, r3
 80143f0:	3714      	adds	r7, #20
 80143f2:	46bd      	mov	sp, r7
 80143f4:	bc80      	pop	{r7}
 80143f6:	4770      	bx	lr
 80143f8:	20001a8c 	.word	0x20001a8c

080143fc <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80143fc:	b580      	push	{r7, lr}
 80143fe:	b082      	sub	sp, #8
 8014400:	af00      	add	r7, sp, #0
 8014402:	4603      	mov	r3, r0
 8014404:	6039      	str	r1, [r7, #0]
 8014406:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8014408:	79fb      	ldrb	r3, [r7, #7]
 801440a:	6839      	ldr	r1, [r7, #0]
 801440c:	4618      	mov	r0, r3
 801440e:	f7f8 f8a7 	bl	800c560 <SecureElementSetKey>
 8014412:	4603      	mov	r3, r0
 8014414:	2b00      	cmp	r3, #0
 8014416:	d001      	beq.n	801441c <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014418:	230e      	movs	r3, #14
 801441a:	e018      	b.n	801444e <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 801441c:	79fb      	ldrb	r3, [r7, #7]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d114      	bne.n	801444c <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8014422:	4b0d      	ldr	r3, [pc, #52]	; (8014458 <LoRaMacCryptoSetKey+0x5c>)
 8014424:	681b      	ldr	r3, [r3, #0]
 8014426:	789b      	ldrb	r3, [r3, #2]
 8014428:	79fa      	ldrb	r2, [r7, #7]
 801442a:	4611      	mov	r1, r2
 801442c:	4618      	mov	r0, r3
 801442e:	f000 fa39 	bl	80148a4 <LoRaMacCryptoDeriveMcRootKey>
 8014432:	4603      	mov	r3, r0
 8014434:	2b00      	cmp	r3, #0
 8014436:	d001      	beq.n	801443c <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014438:	230e      	movs	r3, #14
 801443a:	e008      	b.n	801444e <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801443c:	2004      	movs	r0, #4
 801443e:	f000 fa5c 	bl	80148fa <LoRaMacCryptoDeriveMcKEKey>
 8014442:	4603      	mov	r3, r0
 8014444:	2b00      	cmp	r3, #0
 8014446:	d001      	beq.n	801444c <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014448:	230e      	movs	r3, #14
 801444a:	e000      	b.n	801444e <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801444c:	2300      	movs	r3, #0
}
 801444e:	4618      	mov	r0, r3
 8014450:	3708      	adds	r7, #8
 8014452:	46bd      	mov	sp, r7
 8014454:	bd80      	pop	{r7, pc}
 8014456:	bf00      	nop
 8014458:	20001a8c 	.word	0x20001a8c

0801445c <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801445c:	b580      	push	{r7, lr}
 801445e:	b086      	sub	sp, #24
 8014460:	af02      	add	r7, sp, #8
 8014462:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	2b00      	cmp	r3, #0
 8014468:	d101      	bne.n	801446e <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801446a:	2309      	movs	r3, #9
 801446c:	e02d      	b.n	80144ca <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 801446e:	2301      	movs	r3, #1
 8014470:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8014472:	4b18      	ldr	r3, [pc, #96]	; (80144d4 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014474:	681b      	ldr	r3, [r3, #0]
 8014476:	889a      	ldrh	r2, [r3, #4]
 8014478:	3201      	adds	r2, #1
 801447a:	b292      	uxth	r2, r2
 801447c:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 801447e:	4b15      	ldr	r3, [pc, #84]	; (80144d4 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014480:	681b      	ldr	r3, [r3, #0]
 8014482:	889a      	ldrh	r2, [r3, #4]
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014488:	6878      	ldr	r0, [r7, #4]
 801448a:	f000 fc18 	bl	8014cbe <LoRaMacSerializerJoinRequest>
 801448e:	4603      	mov	r3, r0
 8014490:	2b00      	cmp	r3, #0
 8014492:	d001      	beq.n	8014498 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014494:	2310      	movs	r3, #16
 8014496:	e018      	b.n	80144ca <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	6819      	ldr	r1, [r3, #0]
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	3318      	adds	r3, #24
 80144a0:	7bfa      	ldrb	r2, [r7, #15]
 80144a2:	9300      	str	r3, [sp, #0]
 80144a4:	4613      	mov	r3, r2
 80144a6:	2213      	movs	r2, #19
 80144a8:	2000      	movs	r0, #0
 80144aa:	f7f8 f8b7 	bl	800c61c <SecureElementComputeAesCmac>
 80144ae:	4603      	mov	r3, r0
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d001      	beq.n	80144b8 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80144b4:	230e      	movs	r3, #14
 80144b6:	e008      	b.n	80144ca <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80144b8:	6878      	ldr	r0, [r7, #4]
 80144ba:	f000 fc00 	bl	8014cbe <LoRaMacSerializerJoinRequest>
 80144be:	4603      	mov	r3, r0
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d001      	beq.n	80144c8 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80144c4:	2310      	movs	r3, #16
 80144c6:	e000      	b.n	80144ca <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80144c8:	2300      	movs	r3, #0
}
 80144ca:	4618      	mov	r0, r3
 80144cc:	3710      	adds	r7, #16
 80144ce:	46bd      	mov	sp, r7
 80144d0:	bd80      	pop	{r7, pc}
 80144d2:	bf00      	nop
 80144d4:	20001a8c 	.word	0x20001a8c

080144d8 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 80144d8:	b590      	push	{r4, r7, lr}
 80144da:	b097      	sub	sp, #92	; 0x5c
 80144dc:	af04      	add	r7, sp, #16
 80144de:	4603      	mov	r3, r0
 80144e0:	60b9      	str	r1, [r7, #8]
 80144e2:	607a      	str	r2, [r7, #4]
 80144e4:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 80144e6:	687b      	ldr	r3, [r7, #4]
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d002      	beq.n	80144f2 <LoRaMacCryptoHandleJoinAccept+0x1a>
 80144ec:	68bb      	ldr	r3, [r7, #8]
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d101      	bne.n	80144f6 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80144f2:	2309      	movs	r3, #9
 80144f4:	e0bd      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80144f6:	2312      	movs	r3, #18
 80144f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 80144fc:	2300      	movs	r3, #0
 80144fe:	61bb      	str	r3, [r7, #24]
 8014500:	f107 031c 	add.w	r3, r7, #28
 8014504:	221d      	movs	r2, #29
 8014506:	2100      	movs	r1, #0
 8014508:	4618      	mov	r0, r3
 801450a:	f009 f81d 	bl	801d548 <memset>
    uint8_t versionMinor         = 0;
 801450e:	2300      	movs	r3, #0
 8014510:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8014512:	4b5a      	ldr	r3, [pc, #360]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	889b      	ldrh	r3, [r3, #4]
 8014518:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	681c      	ldr	r4, [r3, #0]
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	791b      	ldrb	r3, [r3, #4]
 8014524:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 8014528:	7bf8      	ldrb	r0, [r7, #15]
 801452a:	f107 0217 	add.w	r2, r7, #23
 801452e:	9202      	str	r2, [sp, #8]
 8014530:	f107 0218 	add.w	r2, r7, #24
 8014534:	9201      	str	r2, [sp, #4]
 8014536:	9300      	str	r3, [sp, #0]
 8014538:	4623      	mov	r3, r4
 801453a:	460a      	mov	r2, r1
 801453c:	68b9      	ldr	r1, [r7, #8]
 801453e:	f7f8 f961 	bl	800c804 <SecureElementProcessJoinAccept>
 8014542:	4603      	mov	r3, r0
 8014544:	2b00      	cmp	r3, #0
 8014546:	d001      	beq.n	801454c <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014548:	230e      	movs	r3, #14
 801454a:	e092      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 801454c:	687b      	ldr	r3, [r7, #4]
 801454e:	6818      	ldr	r0, [r3, #0]
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	791b      	ldrb	r3, [r3, #4]
 8014554:	b29a      	uxth	r2, r3
 8014556:	f107 0318 	add.w	r3, r7, #24
 801455a:	4619      	mov	r1, r3
 801455c:	f004 fb3b 	bl	8018bd6 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014560:	6878      	ldr	r0, [r7, #4]
 8014562:	f000 f9ed 	bl	8014940 <LoRaMacParserJoinAccept>
 8014566:	4603      	mov	r3, r0
 8014568:	2b00      	cmp	r3, #0
 801456a:	d001      	beq.n	8014570 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 801456c:	230f      	movs	r3, #15
 801456e:	e080      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	799b      	ldrb	r3, [r3, #6]
 8014574:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	79db      	ldrb	r3, [r3, #7]
 801457a:	021b      	lsls	r3, r3, #8
 801457c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801457e:	4313      	orrs	r3, r2
 8014580:	643b      	str	r3, [r7, #64]	; 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	7a1b      	ldrb	r3, [r3, #8]
 8014586:	041b      	lsls	r3, r3, #16
 8014588:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801458a:	4313      	orrs	r3, r2
 801458c:	643b      	str	r3, [r7, #64]	; 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 801458e:	4b3b      	ldr	r3, [pc, #236]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014590:	681b      	ldr	r3, [r3, #0]
 8014592:	689b      	ldr	r3, [r3, #8]
 8014594:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014596:	429a      	cmp	r2, r3
 8014598:	d010      	beq.n	80145bc <LoRaMacCryptoHandleJoinAccept+0xe4>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 801459a:	4b38      	ldr	r3, [pc, #224]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801459c:	681b      	ldr	r3, [r3, #0]
 801459e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80145a0:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 80145a2:	7dfb      	ldrb	r3, [r7, #23]
 80145a4:	2100      	movs	r1, #0
 80145a6:	4618      	mov	r0, r3
 80145a8:	f000 f97c 	bl	80148a4 <LoRaMacCryptoDeriveMcRootKey>
 80145ac:	4603      	mov	r3, r0
 80145ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80145b2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80145b6:	2b00      	cmp	r3, #0
 80145b8:	d005      	beq.n	80145c6 <LoRaMacCryptoHandleJoinAccept+0xee>
 80145ba:	e001      	b.n	80145c0 <LoRaMacCryptoHandleJoinAccept+0xe8>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 80145bc:	2303      	movs	r3, #3
 80145be:	e058      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        return retval;
 80145c0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80145c4:	e055      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 80145c6:	2004      	movs	r0, #4
 80145c8:	f000 f997 	bl	80148fa <LoRaMacCryptoDeriveMcKEKey>
 80145cc:	4603      	mov	r3, r0
 80145ce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80145d2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d002      	beq.n	80145e0 <LoRaMacCryptoHandleJoinAccept+0x108>
    {
        return retval;
 80145da:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80145de:	e048      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	7a5b      	ldrb	r3, [r3, #9]
 80145e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	7a9b      	ldrb	r3, [r3, #10]
 80145ea:	021b      	lsls	r3, r3, #8
 80145ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80145ee:	4313      	orrs	r3, r2
 80145f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	7adb      	ldrb	r3, [r3, #11]
 80145f6:	041b      	lsls	r3, r3, #16
 80145f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80145fa:	4313      	orrs	r3, r2
 80145fc:	63fb      	str	r3, [r7, #60]	; 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 80145fe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014602:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014604:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014606:	2003      	movs	r0, #3
 8014608:	f7ff fd06 	bl	8014018 <DeriveSessionKey10x>
 801460c:	4603      	mov	r3, r0
 801460e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014612:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014616:	2b00      	cmp	r3, #0
 8014618:	d002      	beq.n	8014620 <LoRaMacCryptoHandleJoinAccept+0x148>
        {
            return retval;
 801461a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801461e:	e028      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8014620:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014624:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014626:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014628:	2002      	movs	r0, #2
 801462a:	f7ff fcf5 	bl	8014018 <DeriveSessionKey10x>
 801462e:	4603      	mov	r3, r0
 8014630:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014634:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014638:	2b00      	cmp	r3, #0
 801463a:	d002      	beq.n	8014642 <LoRaMacCryptoHandleJoinAccept+0x16a>
        {
            return retval;
 801463c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014640:	e017      	b.n	8014672 <LoRaMacCryptoHandleJoinAccept+0x19a>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8014642:	4b0e      	ldr	r3, [pc, #56]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014644:	681b      	ldr	r3, [r3, #0]
 8014646:	7dfa      	ldrb	r2, [r7, #23]
 8014648:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 801464a:	4b0c      	ldr	r3, [pc, #48]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	2200      	movs	r2, #0
 8014650:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8014652:	4b0a      	ldr	r3, [pc, #40]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	f04f 32ff 	mov.w	r2, #4294967295
 801465a:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801465c:	4b07      	ldr	r3, [pc, #28]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 801465e:	681b      	ldr	r3, [r3, #0]
 8014660:	f04f 32ff 	mov.w	r2, #4294967295
 8014664:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8014666:	4b05      	ldr	r3, [pc, #20]	; (801467c <LoRaMacCryptoHandleJoinAccept+0x1a4>)
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	f04f 32ff 	mov.w	r2, #4294967295
 801466e:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8014670:	2300      	movs	r3, #0
}
 8014672:	4618      	mov	r0, r3
 8014674:	374c      	adds	r7, #76	; 0x4c
 8014676:	46bd      	mov	sp, r7
 8014678:	bd90      	pop	{r4, r7, pc}
 801467a:	bf00      	nop
 801467c:	20001a8c 	.word	0x20001a8c

08014680 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8014680:	b590      	push	{r4, r7, lr}
 8014682:	b08b      	sub	sp, #44	; 0x2c
 8014684:	af04      	add	r7, sp, #16
 8014686:	60f8      	str	r0, [r7, #12]
 8014688:	607b      	str	r3, [r7, #4]
 801468a:	460b      	mov	r3, r1
 801468c:	72fb      	strb	r3, [r7, #11]
 801468e:	4613      	mov	r3, r2
 8014690:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014692:	2312      	movs	r3, #18
 8014694:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8014696:	2303      	movs	r3, #3
 8014698:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d101      	bne.n	80146a4 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80146a0:	2309      	movs	r3, #9
 80146a2:	e05f      	b.n	8014764 <LoRaMacCryptoSecureMessage+0xe4>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 80146a4:	4b31      	ldr	r3, [pc, #196]	; (801476c <LoRaMacCryptoSecureMessage+0xec>)
 80146a6:	681b      	ldr	r3, [r3, #0]
 80146a8:	68db      	ldr	r3, [r3, #12]
 80146aa:	68fa      	ldr	r2, [r7, #12]
 80146ac:	429a      	cmp	r2, r3
 80146ae:	d201      	bcs.n	80146b4 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80146b0:	2306      	movs	r3, #6
 80146b2:	e057      	b.n	8014764 <LoRaMacCryptoSecureMessage+0xe4>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d101      	bne.n	80146c2 <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80146be:	2302      	movs	r3, #2
 80146c0:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 80146c2:	4b2a      	ldr	r3, [pc, #168]	; (801476c <LoRaMacCryptoSecureMessage+0xec>)
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	68db      	ldr	r3, [r3, #12]
 80146c8:	68fa      	ldr	r2, [r7, #12]
 80146ca:	429a      	cmp	r2, r3
 80146cc:	d916      	bls.n	80146fc <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80146d8:	b219      	sxth	r1, r3
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	689c      	ldr	r4, [r3, #8]
 80146de:	7dfa      	ldrb	r2, [r7, #23]
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	9301      	str	r3, [sp, #4]
 80146e4:	2300      	movs	r3, #0
 80146e6:	9300      	str	r3, [sp, #0]
 80146e8:	4623      	mov	r3, r4
 80146ea:	f7ff faa1 	bl	8013c30 <PayloadEncrypt>
 80146ee:	4603      	mov	r3, r0
 80146f0:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80146f2:	7dbb      	ldrb	r3, [r7, #22]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d001      	beq.n	80146fc <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 80146f8:	7dbb      	ldrb	r3, [r7, #22]
 80146fa:	e033      	b.n	8014764 <LoRaMacCryptoSecureMessage+0xe4>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80146fc:	6878      	ldr	r0, [r7, #4]
 80146fe:	f000 fb60 	bl	8014dc2 <LoRaMacSerializerData>
 8014702:	4603      	mov	r3, r0
 8014704:	2b00      	cmp	r3, #0
 8014706:	d001      	beq.n	801470c <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014708:	2310      	movs	r3, #16
 801470a:	e02b      	b.n	8014764 <LoRaMacCryptoSecureMessage+0xe4>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801470c:	2302      	movs	r3, #2
 801470e:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	6818      	ldr	r0, [r3, #0]
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	791b      	ldrb	r3, [r3, #4]
 8014718:	b29b      	uxth	r3, r3
 801471a:	3b04      	subs	r3, #4
 801471c:	b299      	uxth	r1, r3
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	689b      	ldr	r3, [r3, #8]
 8014722:	687a      	ldr	r2, [r7, #4]
 8014724:	322c      	adds	r2, #44	; 0x2c
 8014726:	7dfc      	ldrb	r4, [r7, #23]
 8014728:	9203      	str	r2, [sp, #12]
 801472a:	68fa      	ldr	r2, [r7, #12]
 801472c:	9202      	str	r2, [sp, #8]
 801472e:	9301      	str	r3, [sp, #4]
 8014730:	2300      	movs	r3, #0
 8014732:	9300      	str	r3, [sp, #0]
 8014734:	2300      	movs	r3, #0
 8014736:	4622      	mov	r2, r4
 8014738:	f7ff fb7b 	bl	8013e32 <ComputeCmacB0>
 801473c:	4603      	mov	r3, r0
 801473e:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014740:	7dbb      	ldrb	r3, [r7, #22]
 8014742:	2b00      	cmp	r3, #0
 8014744:	d001      	beq.n	801474a <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8014746:	7dbb      	ldrb	r3, [r7, #22]
 8014748:	e00c      	b.n	8014764 <LoRaMacCryptoSecureMessage+0xe4>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801474a:	6878      	ldr	r0, [r7, #4]
 801474c:	f000 fb39 	bl	8014dc2 <LoRaMacSerializerData>
 8014750:	4603      	mov	r3, r0
 8014752:	2b00      	cmp	r3, #0
 8014754:	d001      	beq.n	801475a <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014756:	2310      	movs	r3, #16
 8014758:	e004      	b.n	8014764 <LoRaMacCryptoSecureMessage+0xe4>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 801475a:	4b04      	ldr	r3, [pc, #16]	; (801476c <LoRaMacCryptoSecureMessage+0xec>)
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	68fa      	ldr	r2, [r7, #12]
 8014760:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8014762:	2300      	movs	r3, #0
}
 8014764:	4618      	mov	r0, r3
 8014766:	371c      	adds	r7, #28
 8014768:	46bd      	mov	sp, r7
 801476a:	bd90      	pop	{r4, r7, pc}
 801476c:	20001a8c 	.word	0x20001a8c

08014770 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8014770:	b590      	push	{r4, r7, lr}
 8014772:	b08b      	sub	sp, #44	; 0x2c
 8014774:	af04      	add	r7, sp, #16
 8014776:	60b9      	str	r1, [r7, #8]
 8014778:	607b      	str	r3, [r7, #4]
 801477a:	4603      	mov	r3, r0
 801477c:	73fb      	strb	r3, [r7, #15]
 801477e:	4613      	mov	r3, r2
 8014780:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8014782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014784:	2b00      	cmp	r3, #0
 8014786:	d101      	bne.n	801478c <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014788:	2309      	movs	r3, #9
 801478a:	e084      	b.n	8014896 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 801478c:	7bbb      	ldrb	r3, [r7, #14]
 801478e:	6879      	ldr	r1, [r7, #4]
 8014790:	4618      	mov	r0, r3
 8014792:	f7ff fcdf 	bl	8014154 <CheckFCntDown>
 8014796:	4603      	mov	r3, r0
 8014798:	f083 0301 	eor.w	r3, r3, #1
 801479c:	b2db      	uxtb	r3, r3
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d001      	beq.n	80147a6 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80147a2:	2306      	movs	r3, #6
 80147a4:	e077      	b.n	8014896 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80147a6:	2312      	movs	r3, #18
 80147a8:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80147aa:	2303      	movs	r3, #3
 80147ac:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 80147ae:	2302      	movs	r3, #2
 80147b0:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80147b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80147b4:	f000 f98f 	bl	8014ad6 <LoRaMacParserData>
 80147b8:	4603      	mov	r3, r0
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d001      	beq.n	80147c2 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80147be:	230f      	movs	r3, #15
 80147c0:	e069      	b.n	8014896 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 80147c2:	f107 0210 	add.w	r2, r7, #16
 80147c6:	7bfb      	ldrb	r3, [r7, #15]
 80147c8:	4611      	mov	r1, r2
 80147ca:	4618      	mov	r0, r3
 80147cc:	f7ff fbfe 	bl	8013fcc <GetKeyAddrItem>
 80147d0:	4603      	mov	r3, r0
 80147d2:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80147d4:	7d7b      	ldrb	r3, [r7, #21]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d001      	beq.n	80147de <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 80147da:	7d7b      	ldrb	r3, [r7, #21]
 80147dc:	e05b      	b.n	8014896 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 80147de:	693b      	ldr	r3, [r7, #16]
 80147e0:	785b      	ldrb	r3, [r3, #1]
 80147e2:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 80147e4:	693b      	ldr	r3, [r7, #16]
 80147e6:	789b      	ldrb	r3, [r3, #2]
 80147e8:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 80147ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147ec:	689b      	ldr	r3, [r3, #8]
 80147ee:	68ba      	ldr	r2, [r7, #8]
 80147f0:	429a      	cmp	r2, r3
 80147f2:	d001      	beq.n	80147f8 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 80147f4:	2302      	movs	r3, #2
 80147f6:	e04e      	b.n	8014896 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 80147f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147fa:	7b1b      	ldrb	r3, [r3, #12]
 80147fc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8014800:	b2db      	uxtb	r3, r3
 8014802:	2b00      	cmp	r3, #0
 8014804:	bf14      	ite	ne
 8014806:	2301      	movne	r3, #1
 8014808:	2300      	moveq	r3, #0
 801480a:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 801480c:	4b24      	ldr	r3, [pc, #144]	; (80148a0 <LoRaMacCryptoUnsecureMessage+0x130>)
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	789b      	ldrb	r3, [r3, #2]
 8014812:	2b00      	cmp	r3, #0
 8014814:	d101      	bne.n	801481a <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8014816:	2300      	movs	r3, #0
 8014818:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 801481a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801481c:	6818      	ldr	r0, [r3, #0]
 801481e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014820:	791b      	ldrb	r3, [r3, #4]
 8014822:	b29b      	uxth	r3, r3
 8014824:	3b04      	subs	r3, #4
 8014826:	b299      	uxth	r1, r3
 8014828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801482a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801482c:	7dbc      	ldrb	r4, [r7, #22]
 801482e:	7d3a      	ldrb	r2, [r7, #20]
 8014830:	9303      	str	r3, [sp, #12]
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	9302      	str	r3, [sp, #8]
 8014836:	68bb      	ldr	r3, [r7, #8]
 8014838:	9301      	str	r3, [sp, #4]
 801483a:	2301      	movs	r3, #1
 801483c:	9300      	str	r3, [sp, #0]
 801483e:	4623      	mov	r3, r4
 8014840:	f7ff fb35 	bl	8013eae <VerifyCmacB0>
 8014844:	4603      	mov	r3, r0
 8014846:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014848:	7d7b      	ldrb	r3, [r7, #21]
 801484a:	2b00      	cmp	r3, #0
 801484c:	d001      	beq.n	8014852 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 801484e:	7d7b      	ldrb	r3, [r7, #21]
 8014850:	e021      	b.n	8014896 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8014852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014858:	2b00      	cmp	r3, #0
 801485a:	d101      	bne.n	8014860 <LoRaMacCryptoUnsecureMessage+0xf0>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801485c:	2302      	movs	r3, #2
 801485e:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8014860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014862:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8014864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014866:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801486a:	b219      	sxth	r1, r3
 801486c:	7dfa      	ldrb	r2, [r7, #23]
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	9301      	str	r3, [sp, #4]
 8014872:	2301      	movs	r3, #1
 8014874:	9300      	str	r3, [sp, #0]
 8014876:	68bb      	ldr	r3, [r7, #8]
 8014878:	f7ff f9da 	bl	8013c30 <PayloadEncrypt>
 801487c:	4603      	mov	r3, r0
 801487e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014880:	7d7b      	ldrb	r3, [r7, #21]
 8014882:	2b00      	cmp	r3, #0
 8014884:	d001      	beq.n	801488a <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 8014886:	7d7b      	ldrb	r3, [r7, #21]
 8014888:	e005      	b.n	8014896 <LoRaMacCryptoUnsecureMessage+0x126>
            }
        }
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 801488a:	7bbb      	ldrb	r3, [r7, #14]
 801488c:	6879      	ldr	r1, [r7, #4]
 801488e:	4618      	mov	r0, r3
 8014890:	f7ff fc84 	bl	801419c <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8014894:	2300      	movs	r3, #0
}
 8014896:	4618      	mov	r0, r3
 8014898:	371c      	adds	r7, #28
 801489a:	46bd      	mov	sp, r7
 801489c:	bd90      	pop	{r4, r7, pc}
 801489e:	bf00      	nop
 80148a0:	20001a8c 	.word	0x20001a8c

080148a4 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b086      	sub	sp, #24
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	4603      	mov	r3, r0
 80148ac:	460a      	mov	r2, r1
 80148ae:	71fb      	strb	r3, [r7, #7]
 80148b0:	4613      	mov	r3, r2
 80148b2:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 80148b4:	79bb      	ldrb	r3, [r7, #6]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d001      	beq.n	80148be <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80148ba:	230a      	movs	r3, #10
 80148bc:	e019      	b.n	80148f2 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }
    uint8_t compBase[16] = { 0 };
 80148be:	2300      	movs	r3, #0
 80148c0:	60bb      	str	r3, [r7, #8]
 80148c2:	f107 030c 	add.w	r3, r7, #12
 80148c6:	2200      	movs	r2, #0
 80148c8:	601a      	str	r2, [r3, #0]
 80148ca:	605a      	str	r2, [r3, #4]
 80148cc:	609a      	str	r2, [r3, #8]

    if( versionMinor == 1 )
 80148ce:	79fb      	ldrb	r3, [r7, #7]
 80148d0:	2b01      	cmp	r3, #1
 80148d2:	d101      	bne.n	80148d8 <LoRaMacCryptoDeriveMcRootKey+0x34>
    {
        compBase[0] = 0x20;
 80148d4:	2320      	movs	r3, #32
 80148d6:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 80148d8:	79b9      	ldrb	r1, [r7, #6]
 80148da:	f107 0308 	add.w	r3, r7, #8
 80148de:	2204      	movs	r2, #4
 80148e0:	4618      	mov	r0, r3
 80148e2:	f7f7 ff4f 	bl	800c784 <SecureElementDeriveAndStoreKey>
 80148e6:	4603      	mov	r3, r0
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d001      	beq.n	80148f0 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80148ec:	230e      	movs	r3, #14
 80148ee:	e000      	b.n	80148f2 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80148f0:	2300      	movs	r3, #0
}
 80148f2:	4618      	mov	r0, r3
 80148f4:	3718      	adds	r7, #24
 80148f6:	46bd      	mov	sp, r7
 80148f8:	bd80      	pop	{r7, pc}

080148fa <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 80148fa:	b580      	push	{r7, lr}
 80148fc:	b086      	sub	sp, #24
 80148fe:	af00      	add	r7, sp, #0
 8014900:	4603      	mov	r3, r0
 8014902:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8014904:	79fb      	ldrb	r3, [r7, #7]
 8014906:	2b04      	cmp	r3, #4
 8014908:	d001      	beq.n	801490e <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801490a:	230a      	movs	r3, #10
 801490c:	e014      	b.n	8014938 <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }
    uint8_t compBase[16] = { 0 };
 801490e:	2300      	movs	r3, #0
 8014910:	60bb      	str	r3, [r7, #8]
 8014912:	f107 030c 	add.w	r3, r7, #12
 8014916:	2200      	movs	r2, #0
 8014918:	601a      	str	r2, [r3, #0]
 801491a:	605a      	str	r2, [r3, #4]
 801491c:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 801491e:	79f9      	ldrb	r1, [r7, #7]
 8014920:	f107 0308 	add.w	r3, r7, #8
 8014924:	227f      	movs	r2, #127	; 0x7f
 8014926:	4618      	mov	r0, r3
 8014928:	f7f7 ff2c 	bl	800c784 <SecureElementDeriveAndStoreKey>
 801492c:	4603      	mov	r3, r0
 801492e:	2b00      	cmp	r3, #0
 8014930:	d001      	beq.n	8014936 <LoRaMacCryptoDeriveMcKEKey+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014932:	230e      	movs	r3, #14
 8014934:	e000      	b.n	8014938 <LoRaMacCryptoDeriveMcKEKey+0x3e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014936:	2300      	movs	r3, #0
}
 8014938:	4618      	mov	r0, r3
 801493a:	3718      	adds	r7, #24
 801493c:	46bd      	mov	sp, r7
 801493e:	bd80      	pop	{r7, pc}

08014940 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8014940:	b580      	push	{r7, lr}
 8014942:	b084      	sub	sp, #16
 8014944:	af00      	add	r7, sp, #0
 8014946:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d003      	beq.n	8014956 <LoRaMacParserJoinAccept+0x16>
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	2b00      	cmp	r3, #0
 8014954:	d101      	bne.n	801495a <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014956:	2302      	movs	r3, #2
 8014958:	e0b9      	b.n	8014ace <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 801495a:	2300      	movs	r3, #0
 801495c:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801495e:	687b      	ldr	r3, [r7, #4]
 8014960:	681a      	ldr	r2, [r3, #0]
 8014962:	89fb      	ldrh	r3, [r7, #14]
 8014964:	1c59      	adds	r1, r3, #1
 8014966:	81f9      	strh	r1, [r7, #14]
 8014968:	4413      	add	r3, r2
 801496a:	781a      	ldrb	r2, [r3, #0]
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	1d98      	adds	r0, r3, #6
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	681a      	ldr	r2, [r3, #0]
 8014978:	89fb      	ldrh	r3, [r7, #14]
 801497a:	4413      	add	r3, r2
 801497c:	2203      	movs	r2, #3
 801497e:	4619      	mov	r1, r3
 8014980:	f004 f929 	bl	8018bd6 <memcpy1>
    bufItr = bufItr + 3;
 8014984:	89fb      	ldrh	r3, [r7, #14]
 8014986:	3303      	adds	r3, #3
 8014988:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	f103 0009 	add.w	r0, r3, #9
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	681a      	ldr	r2, [r3, #0]
 8014994:	89fb      	ldrh	r3, [r7, #14]
 8014996:	4413      	add	r3, r2
 8014998:	2203      	movs	r2, #3
 801499a:	4619      	mov	r1, r3
 801499c:	f004 f91b 	bl	8018bd6 <memcpy1>
    bufItr = bufItr + 3;
 80149a0:	89fb      	ldrh	r3, [r7, #14]
 80149a2:	3303      	adds	r3, #3
 80149a4:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	681a      	ldr	r2, [r3, #0]
 80149aa:	89fb      	ldrh	r3, [r7, #14]
 80149ac:	1c59      	adds	r1, r3, #1
 80149ae:	81f9      	strh	r1, [r7, #14]
 80149b0:	4413      	add	r3, r2
 80149b2:	781b      	ldrb	r3, [r3, #0]
 80149b4:	461a      	mov	r2, r3
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	681a      	ldr	r2, [r3, #0]
 80149be:	89fb      	ldrh	r3, [r7, #14]
 80149c0:	1c59      	adds	r1, r3, #1
 80149c2:	81f9      	strh	r1, [r7, #14]
 80149c4:	4413      	add	r3, r2
 80149c6:	781b      	ldrb	r3, [r3, #0]
 80149c8:	021a      	lsls	r2, r3, #8
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	68db      	ldr	r3, [r3, #12]
 80149ce:	431a      	orrs	r2, r3
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	681a      	ldr	r2, [r3, #0]
 80149d8:	89fb      	ldrh	r3, [r7, #14]
 80149da:	1c59      	adds	r1, r3, #1
 80149dc:	81f9      	strh	r1, [r7, #14]
 80149de:	4413      	add	r3, r2
 80149e0:	781b      	ldrb	r3, [r3, #0]
 80149e2:	041a      	lsls	r2, r3, #16
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	68db      	ldr	r3, [r3, #12]
 80149e8:	431a      	orrs	r2, r3
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	681a      	ldr	r2, [r3, #0]
 80149f2:	89fb      	ldrh	r3, [r7, #14]
 80149f4:	1c59      	adds	r1, r3, #1
 80149f6:	81f9      	strh	r1, [r7, #14]
 80149f8:	4413      	add	r3, r2
 80149fa:	781b      	ldrb	r3, [r3, #0]
 80149fc:	061a      	lsls	r2, r3, #24
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	68db      	ldr	r3, [r3, #12]
 8014a02:	431a      	orrs	r2, r3
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	681a      	ldr	r2, [r3, #0]
 8014a0c:	89fb      	ldrh	r3, [r7, #14]
 8014a0e:	1c59      	adds	r1, r3, #1
 8014a10:	81f9      	strh	r1, [r7, #14]
 8014a12:	4413      	add	r3, r2
 8014a14:	781a      	ldrb	r2, [r3, #0]
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	681a      	ldr	r2, [r3, #0]
 8014a1e:	89fb      	ldrh	r3, [r7, #14]
 8014a20:	1c59      	adds	r1, r3, #1
 8014a22:	81f9      	strh	r1, [r7, #14]
 8014a24:	4413      	add	r3, r2
 8014a26:	781a      	ldrb	r2, [r3, #0]
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	791b      	ldrb	r3, [r3, #4]
 8014a30:	1f1a      	subs	r2, r3, #4
 8014a32:	89fb      	ldrh	r3, [r7, #14]
 8014a34:	1ad3      	subs	r3, r2, r3
 8014a36:	2b10      	cmp	r3, #16
 8014a38:	d10e      	bne.n	8014a58 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	f103 0012 	add.w	r0, r3, #18
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	681a      	ldr	r2, [r3, #0]
 8014a44:	89fb      	ldrh	r3, [r7, #14]
 8014a46:	4413      	add	r3, r2
 8014a48:	2210      	movs	r2, #16
 8014a4a:	4619      	mov	r1, r3
 8014a4c:	f004 f8c3 	bl	8018bd6 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8014a50:	89fb      	ldrh	r3, [r7, #14]
 8014a52:	3310      	adds	r3, #16
 8014a54:	81fb      	strh	r3, [r7, #14]
 8014a56:	e008      	b.n	8014a6a <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	791b      	ldrb	r3, [r3, #4]
 8014a5c:	1f1a      	subs	r2, r3, #4
 8014a5e:	89fb      	ldrh	r3, [r7, #14]
 8014a60:	1ad3      	subs	r3, r2, r3
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	dd01      	ble.n	8014a6a <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8014a66:	2301      	movs	r3, #1
 8014a68:	e031      	b.n	8014ace <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	681a      	ldr	r2, [r3, #0]
 8014a6e:	89fb      	ldrh	r3, [r7, #14]
 8014a70:	1c59      	adds	r1, r3, #1
 8014a72:	81f9      	strh	r1, [r7, #14]
 8014a74:	4413      	add	r3, r2
 8014a76:	781b      	ldrb	r3, [r3, #0]
 8014a78:	461a      	mov	r2, r3
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	681a      	ldr	r2, [r3, #0]
 8014a82:	89fb      	ldrh	r3, [r7, #14]
 8014a84:	1c59      	adds	r1, r3, #1
 8014a86:	81f9      	strh	r1, [r7, #14]
 8014a88:	4413      	add	r3, r2
 8014a8a:	781b      	ldrb	r3, [r3, #0]
 8014a8c:	021a      	lsls	r2, r3, #8
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a92:	431a      	orrs	r2, r3
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	681a      	ldr	r2, [r3, #0]
 8014a9c:	89fb      	ldrh	r3, [r7, #14]
 8014a9e:	1c59      	adds	r1, r3, #1
 8014aa0:	81f9      	strh	r1, [r7, #14]
 8014aa2:	4413      	add	r3, r2
 8014aa4:	781b      	ldrb	r3, [r3, #0]
 8014aa6:	041a      	lsls	r2, r3, #16
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014aac:	431a      	orrs	r2, r3
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	681a      	ldr	r2, [r3, #0]
 8014ab6:	89fb      	ldrh	r3, [r7, #14]
 8014ab8:	1c59      	adds	r1, r3, #1
 8014aba:	81f9      	strh	r1, [r7, #14]
 8014abc:	4413      	add	r3, r2
 8014abe:	781b      	ldrb	r3, [r3, #0]
 8014ac0:	061a      	lsls	r2, r3, #24
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014ac6:	431a      	orrs	r2, r3
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8014acc:	2300      	movs	r3, #0
}
 8014ace:	4618      	mov	r0, r3
 8014ad0:	3710      	adds	r7, #16
 8014ad2:	46bd      	mov	sp, r7
 8014ad4:	bd80      	pop	{r7, pc}

08014ad6 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8014ad6:	b580      	push	{r7, lr}
 8014ad8:	b084      	sub	sp, #16
 8014ada:	af00      	add	r7, sp, #0
 8014adc:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d003      	beq.n	8014aec <LoRaMacParserData+0x16>
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d101      	bne.n	8014af0 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014aec:	2302      	movs	r3, #2
 8014aee:	e0e2      	b.n	8014cb6 <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8014af0:	2300      	movs	r3, #0
 8014af2:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	681a      	ldr	r2, [r3, #0]
 8014af8:	89fb      	ldrh	r3, [r7, #14]
 8014afa:	1c59      	adds	r1, r3, #1
 8014afc:	81f9      	strh	r1, [r7, #14]
 8014afe:	4413      	add	r3, r2
 8014b00:	781a      	ldrb	r2, [r3, #0]
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	681a      	ldr	r2, [r3, #0]
 8014b0a:	89fb      	ldrh	r3, [r7, #14]
 8014b0c:	1c59      	adds	r1, r3, #1
 8014b0e:	81f9      	strh	r1, [r7, #14]
 8014b10:	4413      	add	r3, r2
 8014b12:	781b      	ldrb	r3, [r3, #0]
 8014b14:	461a      	mov	r2, r3
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	681a      	ldr	r2, [r3, #0]
 8014b1e:	89fb      	ldrh	r3, [r7, #14]
 8014b20:	1c59      	adds	r1, r3, #1
 8014b22:	81f9      	strh	r1, [r7, #14]
 8014b24:	4413      	add	r3, r2
 8014b26:	781b      	ldrb	r3, [r3, #0]
 8014b28:	021a      	lsls	r2, r3, #8
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	689b      	ldr	r3, [r3, #8]
 8014b2e:	431a      	orrs	r2, r3
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	681a      	ldr	r2, [r3, #0]
 8014b38:	89fb      	ldrh	r3, [r7, #14]
 8014b3a:	1c59      	adds	r1, r3, #1
 8014b3c:	81f9      	strh	r1, [r7, #14]
 8014b3e:	4413      	add	r3, r2
 8014b40:	781b      	ldrb	r3, [r3, #0]
 8014b42:	041a      	lsls	r2, r3, #16
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	689b      	ldr	r3, [r3, #8]
 8014b48:	431a      	orrs	r2, r3
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014b4e:	687b      	ldr	r3, [r7, #4]
 8014b50:	681a      	ldr	r2, [r3, #0]
 8014b52:	89fb      	ldrh	r3, [r7, #14]
 8014b54:	1c59      	adds	r1, r3, #1
 8014b56:	81f9      	strh	r1, [r7, #14]
 8014b58:	4413      	add	r3, r2
 8014b5a:	781b      	ldrb	r3, [r3, #0]
 8014b5c:	061a      	lsls	r2, r3, #24
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	689b      	ldr	r3, [r3, #8]
 8014b62:	431a      	orrs	r2, r3
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	681a      	ldr	r2, [r3, #0]
 8014b6c:	89fb      	ldrh	r3, [r7, #14]
 8014b6e:	1c59      	adds	r1, r3, #1
 8014b70:	81f9      	strh	r1, [r7, #14]
 8014b72:	4413      	add	r3, r2
 8014b74:	781a      	ldrb	r2, [r3, #0]
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	681a      	ldr	r2, [r3, #0]
 8014b7e:	89fb      	ldrh	r3, [r7, #14]
 8014b80:	1c59      	adds	r1, r3, #1
 8014b82:	81f9      	strh	r1, [r7, #14]
 8014b84:	4413      	add	r3, r2
 8014b86:	781b      	ldrb	r3, [r3, #0]
 8014b88:	b29a      	uxth	r2, r3
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	681a      	ldr	r2, [r3, #0]
 8014b92:	89fb      	ldrh	r3, [r7, #14]
 8014b94:	1c59      	adds	r1, r3, #1
 8014b96:	81f9      	strh	r1, [r7, #14]
 8014b98:	4413      	add	r3, r2
 8014b9a:	781b      	ldrb	r3, [r3, #0]
 8014b9c:	0219      	lsls	r1, r3, #8
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	89db      	ldrh	r3, [r3, #14]
 8014ba2:	b21a      	sxth	r2, r3
 8014ba4:	b20b      	sxth	r3, r1
 8014ba6:	4313      	orrs	r3, r2
 8014ba8:	b21b      	sxth	r3, r3
 8014baa:	b29a      	uxth	r2, r3
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	f103 0010 	add.w	r0, r3, #16
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	681a      	ldr	r2, [r3, #0]
 8014bba:	89fb      	ldrh	r3, [r7, #14]
 8014bbc:	18d1      	adds	r1, r2, r3
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	7b1b      	ldrb	r3, [r3, #12]
 8014bc2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014bc6:	b2db      	uxtb	r3, r3
 8014bc8:	b29b      	uxth	r3, r3
 8014bca:	461a      	mov	r2, r3
 8014bcc:	f004 f803 	bl	8018bd6 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	7b1b      	ldrb	r3, [r3, #12]
 8014bd4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014bd8:	b2db      	uxtb	r3, r3
 8014bda:	b29a      	uxth	r2, r3
 8014bdc:	89fb      	ldrh	r3, [r7, #14]
 8014bde:	4413      	add	r3, r2
 8014be0:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	2200      	movs	r2, #0
 8014be6:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	2200      	movs	r2, #0
 8014bee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	791b      	ldrb	r3, [r3, #4]
 8014bf6:	461a      	mov	r2, r3
 8014bf8:	89fb      	ldrh	r3, [r7, #14]
 8014bfa:	1ad3      	subs	r3, r2, r3
 8014bfc:	2b04      	cmp	r3, #4
 8014bfe:	dd28      	ble.n	8014c52 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	681a      	ldr	r2, [r3, #0]
 8014c04:	89fb      	ldrh	r3, [r7, #14]
 8014c06:	1c59      	adds	r1, r3, #1
 8014c08:	81f9      	strh	r1, [r7, #14]
 8014c0a:	4413      	add	r3, r2
 8014c0c:	781a      	ldrb	r2, [r3, #0]
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8014c14:	687b      	ldr	r3, [r7, #4]
 8014c16:	791a      	ldrb	r2, [r3, #4]
 8014c18:	89fb      	ldrh	r3, [r7, #14]
 8014c1a:	b2db      	uxtb	r3, r3
 8014c1c:	1ad3      	subs	r3, r2, r3
 8014c1e:	b2db      	uxtb	r3, r3
 8014c20:	3b04      	subs	r3, #4
 8014c22:	b2da      	uxtb	r2, r3
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	681a      	ldr	r2, [r3, #0]
 8014c32:	89fb      	ldrh	r3, [r7, #14]
 8014c34:	18d1      	adds	r1, r2, r3
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014c3c:	b29b      	uxth	r3, r3
 8014c3e:	461a      	mov	r2, r3
 8014c40:	f003 ffc9 	bl	8018bd6 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014c4a:	b29a      	uxth	r2, r3
 8014c4c:	89fb      	ldrh	r3, [r7, #14]
 8014c4e:	4413      	add	r3, r2
 8014c50:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	681a      	ldr	r2, [r3, #0]
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	791b      	ldrb	r3, [r3, #4]
 8014c5a:	3b04      	subs	r3, #4
 8014c5c:	4413      	add	r3, r2
 8014c5e:	781b      	ldrb	r3, [r3, #0]
 8014c60:	461a      	mov	r2, r3
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	6819      	ldr	r1, [r3, #0]
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	791b      	ldrb	r3, [r3, #4]
 8014c72:	3b03      	subs	r3, #3
 8014c74:	440b      	add	r3, r1
 8014c76:	781b      	ldrb	r3, [r3, #0]
 8014c78:	021b      	lsls	r3, r3, #8
 8014c7a:	431a      	orrs	r2, r3
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	6819      	ldr	r1, [r3, #0]
 8014c88:	687b      	ldr	r3, [r7, #4]
 8014c8a:	791b      	ldrb	r3, [r3, #4]
 8014c8c:	3b02      	subs	r3, #2
 8014c8e:	440b      	add	r3, r1
 8014c90:	781b      	ldrb	r3, [r3, #0]
 8014c92:	041b      	lsls	r3, r3, #16
 8014c94:	431a      	orrs	r2, r3
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	6819      	ldr	r1, [r3, #0]
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	791b      	ldrb	r3, [r3, #4]
 8014ca6:	3b01      	subs	r3, #1
 8014ca8:	440b      	add	r3, r1
 8014caa:	781b      	ldrb	r3, [r3, #0]
 8014cac:	061b      	lsls	r3, r3, #24
 8014cae:	431a      	orrs	r2, r3
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8014cb4:	2300      	movs	r3, #0
}
 8014cb6:	4618      	mov	r0, r3
 8014cb8:	3710      	adds	r7, #16
 8014cba:	46bd      	mov	sp, r7
 8014cbc:	bd80      	pop	{r7, pc}

08014cbe <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014cbe:	b580      	push	{r7, lr}
 8014cc0:	b084      	sub	sp, #16
 8014cc2:	af00      	add	r7, sp, #0
 8014cc4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	d003      	beq.n	8014cd4 <LoRaMacSerializerJoinRequest+0x16>
 8014ccc:	687b      	ldr	r3, [r7, #4]
 8014cce:	681b      	ldr	r3, [r3, #0]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d101      	bne.n	8014cd8 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014cd4:	2301      	movs	r3, #1
 8014cd6:	e070      	b.n	8014dba <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8014cd8:	2300      	movs	r3, #0
 8014cda:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	791b      	ldrb	r3, [r3, #4]
 8014ce0:	2b16      	cmp	r3, #22
 8014ce2:	d801      	bhi.n	8014ce8 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014ce4:	2302      	movs	r3, #2
 8014ce6:	e068      	b.n	8014dba <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	681a      	ldr	r2, [r3, #0]
 8014cec:	89fb      	ldrh	r3, [r7, #14]
 8014cee:	1c59      	adds	r1, r3, #1
 8014cf0:	81f9      	strh	r1, [r7, #14]
 8014cf2:	4413      	add	r3, r2
 8014cf4:	687a      	ldr	r2, [r7, #4]
 8014cf6:	7952      	ldrb	r2, [r2, #5]
 8014cf8:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	681a      	ldr	r2, [r3, #0]
 8014cfe:	89fb      	ldrh	r3, [r7, #14]
 8014d00:	18d0      	adds	r0, r2, r3
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	3306      	adds	r3, #6
 8014d06:	2208      	movs	r2, #8
 8014d08:	4619      	mov	r1, r3
 8014d0a:	f003 ff7f 	bl	8018c0c <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8014d0e:	89fb      	ldrh	r3, [r7, #14]
 8014d10:	3308      	adds	r3, #8
 8014d12:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	681a      	ldr	r2, [r3, #0]
 8014d18:	89fb      	ldrh	r3, [r7, #14]
 8014d1a:	18d0      	adds	r0, r2, r3
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	330e      	adds	r3, #14
 8014d20:	2208      	movs	r2, #8
 8014d22:	4619      	mov	r1, r3
 8014d24:	f003 ff72 	bl	8018c0c <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8014d28:	89fb      	ldrh	r3, [r7, #14]
 8014d2a:	3308      	adds	r3, #8
 8014d2c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	8ad9      	ldrh	r1, [r3, #22]
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	681a      	ldr	r2, [r3, #0]
 8014d36:	89fb      	ldrh	r3, [r7, #14]
 8014d38:	1c58      	adds	r0, r3, #1
 8014d3a:	81f8      	strh	r0, [r7, #14]
 8014d3c:	4413      	add	r3, r2
 8014d3e:	b2ca      	uxtb	r2, r1
 8014d40:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	8adb      	ldrh	r3, [r3, #22]
 8014d46:	0a1b      	lsrs	r3, r3, #8
 8014d48:	b299      	uxth	r1, r3
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	681a      	ldr	r2, [r3, #0]
 8014d4e:	89fb      	ldrh	r3, [r7, #14]
 8014d50:	1c58      	adds	r0, r3, #1
 8014d52:	81f8      	strh	r0, [r7, #14]
 8014d54:	4413      	add	r3, r2
 8014d56:	b2ca      	uxtb	r2, r1
 8014d58:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	6999      	ldr	r1, [r3, #24]
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	681a      	ldr	r2, [r3, #0]
 8014d62:	89fb      	ldrh	r3, [r7, #14]
 8014d64:	1c58      	adds	r0, r3, #1
 8014d66:	81f8      	strh	r0, [r7, #14]
 8014d68:	4413      	add	r3, r2
 8014d6a:	b2ca      	uxtb	r2, r1
 8014d6c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	699b      	ldr	r3, [r3, #24]
 8014d72:	0a19      	lsrs	r1, r3, #8
 8014d74:	687b      	ldr	r3, [r7, #4]
 8014d76:	681a      	ldr	r2, [r3, #0]
 8014d78:	89fb      	ldrh	r3, [r7, #14]
 8014d7a:	1c58      	adds	r0, r3, #1
 8014d7c:	81f8      	strh	r0, [r7, #14]
 8014d7e:	4413      	add	r3, r2
 8014d80:	b2ca      	uxtb	r2, r1
 8014d82:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	699b      	ldr	r3, [r3, #24]
 8014d88:	0c19      	lsrs	r1, r3, #16
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	681a      	ldr	r2, [r3, #0]
 8014d8e:	89fb      	ldrh	r3, [r7, #14]
 8014d90:	1c58      	adds	r0, r3, #1
 8014d92:	81f8      	strh	r0, [r7, #14]
 8014d94:	4413      	add	r3, r2
 8014d96:	b2ca      	uxtb	r2, r1
 8014d98:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	699b      	ldr	r3, [r3, #24]
 8014d9e:	0e19      	lsrs	r1, r3, #24
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	681a      	ldr	r2, [r3, #0]
 8014da4:	89fb      	ldrh	r3, [r7, #14]
 8014da6:	1c58      	adds	r0, r3, #1
 8014da8:	81f8      	strh	r0, [r7, #14]
 8014daa:	4413      	add	r3, r2
 8014dac:	b2ca      	uxtb	r2, r1
 8014dae:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8014db0:	89fb      	ldrh	r3, [r7, #14]
 8014db2:	b2da      	uxtb	r2, r3
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8014db8:	2300      	movs	r3, #0
}
 8014dba:	4618      	mov	r0, r3
 8014dbc:	3710      	adds	r7, #16
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	bd80      	pop	{r7, pc}

08014dc2 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8014dc2:	b580      	push	{r7, lr}
 8014dc4:	b084      	sub	sp, #16
 8014dc6:	af00      	add	r7, sp, #0
 8014dc8:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d003      	beq.n	8014dd8 <LoRaMacSerializerData+0x16>
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	681b      	ldr	r3, [r3, #0]
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	d101      	bne.n	8014ddc <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014dd8:	2301      	movs	r3, #1
 8014dda:	e0e5      	b.n	8014fa8 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8014ddc:	2300      	movs	r3, #0
 8014dde:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8014de0:	2308      	movs	r3, #8
 8014de2:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	7b1b      	ldrb	r3, [r3, #12]
 8014de8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014dec:	b2db      	uxtb	r3, r3
 8014dee:	b29a      	uxth	r2, r3
 8014df0:	89bb      	ldrh	r3, [r7, #12]
 8014df2:	4413      	add	r3, r2
 8014df4:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	d002      	beq.n	8014e06 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8014e00:	89bb      	ldrh	r3, [r7, #12]
 8014e02:	3301      	adds	r3, #1
 8014e04:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014e0c:	b29a      	uxth	r2, r3
 8014e0e:	89bb      	ldrh	r3, [r7, #12]
 8014e10:	4413      	add	r3, r2
 8014e12:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8014e14:	89bb      	ldrh	r3, [r7, #12]
 8014e16:	3304      	adds	r3, #4
 8014e18:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	791b      	ldrb	r3, [r3, #4]
 8014e1e:	b29b      	uxth	r3, r3
 8014e20:	89ba      	ldrh	r2, [r7, #12]
 8014e22:	429a      	cmp	r2, r3
 8014e24:	d901      	bls.n	8014e2a <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014e26:	2302      	movs	r3, #2
 8014e28:	e0be      	b.n	8014fa8 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	681a      	ldr	r2, [r3, #0]
 8014e2e:	89fb      	ldrh	r3, [r7, #14]
 8014e30:	1c59      	adds	r1, r3, #1
 8014e32:	81f9      	strh	r1, [r7, #14]
 8014e34:	4413      	add	r3, r2
 8014e36:	687a      	ldr	r2, [r7, #4]
 8014e38:	7952      	ldrb	r2, [r2, #5]
 8014e3a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	6899      	ldr	r1, [r3, #8]
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	681a      	ldr	r2, [r3, #0]
 8014e44:	89fb      	ldrh	r3, [r7, #14]
 8014e46:	1c58      	adds	r0, r3, #1
 8014e48:	81f8      	strh	r0, [r7, #14]
 8014e4a:	4413      	add	r3, r2
 8014e4c:	b2ca      	uxtb	r2, r1
 8014e4e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	689b      	ldr	r3, [r3, #8]
 8014e54:	0a19      	lsrs	r1, r3, #8
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	681a      	ldr	r2, [r3, #0]
 8014e5a:	89fb      	ldrh	r3, [r7, #14]
 8014e5c:	1c58      	adds	r0, r3, #1
 8014e5e:	81f8      	strh	r0, [r7, #14]
 8014e60:	4413      	add	r3, r2
 8014e62:	b2ca      	uxtb	r2, r1
 8014e64:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	689b      	ldr	r3, [r3, #8]
 8014e6a:	0c19      	lsrs	r1, r3, #16
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	681a      	ldr	r2, [r3, #0]
 8014e70:	89fb      	ldrh	r3, [r7, #14]
 8014e72:	1c58      	adds	r0, r3, #1
 8014e74:	81f8      	strh	r0, [r7, #14]
 8014e76:	4413      	add	r3, r2
 8014e78:	b2ca      	uxtb	r2, r1
 8014e7a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	689b      	ldr	r3, [r3, #8]
 8014e80:	0e19      	lsrs	r1, r3, #24
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	681a      	ldr	r2, [r3, #0]
 8014e86:	89fb      	ldrh	r3, [r7, #14]
 8014e88:	1c58      	adds	r0, r3, #1
 8014e8a:	81f8      	strh	r0, [r7, #14]
 8014e8c:	4413      	add	r3, r2
 8014e8e:	b2ca      	uxtb	r2, r1
 8014e90:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8014e92:	687b      	ldr	r3, [r7, #4]
 8014e94:	681a      	ldr	r2, [r3, #0]
 8014e96:	89fb      	ldrh	r3, [r7, #14]
 8014e98:	1c59      	adds	r1, r3, #1
 8014e9a:	81f9      	strh	r1, [r7, #14]
 8014e9c:	4413      	add	r3, r2
 8014e9e:	687a      	ldr	r2, [r7, #4]
 8014ea0:	7b12      	ldrb	r2, [r2, #12]
 8014ea2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	89d9      	ldrh	r1, [r3, #14]
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	681a      	ldr	r2, [r3, #0]
 8014eac:	89fb      	ldrh	r3, [r7, #14]
 8014eae:	1c58      	adds	r0, r3, #1
 8014eb0:	81f8      	strh	r0, [r7, #14]
 8014eb2:	4413      	add	r3, r2
 8014eb4:	b2ca      	uxtb	r2, r1
 8014eb6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	89db      	ldrh	r3, [r3, #14]
 8014ebc:	0a1b      	lsrs	r3, r3, #8
 8014ebe:	b299      	uxth	r1, r3
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	681a      	ldr	r2, [r3, #0]
 8014ec4:	89fb      	ldrh	r3, [r7, #14]
 8014ec6:	1c58      	adds	r0, r3, #1
 8014ec8:	81f8      	strh	r0, [r7, #14]
 8014eca:	4413      	add	r3, r2
 8014ecc:	b2ca      	uxtb	r2, r1
 8014ece:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	681a      	ldr	r2, [r3, #0]
 8014ed4:	89fb      	ldrh	r3, [r7, #14]
 8014ed6:	18d0      	adds	r0, r2, r3
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	f103 0110 	add.w	r1, r3, #16
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	7b1b      	ldrb	r3, [r3, #12]
 8014ee2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014ee6:	b2db      	uxtb	r3, r3
 8014ee8:	b29b      	uxth	r3, r3
 8014eea:	461a      	mov	r2, r3
 8014eec:	f003 fe73 	bl	8018bd6 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	7b1b      	ldrb	r3, [r3, #12]
 8014ef4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014ef8:	b2db      	uxtb	r3, r3
 8014efa:	b29a      	uxth	r2, r3
 8014efc:	89fb      	ldrh	r3, [r7, #14]
 8014efe:	4413      	add	r3, r2
 8014f00:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	d009      	beq.n	8014f20 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	681a      	ldr	r2, [r3, #0]
 8014f10:	89fb      	ldrh	r3, [r7, #14]
 8014f12:	1c59      	adds	r1, r3, #1
 8014f14:	81f9      	strh	r1, [r7, #14]
 8014f16:	4413      	add	r3, r2
 8014f18:	687a      	ldr	r2, [r7, #4]
 8014f1a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8014f1e:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	681a      	ldr	r2, [r3, #0]
 8014f24:	89fb      	ldrh	r3, [r7, #14]
 8014f26:	18d0      	adds	r0, r2, r3
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014f32:	b29b      	uxth	r3, r3
 8014f34:	461a      	mov	r2, r3
 8014f36:	f003 fe4e 	bl	8018bd6 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8014f40:	b29a      	uxth	r2, r3
 8014f42:	89fb      	ldrh	r3, [r7, #14]
 8014f44:	4413      	add	r3, r2
 8014f46:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	681a      	ldr	r2, [r3, #0]
 8014f50:	89fb      	ldrh	r3, [r7, #14]
 8014f52:	1c58      	adds	r0, r3, #1
 8014f54:	81f8      	strh	r0, [r7, #14]
 8014f56:	4413      	add	r3, r2
 8014f58:	b2ca      	uxtb	r2, r1
 8014f5a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f60:	0a19      	lsrs	r1, r3, #8
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	681a      	ldr	r2, [r3, #0]
 8014f66:	89fb      	ldrh	r3, [r7, #14]
 8014f68:	1c58      	adds	r0, r3, #1
 8014f6a:	81f8      	strh	r0, [r7, #14]
 8014f6c:	4413      	add	r3, r2
 8014f6e:	b2ca      	uxtb	r2, r1
 8014f70:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f76:	0c19      	lsrs	r1, r3, #16
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	681a      	ldr	r2, [r3, #0]
 8014f7c:	89fb      	ldrh	r3, [r7, #14]
 8014f7e:	1c58      	adds	r0, r3, #1
 8014f80:	81f8      	strh	r0, [r7, #14]
 8014f82:	4413      	add	r3, r2
 8014f84:	b2ca      	uxtb	r2, r1
 8014f86:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f8c:	0e19      	lsrs	r1, r3, #24
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	681a      	ldr	r2, [r3, #0]
 8014f92:	89fb      	ldrh	r3, [r7, #14]
 8014f94:	1c58      	adds	r0, r3, #1
 8014f96:	81f8      	strh	r0, [r7, #14]
 8014f98:	4413      	add	r3, r2
 8014f9a:	b2ca      	uxtb	r2, r1
 8014f9c:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8014f9e:	89fb      	ldrh	r3, [r7, #14]
 8014fa0:	b2da      	uxtb	r2, r3
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8014fa6:	2300      	movs	r3, #0
}
 8014fa8:	4618      	mov	r0, r3
 8014faa:	3710      	adds	r7, #16
 8014fac:	46bd      	mov	sp, r7
 8014fae:	bd80      	pop	{r7, pc}

08014fb0 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8014fb0:	b480      	push	{r7}
 8014fb2:	b083      	sub	sp, #12
 8014fb4:	af00      	add	r7, sp, #0
 8014fb6:	4603      	mov	r3, r0
 8014fb8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014fba:	79fb      	ldrb	r3, [r7, #7]
 8014fbc:	2b05      	cmp	r3, #5
 8014fbe:	d002      	beq.n	8014fc6 <RegionIsActive+0x16>
 8014fc0:	2b08      	cmp	r3, #8
 8014fc2:	d002      	beq.n	8014fca <RegionIsActive+0x1a>
 8014fc4:	e003      	b.n	8014fce <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8014fc6:	2301      	movs	r3, #1
 8014fc8:	e002      	b.n	8014fd0 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8014fca:	2301      	movs	r3, #1
 8014fcc:	e000      	b.n	8014fd0 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8014fce:	2300      	movs	r3, #0
        }
    }
}
 8014fd0:	4618      	mov	r0, r3
 8014fd2:	370c      	adds	r7, #12
 8014fd4:	46bd      	mov	sp, r7
 8014fd6:	bc80      	pop	{r7}
 8014fd8:	4770      	bx	lr

08014fda <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8014fda:	b580      	push	{r7, lr}
 8014fdc:	b084      	sub	sp, #16
 8014fde:	af00      	add	r7, sp, #0
 8014fe0:	4603      	mov	r3, r0
 8014fe2:	6039      	str	r1, [r7, #0]
 8014fe4:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	60bb      	str	r3, [r7, #8]
    switch( region )
 8014fea:	79fb      	ldrb	r3, [r7, #7]
 8014fec:	2b05      	cmp	r3, #5
 8014fee:	d002      	beq.n	8014ff6 <RegionGetPhyParam+0x1c>
 8014ff0:	2b08      	cmp	r3, #8
 8014ff2:	d006      	beq.n	8015002 <RegionGetPhyParam+0x28>
 8014ff4:	e00b      	b.n	801500e <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8014ff6:	6838      	ldr	r0, [r7, #0]
 8014ff8:	f001 fad4 	bl	80165a4 <RegionEU868GetPhyParam>
 8014ffc:	4603      	mov	r3, r0
 8014ffe:	60fb      	str	r3, [r7, #12]
 8015000:	e007      	b.n	8015012 <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8015002:	6838      	ldr	r0, [r7, #0]
 8015004:	f002 fc4e 	bl	80178a4 <RegionUS915GetPhyParam>
 8015008:	4603      	mov	r3, r0
 801500a:	60fb      	str	r3, [r7, #12]
 801500c:	e001      	b.n	8015012 <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801500e:	68bb      	ldr	r3, [r7, #8]
 8015010:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8015012:	68fb      	ldr	r3, [r7, #12]
 8015014:	4618      	mov	r0, r3
 8015016:	3710      	adds	r7, #16
 8015018:	46bd      	mov	sp, r7
 801501a:	bd80      	pop	{r7, pc}

0801501c <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 801501c:	b580      	push	{r7, lr}
 801501e:	b082      	sub	sp, #8
 8015020:	af00      	add	r7, sp, #0
 8015022:	4603      	mov	r3, r0
 8015024:	6039      	str	r1, [r7, #0]
 8015026:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015028:	79fb      	ldrb	r3, [r7, #7]
 801502a:	2b05      	cmp	r3, #5
 801502c:	d002      	beq.n	8015034 <RegionSetBandTxDone+0x18>
 801502e:	2b08      	cmp	r3, #8
 8015030:	d004      	beq.n	801503c <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8015032:	e007      	b.n	8015044 <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 8015034:	6838      	ldr	r0, [r7, #0]
 8015036:	f001 fbfb 	bl	8016830 <RegionEU868SetBandTxDone>
 801503a:	e003      	b.n	8015044 <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 801503c:	6838      	ldr	r0, [r7, #0]
 801503e:	f002 fd8d 	bl	8017b5c <RegionUS915SetBandTxDone>
 8015042:	bf00      	nop
        }
    }
}
 8015044:	3708      	adds	r7, #8
 8015046:	46bd      	mov	sp, r7
 8015048:	bd80      	pop	{r7, pc}

0801504a <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801504a:	b580      	push	{r7, lr}
 801504c:	b082      	sub	sp, #8
 801504e:	af00      	add	r7, sp, #0
 8015050:	4603      	mov	r3, r0
 8015052:	6039      	str	r1, [r7, #0]
 8015054:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015056:	79fb      	ldrb	r3, [r7, #7]
 8015058:	2b05      	cmp	r3, #5
 801505a:	d002      	beq.n	8015062 <RegionInitDefaults+0x18>
 801505c:	2b08      	cmp	r3, #8
 801505e:	d004      	beq.n	801506a <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015060:	e007      	b.n	8015072 <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 8015062:	6838      	ldr	r0, [r7, #0]
 8015064:	f001 fc10 	bl	8016888 <RegionEU868InitDefaults>
 8015068:	e003      	b.n	8015072 <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 801506a:	6838      	ldr	r0, [r7, #0]
 801506c:	f002 fda2 	bl	8017bb4 <RegionUS915InitDefaults>
 8015070:	bf00      	nop
        }
    }
}
 8015072:	bf00      	nop
 8015074:	3708      	adds	r7, #8
 8015076:	46bd      	mov	sp, r7
 8015078:	bd80      	pop	{r7, pc}

0801507a <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801507a:	b580      	push	{r7, lr}
 801507c:	b082      	sub	sp, #8
 801507e:	af00      	add	r7, sp, #0
 8015080:	4603      	mov	r3, r0
 8015082:	6039      	str	r1, [r7, #0]
 8015084:	71fb      	strb	r3, [r7, #7]
 8015086:	4613      	mov	r3, r2
 8015088:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801508a:	79fb      	ldrb	r3, [r7, #7]
 801508c:	2b05      	cmp	r3, #5
 801508e:	d002      	beq.n	8015096 <RegionVerify+0x1c>
 8015090:	2b08      	cmp	r3, #8
 8015092:	d007      	beq.n	80150a4 <RegionVerify+0x2a>
 8015094:	e00d      	b.n	80150b2 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8015096:	79bb      	ldrb	r3, [r7, #6]
 8015098:	4619      	mov	r1, r3
 801509a:	6838      	ldr	r0, [r7, #0]
 801509c:	f001 fc92 	bl	80169c4 <RegionEU868Verify>
 80150a0:	4603      	mov	r3, r0
 80150a2:	e007      	b.n	80150b4 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 80150a4:	79bb      	ldrb	r3, [r7, #6]
 80150a6:	4619      	mov	r1, r3
 80150a8:	6838      	ldr	r0, [r7, #0]
 80150aa:	f002 feb5 	bl	8017e18 <RegionUS915Verify>
 80150ae:	4603      	mov	r3, r0
 80150b0:	e000      	b.n	80150b4 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 80150b2:	2300      	movs	r3, #0
        }
    }
}
 80150b4:	4618      	mov	r0, r3
 80150b6:	3708      	adds	r7, #8
 80150b8:	46bd      	mov	sp, r7
 80150ba:	bd80      	pop	{r7, pc}

080150bc <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 80150bc:	b580      	push	{r7, lr}
 80150be:	b082      	sub	sp, #8
 80150c0:	af00      	add	r7, sp, #0
 80150c2:	4603      	mov	r3, r0
 80150c4:	6039      	str	r1, [r7, #0]
 80150c6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80150c8:	79fb      	ldrb	r3, [r7, #7]
 80150ca:	2b05      	cmp	r3, #5
 80150cc:	d002      	beq.n	80150d4 <RegionApplyCFList+0x18>
 80150ce:	2b08      	cmp	r3, #8
 80150d0:	d004      	beq.n	80150dc <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 80150d2:	e007      	b.n	80150e4 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 80150d4:	6838      	ldr	r0, [r7, #0]
 80150d6:	f001 fcf1 	bl	8016abc <RegionEU868ApplyCFList>
 80150da:	e003      	b.n	80150e4 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 80150dc:	6838      	ldr	r0, [r7, #0]
 80150de:	f002 ff11 	bl	8017f04 <RegionUS915ApplyCFList>
 80150e2:	bf00      	nop
        }
    }
}
 80150e4:	bf00      	nop
 80150e6:	3708      	adds	r7, #8
 80150e8:	46bd      	mov	sp, r7
 80150ea:	bd80      	pop	{r7, pc}

080150ec <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b082      	sub	sp, #8
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	4603      	mov	r3, r0
 80150f4:	6039      	str	r1, [r7, #0]
 80150f6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80150f8:	79fb      	ldrb	r3, [r7, #7]
 80150fa:	2b05      	cmp	r3, #5
 80150fc:	d002      	beq.n	8015104 <RegionChanMaskSet+0x18>
 80150fe:	2b08      	cmp	r3, #8
 8015100:	d005      	beq.n	801510e <RegionChanMaskSet+0x22>
 8015102:	e009      	b.n	8015118 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8015104:	6838      	ldr	r0, [r7, #0]
 8015106:	f001 fd4d 	bl	8016ba4 <RegionEU868ChanMaskSet>
 801510a:	4603      	mov	r3, r0
 801510c:	e005      	b.n	801511a <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 801510e:	6838      	ldr	r0, [r7, #0]
 8015110:	f002 ff6c 	bl	8017fec <RegionUS915ChanMaskSet>
 8015114:	4603      	mov	r3, r0
 8015116:	e000      	b.n	801511a <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8015118:	2300      	movs	r3, #0
        }
    }
}
 801511a:	4618      	mov	r0, r3
 801511c:	3708      	adds	r7, #8
 801511e:	46bd      	mov	sp, r7
 8015120:	bd80      	pop	{r7, pc}

08015122 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8015122:	b580      	push	{r7, lr}
 8015124:	b082      	sub	sp, #8
 8015126:	af00      	add	r7, sp, #0
 8015128:	603b      	str	r3, [r7, #0]
 801512a:	4603      	mov	r3, r0
 801512c:	71fb      	strb	r3, [r7, #7]
 801512e:	460b      	mov	r3, r1
 8015130:	71bb      	strb	r3, [r7, #6]
 8015132:	4613      	mov	r3, r2
 8015134:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015136:	79fb      	ldrb	r3, [r7, #7]
 8015138:	2b05      	cmp	r3, #5
 801513a:	d002      	beq.n	8015142 <RegionComputeRxWindowParameters+0x20>
 801513c:	2b08      	cmp	r3, #8
 801513e:	d008      	beq.n	8015152 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8015140:	e00f      	b.n	8015162 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015142:	7979      	ldrb	r1, [r7, #5]
 8015144:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015148:	693b      	ldr	r3, [r7, #16]
 801514a:	683a      	ldr	r2, [r7, #0]
 801514c:	f001 fd54 	bl	8016bf8 <RegionEU868ComputeRxWindowParameters>
 8015150:	e007      	b.n	8015162 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015152:	7979      	ldrb	r1, [r7, #5]
 8015154:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015158:	693b      	ldr	r3, [r7, #16]
 801515a:	683a      	ldr	r2, [r7, #0]
 801515c:	f002 ffae 	bl	80180bc <RegionUS915ComputeRxWindowParameters>
 8015160:	bf00      	nop
        }
    }
}
 8015162:	bf00      	nop
 8015164:	3708      	adds	r7, #8
 8015166:	46bd      	mov	sp, r7
 8015168:	bd80      	pop	{r7, pc}

0801516a <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801516a:	b580      	push	{r7, lr}
 801516c:	b084      	sub	sp, #16
 801516e:	af00      	add	r7, sp, #0
 8015170:	4603      	mov	r3, r0
 8015172:	60b9      	str	r1, [r7, #8]
 8015174:	607a      	str	r2, [r7, #4]
 8015176:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015178:	7bfb      	ldrb	r3, [r7, #15]
 801517a:	2b05      	cmp	r3, #5
 801517c:	d002      	beq.n	8015184 <RegionRxConfig+0x1a>
 801517e:	2b08      	cmp	r3, #8
 8015180:	d006      	beq.n	8015190 <RegionRxConfig+0x26>
 8015182:	e00b      	b.n	801519c <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8015184:	6879      	ldr	r1, [r7, #4]
 8015186:	68b8      	ldr	r0, [r7, #8]
 8015188:	f001 fd90 	bl	8016cac <RegionEU868RxConfig>
 801518c:	4603      	mov	r3, r0
 801518e:	e006      	b.n	801519e <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8015190:	6879      	ldr	r1, [r7, #4]
 8015192:	68b8      	ldr	r0, [r7, #8]
 8015194:	f002 ffdc 	bl	8018150 <RegionUS915RxConfig>
 8015198:	4603      	mov	r3, r0
 801519a:	e000      	b.n	801519e <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 801519c:	2300      	movs	r3, #0
        }
    }
}
 801519e:	4618      	mov	r0, r3
 80151a0:	3710      	adds	r7, #16
 80151a2:	46bd      	mov	sp, r7
 80151a4:	bd80      	pop	{r7, pc}

080151a6 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80151a6:	b580      	push	{r7, lr}
 80151a8:	b084      	sub	sp, #16
 80151aa:	af00      	add	r7, sp, #0
 80151ac:	60b9      	str	r1, [r7, #8]
 80151ae:	607a      	str	r2, [r7, #4]
 80151b0:	603b      	str	r3, [r7, #0]
 80151b2:	4603      	mov	r3, r0
 80151b4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80151b6:	7bfb      	ldrb	r3, [r7, #15]
 80151b8:	2b05      	cmp	r3, #5
 80151ba:	d002      	beq.n	80151c2 <RegionTxConfig+0x1c>
 80151bc:	2b08      	cmp	r3, #8
 80151be:	d007      	beq.n	80151d0 <RegionTxConfig+0x2a>
 80151c0:	e00d      	b.n	80151de <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 80151c2:	683a      	ldr	r2, [r7, #0]
 80151c4:	6879      	ldr	r1, [r7, #4]
 80151c6:	68b8      	ldr	r0, [r7, #8]
 80151c8:	f001 fe40 	bl	8016e4c <RegionEU868TxConfig>
 80151cc:	4603      	mov	r3, r0
 80151ce:	e007      	b.n	80151e0 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 80151d0:	683a      	ldr	r2, [r7, #0]
 80151d2:	6879      	ldr	r1, [r7, #4]
 80151d4:	68b8      	ldr	r0, [r7, #8]
 80151d6:	f003 f83f 	bl	8018258 <RegionUS915TxConfig>
 80151da:	4603      	mov	r3, r0
 80151dc:	e000      	b.n	80151e0 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80151de:	2300      	movs	r3, #0
        }
    }
}
 80151e0:	4618      	mov	r0, r3
 80151e2:	3710      	adds	r7, #16
 80151e4:	46bd      	mov	sp, r7
 80151e6:	bd80      	pop	{r7, pc}

080151e8 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80151e8:	b580      	push	{r7, lr}
 80151ea:	b086      	sub	sp, #24
 80151ec:	af02      	add	r7, sp, #8
 80151ee:	60b9      	str	r1, [r7, #8]
 80151f0:	607a      	str	r2, [r7, #4]
 80151f2:	603b      	str	r3, [r7, #0]
 80151f4:	4603      	mov	r3, r0
 80151f6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80151f8:	7bfb      	ldrb	r3, [r7, #15]
 80151fa:	2b05      	cmp	r3, #5
 80151fc:	d002      	beq.n	8015204 <RegionLinkAdrReq+0x1c>
 80151fe:	2b08      	cmp	r3, #8
 8015200:	d00a      	beq.n	8015218 <RegionLinkAdrReq+0x30>
 8015202:	e013      	b.n	801522c <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8015204:	69fb      	ldr	r3, [r7, #28]
 8015206:	9300      	str	r3, [sp, #0]
 8015208:	69bb      	ldr	r3, [r7, #24]
 801520a:	683a      	ldr	r2, [r7, #0]
 801520c:	6879      	ldr	r1, [r7, #4]
 801520e:	68b8      	ldr	r0, [r7, #8]
 8015210:	f001 feec 	bl	8016fec <RegionEU868LinkAdrReq>
 8015214:	4603      	mov	r3, r0
 8015216:	e00a      	b.n	801522e <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8015218:	69fb      	ldr	r3, [r7, #28]
 801521a:	9300      	str	r3, [sp, #0]
 801521c:	69bb      	ldr	r3, [r7, #24]
 801521e:	683a      	ldr	r2, [r7, #0]
 8015220:	6879      	ldr	r1, [r7, #4]
 8015222:	68b8      	ldr	r0, [r7, #8]
 8015224:	f003 f8c2 	bl	80183ac <RegionUS915LinkAdrReq>
 8015228:	4603      	mov	r3, r0
 801522a:	e000      	b.n	801522e <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 801522c:	2300      	movs	r3, #0
        }
    }
}
 801522e:	4618      	mov	r0, r3
 8015230:	3710      	adds	r7, #16
 8015232:	46bd      	mov	sp, r7
 8015234:	bd80      	pop	{r7, pc}

08015236 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015236:	b580      	push	{r7, lr}
 8015238:	b082      	sub	sp, #8
 801523a:	af00      	add	r7, sp, #0
 801523c:	4603      	mov	r3, r0
 801523e:	6039      	str	r1, [r7, #0]
 8015240:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015242:	79fb      	ldrb	r3, [r7, #7]
 8015244:	2b05      	cmp	r3, #5
 8015246:	d002      	beq.n	801524e <RegionRxParamSetupReq+0x18>
 8015248:	2b08      	cmp	r3, #8
 801524a:	d005      	beq.n	8015258 <RegionRxParamSetupReq+0x22>
 801524c:	e009      	b.n	8015262 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 801524e:	6838      	ldr	r0, [r7, #0]
 8015250:	f001 ffee 	bl	8017230 <RegionEU868RxParamSetupReq>
 8015254:	4603      	mov	r3, r0
 8015256:	e005      	b.n	8015264 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8015258:	6838      	ldr	r0, [r7, #0]
 801525a:	f003 fac1 	bl	80187e0 <RegionUS915RxParamSetupReq>
 801525e:	4603      	mov	r3, r0
 8015260:	e000      	b.n	8015264 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015262:	2300      	movs	r3, #0
        }
    }
}
 8015264:	4618      	mov	r0, r3
 8015266:	3708      	adds	r7, #8
 8015268:	46bd      	mov	sp, r7
 801526a:	bd80      	pop	{r7, pc}

0801526c <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 801526c:	b580      	push	{r7, lr}
 801526e:	b082      	sub	sp, #8
 8015270:	af00      	add	r7, sp, #0
 8015272:	4603      	mov	r3, r0
 8015274:	6039      	str	r1, [r7, #0]
 8015276:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015278:	79fb      	ldrb	r3, [r7, #7]
 801527a:	2b05      	cmp	r3, #5
 801527c:	d002      	beq.n	8015284 <RegionNewChannelReq+0x18>
 801527e:	2b08      	cmp	r3, #8
 8015280:	d005      	beq.n	801528e <RegionNewChannelReq+0x22>
 8015282:	e009      	b.n	8015298 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8015284:	6838      	ldr	r0, [r7, #0]
 8015286:	f002 f811 	bl	80172ac <RegionEU868NewChannelReq>
 801528a:	4603      	mov	r3, r0
 801528c:	e005      	b.n	801529a <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 801528e:	6838      	ldr	r0, [r7, #0]
 8015290:	f003 faf2 	bl	8018878 <RegionUS915NewChannelReq>
 8015294:	4603      	mov	r3, r0
 8015296:	e000      	b.n	801529a <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015298:	2300      	movs	r3, #0
        }
    }
}
 801529a:	4618      	mov	r0, r3
 801529c:	3708      	adds	r7, #8
 801529e:	46bd      	mov	sp, r7
 80152a0:	bd80      	pop	{r7, pc}

080152a2 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80152a2:	b580      	push	{r7, lr}
 80152a4:	b082      	sub	sp, #8
 80152a6:	af00      	add	r7, sp, #0
 80152a8:	4603      	mov	r3, r0
 80152aa:	6039      	str	r1, [r7, #0]
 80152ac:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80152ae:	79fb      	ldrb	r3, [r7, #7]
 80152b0:	2b05      	cmp	r3, #5
 80152b2:	d002      	beq.n	80152ba <RegionTxParamSetupReq+0x18>
 80152b4:	2b08      	cmp	r3, #8
 80152b6:	d005      	beq.n	80152c4 <RegionTxParamSetupReq+0x22>
 80152b8:	e009      	b.n	80152ce <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 80152ba:	6838      	ldr	r0, [r7, #0]
 80152bc:	f002 f854 	bl	8017368 <RegionEU868TxParamSetupReq>
 80152c0:	4603      	mov	r3, r0
 80152c2:	e005      	b.n	80152d0 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 80152c4:	6838      	ldr	r0, [r7, #0]
 80152c6:	f003 fae2 	bl	801888e <RegionUS915TxParamSetupReq>
 80152ca:	4603      	mov	r3, r0
 80152cc:	e000      	b.n	80152d0 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80152ce:	2300      	movs	r3, #0
        }
    }
}
 80152d0:	4618      	mov	r0, r3
 80152d2:	3708      	adds	r7, #8
 80152d4:	46bd      	mov	sp, r7
 80152d6:	bd80      	pop	{r7, pc}

080152d8 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 80152d8:	b580      	push	{r7, lr}
 80152da:	b082      	sub	sp, #8
 80152dc:	af00      	add	r7, sp, #0
 80152de:	4603      	mov	r3, r0
 80152e0:	6039      	str	r1, [r7, #0]
 80152e2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80152e4:	79fb      	ldrb	r3, [r7, #7]
 80152e6:	2b05      	cmp	r3, #5
 80152e8:	d002      	beq.n	80152f0 <RegionDlChannelReq+0x18>
 80152ea:	2b08      	cmp	r3, #8
 80152ec:	d005      	beq.n	80152fa <RegionDlChannelReq+0x22>
 80152ee:	e009      	b.n	8015304 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 80152f0:	6838      	ldr	r0, [r7, #0]
 80152f2:	f002 f845 	bl	8017380 <RegionEU868DlChannelReq>
 80152f6:	4603      	mov	r3, r0
 80152f8:	e005      	b.n	8015306 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 80152fa:	6838      	ldr	r0, [r7, #0]
 80152fc:	f003 fad2 	bl	80188a4 <RegionUS915DlChannelReq>
 8015300:	4603      	mov	r3, r0
 8015302:	e000      	b.n	8015306 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015304:	2300      	movs	r3, #0
        }
    }
}
 8015306:	4618      	mov	r0, r3
 8015308:	3708      	adds	r7, #8
 801530a:	46bd      	mov	sp, r7
 801530c:	bd80      	pop	{r7, pc}

0801530e <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 801530e:	b580      	push	{r7, lr}
 8015310:	b082      	sub	sp, #8
 8015312:	af00      	add	r7, sp, #0
 8015314:	4603      	mov	r3, r0
 8015316:	71fb      	strb	r3, [r7, #7]
 8015318:	460b      	mov	r3, r1
 801531a:	71bb      	strb	r3, [r7, #6]
 801531c:	4613      	mov	r3, r2
 801531e:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015320:	79fb      	ldrb	r3, [r7, #7]
 8015322:	2b05      	cmp	r3, #5
 8015324:	d002      	beq.n	801532c <RegionAlternateDr+0x1e>
 8015326:	2b08      	cmp	r3, #8
 8015328:	d009      	beq.n	801533e <RegionAlternateDr+0x30>
 801532a:	e011      	b.n	8015350 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 801532c:	797a      	ldrb	r2, [r7, #5]
 801532e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015332:	4611      	mov	r1, r2
 8015334:	4618      	mov	r0, r3
 8015336:	f002 f867 	bl	8017408 <RegionEU868AlternateDr>
 801533a:	4603      	mov	r3, r0
 801533c:	e009      	b.n	8015352 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 801533e:	797a      	ldrb	r2, [r7, #5]
 8015340:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015344:	4611      	mov	r1, r2
 8015346:	4618      	mov	r0, r3
 8015348:	f003 fab8 	bl	80188bc <RegionUS915AlternateDr>
 801534c:	4603      	mov	r3, r0
 801534e:	e000      	b.n	8015352 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8015350:	2300      	movs	r3, #0
        }
    }
}
 8015352:	4618      	mov	r0, r3
 8015354:	3708      	adds	r7, #8
 8015356:	46bd      	mov	sp, r7
 8015358:	bd80      	pop	{r7, pc}

0801535a <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801535a:	b580      	push	{r7, lr}
 801535c:	b084      	sub	sp, #16
 801535e:	af00      	add	r7, sp, #0
 8015360:	60b9      	str	r1, [r7, #8]
 8015362:	607a      	str	r2, [r7, #4]
 8015364:	603b      	str	r3, [r7, #0]
 8015366:	4603      	mov	r3, r0
 8015368:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801536a:	7bfb      	ldrb	r3, [r7, #15]
 801536c:	2b05      	cmp	r3, #5
 801536e:	d002      	beq.n	8015376 <RegionNextChannel+0x1c>
 8015370:	2b08      	cmp	r3, #8
 8015372:	d008      	beq.n	8015386 <RegionNextChannel+0x2c>
 8015374:	e00f      	b.n	8015396 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8015376:	69bb      	ldr	r3, [r7, #24]
 8015378:	683a      	ldr	r2, [r7, #0]
 801537a:	6879      	ldr	r1, [r7, #4]
 801537c:	68b8      	ldr	r0, [r7, #8]
 801537e:	f002 f853 	bl	8017428 <RegionEU868NextChannel>
 8015382:	4603      	mov	r3, r0
 8015384:	e008      	b.n	8015398 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8015386:	69bb      	ldr	r3, [r7, #24]
 8015388:	683a      	ldr	r2, [r7, #0]
 801538a:	6879      	ldr	r1, [r7, #4]
 801538c:	68b8      	ldr	r0, [r7, #8]
 801538e:	f003 facb 	bl	8018928 <RegionUS915NextChannel>
 8015392:	4603      	mov	r3, r0
 8015394:	e000      	b.n	8015398 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8015396:	2309      	movs	r3, #9
        }
    }
}
 8015398:	4618      	mov	r0, r3
 801539a:	3710      	adds	r7, #16
 801539c:	46bd      	mov	sp, r7
 801539e:	bd80      	pop	{r7, pc}

080153a0 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80153a0:	b590      	push	{r4, r7, lr}
 80153a2:	b083      	sub	sp, #12
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	4604      	mov	r4, r0
 80153a8:	4608      	mov	r0, r1
 80153aa:	4611      	mov	r1, r2
 80153ac:	461a      	mov	r2, r3
 80153ae:	4623      	mov	r3, r4
 80153b0:	71fb      	strb	r3, [r7, #7]
 80153b2:	4603      	mov	r3, r0
 80153b4:	71bb      	strb	r3, [r7, #6]
 80153b6:	460b      	mov	r3, r1
 80153b8:	717b      	strb	r3, [r7, #5]
 80153ba:	4613      	mov	r3, r2
 80153bc:	713b      	strb	r3, [r7, #4]
    switch( region )
 80153be:	79fb      	ldrb	r3, [r7, #7]
 80153c0:	2b05      	cmp	r3, #5
 80153c2:	d002      	beq.n	80153ca <RegionApplyDrOffset+0x2a>
 80153c4:	2b08      	cmp	r3, #8
 80153c6:	d00a      	beq.n	80153de <RegionApplyDrOffset+0x3e>
 80153c8:	e013      	b.n	80153f2 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 80153ca:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80153ce:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80153d2:	79bb      	ldrb	r3, [r7, #6]
 80153d4:	4618      	mov	r0, r3
 80153d6:	f002 f9a1 	bl	801771c <RegionEU868ApplyDrOffset>
 80153da:	4603      	mov	r3, r0
 80153dc:	e00a      	b.n	80153f4 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 80153de:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80153e2:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80153e6:	79bb      	ldrb	r3, [r7, #6]
 80153e8:	4618      	mov	r0, r3
 80153ea:	f003 fb8b 	bl	8018b04 <RegionUS915ApplyDrOffset>
 80153ee:	4603      	mov	r3, r0
 80153f0:	e000      	b.n	80153f4 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80153f2:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 80153f4:	4618      	mov	r0, r3
 80153f6:	370c      	adds	r7, #12
 80153f8:	46bd      	mov	sp, r7
 80153fa:	bd90      	pop	{r4, r7, pc}

080153fc <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 80153fc:	b480      	push	{r7}
 80153fe:	b083      	sub	sp, #12
 8015400:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8015402:	4b04      	ldr	r3, [pc, #16]	; (8015414 <RegionGetVersion+0x18>)
 8015404:	607b      	str	r3, [r7, #4]

    return version;
 8015406:	687b      	ldr	r3, [r7, #4]
}
 8015408:	4618      	mov	r0, r3
 801540a:	370c      	adds	r7, #12
 801540c:	46bd      	mov	sp, r7
 801540e:	bc80      	pop	{r7}
 8015410:	4770      	bx	lr
 8015412:	bf00      	nop
 8015414:	02010001 	.word	0x02010001

08015418 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8015418:	b480      	push	{r7}
 801541a:	b087      	sub	sp, #28
 801541c:	af00      	add	r7, sp, #0
 801541e:	4603      	mov	r3, r0
 8015420:	60b9      	str	r1, [r7, #8]
 8015422:	607a      	str	r2, [r7, #4]
 8015424:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8015426:	68bb      	ldr	r3, [r7, #8]
 8015428:	2b00      	cmp	r3, #0
 801542a:	d002      	beq.n	8015432 <FindAvailable125kHzChannels+0x1a>
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d101      	bne.n	8015436 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015432:	2303      	movs	r3, #3
 8015434:	e021      	b.n	801547a <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	2200      	movs	r2, #0
 801543a:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801543c:	2300      	movs	r3, #0
 801543e:	75fb      	strb	r3, [r7, #23]
 8015440:	e017      	b.n	8015472 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8015442:	89fa      	ldrh	r2, [r7, #14]
 8015444:	7dfb      	ldrb	r3, [r7, #23]
 8015446:	fa42 f303 	asr.w	r3, r2, r3
 801544a:	f003 0301 	and.w	r3, r3, #1
 801544e:	2b00      	cmp	r3, #0
 8015450:	d00c      	beq.n	801546c <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	781b      	ldrb	r3, [r3, #0]
 8015456:	461a      	mov	r2, r3
 8015458:	68bb      	ldr	r3, [r7, #8]
 801545a:	4413      	add	r3, r2
 801545c:	7dfa      	ldrb	r2, [r7, #23]
 801545e:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	781b      	ldrb	r3, [r3, #0]
 8015464:	3301      	adds	r3, #1
 8015466:	b2da      	uxtb	r2, r3
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801546c:	7dfb      	ldrb	r3, [r7, #23]
 801546e:	3301      	adds	r3, #1
 8015470:	75fb      	strb	r3, [r7, #23]
 8015472:	7dfb      	ldrb	r3, [r7, #23]
 8015474:	2b07      	cmp	r3, #7
 8015476:	d9e4      	bls.n	8015442 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8015478:	2300      	movs	r3, #0
}
 801547a:	4618      	mov	r0, r3
 801547c:	371c      	adds	r7, #28
 801547e:	46bd      	mov	sp, r7
 8015480:	bc80      	pop	{r7}
 8015482:	4770      	bx	lr

08015484 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8015484:	b590      	push	{r4, r7, lr}
 8015486:	b089      	sub	sp, #36	; 0x24
 8015488:	af00      	add	r7, sp, #0
 801548a:	60f8      	str	r0, [r7, #12]
 801548c:	60b9      	str	r1, [r7, #8]
 801548e:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8015490:	2300      	movs	r3, #0
 8015492:	617b      	str	r3, [r7, #20]
 8015494:	2300      	movs	r3, #0
 8015496:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 8015498:	2300      	movs	r3, #0
 801549a:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d005      	beq.n	80154ae <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 80154a2:	68bb      	ldr	r3, [r7, #8]
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d002      	beq.n	80154ae <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d101      	bne.n	80154b2 <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80154ae:	2303      	movs	r3, #3
 80154b0:	e055      	b.n	801555e <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 80154b2:	68bb      	ldr	r3, [r7, #8]
 80154b4:	781b      	ldrb	r3, [r3, #0]
 80154b6:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 80154b8:	7f7b      	ldrb	r3, [r7, #29]
 80154ba:	085b      	lsrs	r3, r3, #1
 80154bc:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 80154be:	7f7b      	ldrb	r3, [r7, #29]
 80154c0:	f003 0301 	and.w	r3, r3, #1
 80154c4:	b2db      	uxtb	r3, r3
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d107      	bne.n	80154da <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 80154ca:	7f3b      	ldrb	r3, [r7, #28]
 80154cc:	005b      	lsls	r3, r3, #1
 80154ce:	68fa      	ldr	r2, [r7, #12]
 80154d0:	4413      	add	r3, r2
 80154d2:	881b      	ldrh	r3, [r3, #0]
 80154d4:	b2db      	uxtb	r3, r3
 80154d6:	83fb      	strh	r3, [r7, #30]
 80154d8:	e006      	b.n	80154e8 <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 80154da:	7f3b      	ldrb	r3, [r7, #28]
 80154dc:	005b      	lsls	r3, r3, #1
 80154de:	68fa      	ldr	r2, [r7, #12]
 80154e0:	4413      	add	r3, r2
 80154e2:	881b      	ldrh	r3, [r3, #0]
 80154e4:	0a1b      	lsrs	r3, r3, #8
 80154e6:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80154e8:	f107 0213 	add.w	r2, r7, #19
 80154ec:	f107 0114 	add.w	r1, r7, #20
 80154f0:	8bfb      	ldrh	r3, [r7, #30]
 80154f2:	4618      	mov	r0, r3
 80154f4:	f7ff ff90 	bl	8015418 <FindAvailable125kHzChannels>
 80154f8:	4603      	mov	r3, r0
 80154fa:	2b03      	cmp	r3, #3
 80154fc:	d101      	bne.n	8015502 <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80154fe:	2303      	movs	r3, #3
 8015500:	e02d      	b.n	801555e <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 8015502:	7cfb      	ldrb	r3, [r7, #19]
 8015504:	2b00      	cmp	r3, #0
 8015506:	d011      	beq.n	801552c <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8015508:	7f7b      	ldrb	r3, [r7, #29]
 801550a:	00db      	lsls	r3, r3, #3
 801550c:	b2dc      	uxtb	r4, r3
 801550e:	7cfb      	ldrb	r3, [r7, #19]
 8015510:	3b01      	subs	r3, #1
 8015512:	4619      	mov	r1, r3
 8015514:	2000      	movs	r0, #0
 8015516:	f003 fb47 	bl	8018ba8 <randr>
 801551a:	4603      	mov	r3, r0
 801551c:	3320      	adds	r3, #32
 801551e:	443b      	add	r3, r7
 8015520:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8015524:	4423      	add	r3, r4
 8015526:	b2da      	uxtb	r2, r3
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 801552c:	7f7b      	ldrb	r3, [r7, #29]
 801552e:	3301      	adds	r3, #1
 8015530:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8015532:	7f7b      	ldrb	r3, [r7, #29]
 8015534:	2b07      	cmp	r3, #7
 8015536:	d901      	bls.n	801553c <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 8015538:	2300      	movs	r3, #0
 801553a:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 801553c:	7cfb      	ldrb	r3, [r7, #19]
 801553e:	2b00      	cmp	r3, #0
 8015540:	d104      	bne.n	801554c <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 8015542:	68bb      	ldr	r3, [r7, #8]
 8015544:	781b      	ldrb	r3, [r3, #0]
 8015546:	7f7a      	ldrb	r2, [r7, #29]
 8015548:	429a      	cmp	r2, r3
 801554a:	d1b5      	bne.n	80154b8 <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 801554c:	7cfb      	ldrb	r3, [r7, #19]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d004      	beq.n	801555c <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 8015552:	68bb      	ldr	r3, [r7, #8]
 8015554:	7f7a      	ldrb	r2, [r7, #29]
 8015556:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8015558:	2300      	movs	r3, #0
 801555a:	e000      	b.n	801555e <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 801555c:	2303      	movs	r3, #3
}
 801555e:	4618      	mov	r0, r3
 8015560:	3724      	adds	r7, #36	; 0x24
 8015562:	46bd      	mov	sp, r7
 8015564:	bd90      	pop	{r4, r7, pc}

08015566 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8015566:	b480      	push	{r7}
 8015568:	b085      	sub	sp, #20
 801556a:	af00      	add	r7, sp, #0
 801556c:	4603      	mov	r3, r0
 801556e:	60b9      	str	r1, [r7, #8]
 8015570:	607a      	str	r2, [r7, #4]
 8015572:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8015574:	7bfb      	ldrb	r3, [r7, #15]
 8015576:	687a      	ldr	r2, [r7, #4]
 8015578:	fb03 f202 	mul.w	r2, r3, r2
 801557c:	68bb      	ldr	r3, [r7, #8]
 801557e:	4413      	add	r3, r2
}
 8015580:	4618      	mov	r0, r3
 8015582:	3714      	adds	r7, #20
 8015584:	46bd      	mov	sp, r7
 8015586:	bc80      	pop	{r7}
 8015588:	4770      	bx	lr

0801558a <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801558a:	b480      	push	{r7}
 801558c:	b087      	sub	sp, #28
 801558e:	af00      	add	r7, sp, #0
 8015590:	60f8      	str	r0, [r7, #12]
 8015592:	4608      	mov	r0, r1
 8015594:	4639      	mov	r1, r7
 8015596:	e881 000c 	stmia.w	r1, {r2, r3}
 801559a:	4603      	mov	r3, r0
 801559c:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	881b      	ldrh	r3, [r3, #0]
 80155a2:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 80155a4:	7afb      	ldrb	r3, [r7, #11]
 80155a6:	f083 0301 	eor.w	r3, r3, #1
 80155aa:	b2db      	uxtb	r3, r3
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d01b      	beq.n	80155e8 <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 80155b0:	f242 7310 	movw	r3, #10000	; 0x2710
 80155b4:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 80155b6:	683b      	ldr	r3, [r7, #0]
 80155b8:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80155bc:	d202      	bcs.n	80155c4 <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 80155be:	2364      	movs	r3, #100	; 0x64
 80155c0:	82bb      	strh	r3, [r7, #20]
 80155c2:	e00b      	b.n	80155dc <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80155c4:	683b      	ldr	r3, [r7, #0]
 80155c6:	f649 22af 	movw	r2, #39599	; 0x9aaf
 80155ca:	4293      	cmp	r3, r2
 80155cc:	d803      	bhi.n	80155d6 <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 80155ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80155d2:	82bb      	strh	r3, [r7, #20]
 80155d4:	e002      	b.n	80155dc <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 80155d6:	f242 7310 	movw	r3, #10000	; 0x2710
 80155da:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80155dc:	8aba      	ldrh	r2, [r7, #20]
 80155de:	8afb      	ldrh	r3, [r7, #22]
 80155e0:	4293      	cmp	r3, r2
 80155e2:	bf38      	it	cc
 80155e4:	4613      	movcc	r3, r2
 80155e6:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 80155e8:	8afb      	ldrh	r3, [r7, #22]
 80155ea:	2b00      	cmp	r3, #0
 80155ec:	d101      	bne.n	80155f2 <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 80155ee:	2301      	movs	r3, #1
 80155f0:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 80155f2:	8afb      	ldrh	r3, [r7, #22]
}
 80155f4:	4618      	mov	r0, r3
 80155f6:	371c      	adds	r7, #28
 80155f8:	46bd      	mov	sp, r7
 80155fa:	bc80      	pop	{r7}
 80155fc:	4770      	bx	lr
	...

08015600 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8015600:	b580      	push	{r7, lr}
 8015602:	b08e      	sub	sp, #56	; 0x38
 8015604:	af02      	add	r7, sp, #8
 8015606:	60f8      	str	r0, [r7, #12]
 8015608:	4608      	mov	r0, r1
 801560a:	4639      	mov	r1, r7
 801560c:	e881 000c 	stmia.w	r1, {r2, r3}
 8015610:	4603      	mov	r3, r0
 8015612:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8015614:	68fb      	ldr	r3, [r7, #12]
 8015616:	881b      	ldrh	r3, [r3, #0]
 8015618:	857b      	strh	r3, [r7, #42]	; 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801561a:	4b4b      	ldr	r3, [pc, #300]	; (8015748 <SetMaxTimeCredits+0x148>)
 801561c:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 801561e:	463b      	mov	r3, r7
 8015620:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015624:	f006 fed8 	bl	801c3d8 <SysTimeToMs>
 8015628:	6278      	str	r0, [r7, #36]	; 0x24
    SysTime_t timeDiff = { 0 };
 801562a:	f107 0314 	add.w	r3, r7, #20
 801562e:	2200      	movs	r2, #0
 8015630:	601a      	str	r2, [r3, #0]
 8015632:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8015634:	7af9      	ldrb	r1, [r7, #11]
 8015636:	463b      	mov	r3, r7
 8015638:	cb0c      	ldmia	r3, {r2, r3}
 801563a:	68f8      	ldr	r0, [r7, #12]
 801563c:	f7ff ffa5 	bl	801558a <GetDutyCycle>
 8015640:	4603      	mov	r3, r0
 8015642:	857b      	strh	r3, [r7, #42]	; 0x2a

    if( joined == false )
 8015644:	7afb      	ldrb	r3, [r7, #11]
 8015646:	f083 0301 	eor.w	r3, r3, #1
 801564a:	b2db      	uxtb	r3, r3
 801564c:	2b00      	cmp	r3, #0
 801564e:	d062      	beq.n	8015716 <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8015650:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8015652:	2b64      	cmp	r3, #100	; 0x64
 8015654:	d105      	bne.n	8015662 <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8015656:	4b3c      	ldr	r3, [pc, #240]	; (8015748 <SetMaxTimeCredits+0x148>)
 8015658:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801565a:	68fb      	ldr	r3, [r7, #12]
 801565c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801565e:	609a      	str	r2, [r3, #8]
 8015660:	e00b      	b.n	801567a <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8015662:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8015664:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015668:	d105      	bne.n	8015676 <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 801566a:	4b38      	ldr	r3, [pc, #224]	; (801574c <SetMaxTimeCredits+0x14c>)
 801566c:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801566e:	68fb      	ldr	r3, [r7, #12]
 8015670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015672:	609a      	str	r2, [r3, #8]
 8015674:	e001      	b.n	801567a <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 8015676:	4b36      	ldr	r3, [pc, #216]	; (8015750 <SetMaxTimeCredits+0x150>)
 8015678:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 801567a:	68fb      	ldr	r3, [r7, #12]
 801567c:	689a      	ldr	r2, [r3, #8]
 801567e:	f107 031c 	add.w	r3, r7, #28
 8015682:	4611      	mov	r1, r2
 8015684:	4618      	mov	r0, r3
 8015686:	f006 fecf 	bl	801c428 <SysTimeFromMs>
 801568a:	f107 0014 	add.w	r0, r7, #20
 801568e:	6a3b      	ldr	r3, [r7, #32]
 8015690:	9300      	str	r3, [sp, #0]
 8015692:	69fb      	ldr	r3, [r7, #28]
 8015694:	463a      	mov	r2, r7
 8015696:	ca06      	ldmia	r2, {r1, r2}
 8015698:	f006 fddf 	bl	801c25a <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 801569c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80156a0:	f083 0301 	eor.w	r3, r3, #1
 80156a4:	b2db      	uxtb	r3, r3
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d006      	beq.n	80156b8 <SetMaxTimeCredits+0xb8>
 80156aa:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80156ae:	f083 0301 	eor.w	r3, r3, #1
 80156b2:	b2db      	uxtb	r3, r3
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	d108      	bne.n	80156ca <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 80156b8:	68fb      	ldr	r3, [r7, #12]
 80156ba:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 80156bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80156be:	429a      	cmp	r2, r3
 80156c0:	d103      	bne.n	80156ca <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 80156c2:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 80156c4:	4a23      	ldr	r2, [pc, #140]	; (8015754 <SetMaxTimeCredits+0x154>)
 80156c6:	4293      	cmp	r3, r2
 80156c8:	d92f      	bls.n	801572a <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80156ce:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80156d0:	683b      	ldr	r3, [r7, #0]
 80156d2:	4a21      	ldr	r2, [pc, #132]	; (8015758 <SetMaxTimeCredits+0x158>)
 80156d4:	4293      	cmp	r3, r2
 80156d6:	d928      	bls.n	801572a <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 80156d8:	683b      	ldr	r3, [r7, #0]
 80156da:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 80156de:	3b30      	subs	r3, #48	; 0x30
 80156e0:	4a1e      	ldr	r2, [pc, #120]	; (801575c <SetMaxTimeCredits+0x15c>)
 80156e2:	fba2 2303 	umull	r2, r3, r2, r3
 80156e6:	0c1b      	lsrs	r3, r3, #16
 80156e8:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 80156ea:	697b      	ldr	r3, [r7, #20]
 80156ec:	4a1c      	ldr	r2, [pc, #112]	; (8015760 <SetMaxTimeCredits+0x160>)
 80156ee:	fb02 f303 	mul.w	r3, r2, r3
 80156f2:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80156f4:	697b      	ldr	r3, [r7, #20]
 80156f6:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 80156fa:	3330      	adds	r3, #48	; 0x30
 80156fc:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 80156fe:	2300      	movs	r3, #0
 8015700:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 8015702:	f107 0314 	add.w	r3, r7, #20
 8015706:	e893 0003 	ldmia.w	r3, {r0, r1}
 801570a:	f006 fe65 	bl	801c3d8 <SysTimeToMs>
 801570e:	4602      	mov	r2, r0
 8015710:	68fb      	ldr	r3, [r7, #12]
 8015712:	609a      	str	r2, [r3, #8]
 8015714:	e009      	b.n	801572a <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 8015716:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 801571a:	f083 0301 	eor.w	r3, r3, #1
 801571e:	b2db      	uxtb	r3, r3
 8015720:	2b00      	cmp	r3, #0
 8015722:	d002      	beq.n	801572a <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8015724:	68fb      	ldr	r3, [r7, #12]
 8015726:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015728:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	685b      	ldr	r3, [r3, #4]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d102      	bne.n	8015738 <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 8015732:	68fb      	ldr	r3, [r7, #12]
 8015734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015736:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8015738:	68fb      	ldr	r3, [r7, #12]
 801573a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801573c:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 801573e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
}
 8015740:	4618      	mov	r0, r3
 8015742:	3730      	adds	r7, #48	; 0x30
 8015744:	46bd      	mov	sp, r7
 8015746:	bd80      	pop	{r7, pc}
 8015748:	001b7740 	.word	0x001b7740
 801574c:	0112a880 	.word	0x0112a880
 8015750:	02932e00 	.word	0x02932e00
 8015754:	0001517f 	.word	0x0001517f
 8015758:	0001ec2f 	.word	0x0001ec2f
 801575c:	c22e4507 	.word	0xc22e4507
 8015760:	00015180 	.word	0x00015180

08015764 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8015764:	b580      	push	{r7, lr}
 8015766:	b086      	sub	sp, #24
 8015768:	af02      	add	r7, sp, #8
 801576a:	6078      	str	r0, [r7, #4]
 801576c:	4608      	mov	r0, r1
 801576e:	4611      	mov	r1, r2
 8015770:	461a      	mov	r2, r3
 8015772:	4603      	mov	r3, r0
 8015774:	70fb      	strb	r3, [r7, #3]
 8015776:	460b      	mov	r3, r1
 8015778:	70bb      	strb	r3, [r7, #2]
 801577a:	4613      	mov	r3, r2
 801577c:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 801577e:	78f9      	ldrb	r1, [r7, #3]
 8015780:	787b      	ldrb	r3, [r7, #1]
 8015782:	9301      	str	r3, [sp, #4]
 8015784:	78bb      	ldrb	r3, [r7, #2]
 8015786:	9300      	str	r3, [sp, #0]
 8015788:	f107 0318 	add.w	r3, r7, #24
 801578c:	cb0c      	ldmia	r3, {r2, r3}
 801578e:	6878      	ldr	r0, [r7, #4]
 8015790:	f7ff ff36 	bl	8015600 <SetMaxTimeCredits>
 8015794:	4603      	mov	r3, r0
 8015796:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 8015798:	78fb      	ldrb	r3, [r7, #3]
 801579a:	2b00      	cmp	r3, #0
 801579c:	d00a      	beq.n	80157b4 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	685b      	ldr	r3, [r3, #4]
 80157a2:	4618      	mov	r0, r3
 80157a4:	f007 fb50 	bl	801ce48 <UTIL_TIMER_GetElapsedTime>
 80157a8:	4602      	mov	r2, r0
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	68db      	ldr	r3, [r3, #12]
 80157ae:	441a      	add	r2, r3
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	68da      	ldr	r2, [r3, #12]
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	691b      	ldr	r3, [r3, #16]
 80157bc:	429a      	cmp	r2, r3
 80157be:	d903      	bls.n	80157c8 <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	691a      	ldr	r2, [r3, #16]
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	6a3a      	ldr	r2, [r7, #32]
 80157cc:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 80157ce:	89fb      	ldrh	r3, [r7, #14]
}
 80157d0:	4618      	mov	r0, r3
 80157d2:	3710      	adds	r7, #16
 80157d4:	46bd      	mov	sp, r7
 80157d6:	bd80      	pop	{r7, pc}

080157d8 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80157d8:	b480      	push	{r7}
 80157da:	b085      	sub	sp, #20
 80157dc:	af00      	add	r7, sp, #0
 80157de:	4603      	mov	r3, r0
 80157e0:	460a      	mov	r2, r1
 80157e2:	80fb      	strh	r3, [r7, #6]
 80157e4:	4613      	mov	r3, r2
 80157e6:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 80157e8:	2300      	movs	r3, #0
 80157ea:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80157ec:	2300      	movs	r3, #0
 80157ee:	73bb      	strb	r3, [r7, #14]
 80157f0:	e011      	b.n	8015816 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80157f2:	88fa      	ldrh	r2, [r7, #6]
 80157f4:	7bbb      	ldrb	r3, [r7, #14]
 80157f6:	2101      	movs	r1, #1
 80157f8:	fa01 f303 	lsl.w	r3, r1, r3
 80157fc:	401a      	ands	r2, r3
 80157fe:	7bbb      	ldrb	r3, [r7, #14]
 8015800:	2101      	movs	r1, #1
 8015802:	fa01 f303 	lsl.w	r3, r1, r3
 8015806:	429a      	cmp	r2, r3
 8015808:	d102      	bne.n	8015810 <CountChannels+0x38>
        {
            nbActiveBits++;
 801580a:	7bfb      	ldrb	r3, [r7, #15]
 801580c:	3301      	adds	r3, #1
 801580e:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8015810:	7bbb      	ldrb	r3, [r7, #14]
 8015812:	3301      	adds	r3, #1
 8015814:	73bb      	strb	r3, [r7, #14]
 8015816:	7bba      	ldrb	r2, [r7, #14]
 8015818:	797b      	ldrb	r3, [r7, #5]
 801581a:	429a      	cmp	r2, r3
 801581c:	d3e9      	bcc.n	80157f2 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 801581e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015820:	4618      	mov	r0, r3
 8015822:	3714      	adds	r7, #20
 8015824:	46bd      	mov	sp, r7
 8015826:	bc80      	pop	{r7}
 8015828:	4770      	bx	lr

0801582a <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801582a:	b580      	push	{r7, lr}
 801582c:	b084      	sub	sp, #16
 801582e:	af00      	add	r7, sp, #0
 8015830:	6039      	str	r1, [r7, #0]
 8015832:	4611      	mov	r1, r2
 8015834:	461a      	mov	r2, r3
 8015836:	4603      	mov	r3, r0
 8015838:	71fb      	strb	r3, [r7, #7]
 801583a:	460b      	mov	r3, r1
 801583c:	71bb      	strb	r3, [r7, #6]
 801583e:	4613      	mov	r3, r2
 8015840:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8015842:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8015846:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801584a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801584e:	4618      	mov	r0, r3
 8015850:	f000 f85d 	bl	801590e <RegionCommonValueInRange>
 8015854:	4603      	mov	r3, r0
 8015856:	2b00      	cmp	r3, #0
 8015858:	d101      	bne.n	801585e <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801585a:	2300      	movs	r3, #0
 801585c:	e053      	b.n	8015906 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801585e:	2300      	movs	r3, #0
 8015860:	73fb      	strb	r3, [r7, #15]
 8015862:	2300      	movs	r3, #0
 8015864:	73bb      	strb	r3, [r7, #14]
 8015866:	e049      	b.n	80158fc <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8015868:	2300      	movs	r3, #0
 801586a:	737b      	strb	r3, [r7, #13]
 801586c:	e03d      	b.n	80158ea <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801586e:	7bbb      	ldrb	r3, [r7, #14]
 8015870:	005b      	lsls	r3, r3, #1
 8015872:	683a      	ldr	r2, [r7, #0]
 8015874:	4413      	add	r3, r2
 8015876:	881b      	ldrh	r3, [r3, #0]
 8015878:	461a      	mov	r2, r3
 801587a:	7b7b      	ldrb	r3, [r7, #13]
 801587c:	fa42 f303 	asr.w	r3, r2, r3
 8015880:	f003 0301 	and.w	r3, r3, #1
 8015884:	2b00      	cmp	r3, #0
 8015886:	d02d      	beq.n	80158e4 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8015888:	7bfa      	ldrb	r2, [r7, #15]
 801588a:	7b7b      	ldrb	r3, [r7, #13]
 801588c:	4413      	add	r3, r2
 801588e:	461a      	mov	r2, r3
 8015890:	4613      	mov	r3, r2
 8015892:	005b      	lsls	r3, r3, #1
 8015894:	4413      	add	r3, r2
 8015896:	009b      	lsls	r3, r3, #2
 8015898:	461a      	mov	r2, r3
 801589a:	69fb      	ldr	r3, [r7, #28]
 801589c:	4413      	add	r3, r2
 801589e:	7a1b      	ldrb	r3, [r3, #8]
 80158a0:	f343 0303 	sbfx	r3, r3, #0, #4
 80158a4:	b25b      	sxtb	r3, r3
 80158a6:	f003 030f 	and.w	r3, r3, #15
 80158aa:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 80158ac:	7bfa      	ldrb	r2, [r7, #15]
 80158ae:	7b7b      	ldrb	r3, [r7, #13]
 80158b0:	4413      	add	r3, r2
 80158b2:	461a      	mov	r2, r3
 80158b4:	4613      	mov	r3, r2
 80158b6:	005b      	lsls	r3, r3, #1
 80158b8:	4413      	add	r3, r2
 80158ba:	009b      	lsls	r3, r3, #2
 80158bc:	461a      	mov	r2, r3
 80158be:	69fb      	ldr	r3, [r7, #28]
 80158c0:	4413      	add	r3, r2
 80158c2:	7a1b      	ldrb	r3, [r3, #8]
 80158c4:	f343 1303 	sbfx	r3, r3, #4, #4
 80158c8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80158ca:	f003 030f 	and.w	r3, r3, #15
 80158ce:	b25a      	sxtb	r2, r3
 80158d0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80158d4:	4618      	mov	r0, r3
 80158d6:	f000 f81a 	bl	801590e <RegionCommonValueInRange>
 80158da:	4603      	mov	r3, r0
 80158dc:	2b01      	cmp	r3, #1
 80158de:	d101      	bne.n	80158e4 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 80158e0:	2301      	movs	r3, #1
 80158e2:	e010      	b.n	8015906 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 80158e4:	7b7b      	ldrb	r3, [r7, #13]
 80158e6:	3301      	adds	r3, #1
 80158e8:	737b      	strb	r3, [r7, #13]
 80158ea:	7b7b      	ldrb	r3, [r7, #13]
 80158ec:	2b0f      	cmp	r3, #15
 80158ee:	d9be      	bls.n	801586e <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80158f0:	7bfb      	ldrb	r3, [r7, #15]
 80158f2:	3310      	adds	r3, #16
 80158f4:	73fb      	strb	r3, [r7, #15]
 80158f6:	7bbb      	ldrb	r3, [r7, #14]
 80158f8:	3301      	adds	r3, #1
 80158fa:	73bb      	strb	r3, [r7, #14]
 80158fc:	7bfa      	ldrb	r2, [r7, #15]
 80158fe:	79fb      	ldrb	r3, [r7, #7]
 8015900:	429a      	cmp	r2, r3
 8015902:	d3b1      	bcc.n	8015868 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8015904:	2300      	movs	r3, #0
}
 8015906:	4618      	mov	r0, r3
 8015908:	3710      	adds	r7, #16
 801590a:	46bd      	mov	sp, r7
 801590c:	bd80      	pop	{r7, pc}

0801590e <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 801590e:	b480      	push	{r7}
 8015910:	b083      	sub	sp, #12
 8015912:	af00      	add	r7, sp, #0
 8015914:	4603      	mov	r3, r0
 8015916:	71fb      	strb	r3, [r7, #7]
 8015918:	460b      	mov	r3, r1
 801591a:	71bb      	strb	r3, [r7, #6]
 801591c:	4613      	mov	r3, r2
 801591e:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8015920:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015924:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015928:	429a      	cmp	r2, r3
 801592a:	db07      	blt.n	801593c <RegionCommonValueInRange+0x2e>
 801592c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015930:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8015934:	429a      	cmp	r2, r3
 8015936:	dc01      	bgt.n	801593c <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8015938:	2301      	movs	r3, #1
 801593a:	e000      	b.n	801593e <RegionCommonValueInRange+0x30>
    }
    return 0;
 801593c:	2300      	movs	r3, #0
}
 801593e:	4618      	mov	r0, r3
 8015940:	370c      	adds	r7, #12
 8015942:	46bd      	mov	sp, r7
 8015944:	bc80      	pop	{r7}
 8015946:	4770      	bx	lr

08015948 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8015948:	b480      	push	{r7}
 801594a:	b085      	sub	sp, #20
 801594c:	af00      	add	r7, sp, #0
 801594e:	6078      	str	r0, [r7, #4]
 8015950:	460b      	mov	r3, r1
 8015952:	70fb      	strb	r3, [r7, #3]
 8015954:	4613      	mov	r3, r2
 8015956:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8015958:	78fb      	ldrb	r3, [r7, #3]
 801595a:	091b      	lsrs	r3, r3, #4
 801595c:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801595e:	78bb      	ldrb	r3, [r7, #2]
 8015960:	091b      	lsrs	r3, r3, #4
 8015962:	b2db      	uxtb	r3, r3
 8015964:	7bfa      	ldrb	r2, [r7, #15]
 8015966:	429a      	cmp	r2, r3
 8015968:	d803      	bhi.n	8015972 <RegionCommonChanDisable+0x2a>
 801596a:	78fa      	ldrb	r2, [r7, #3]
 801596c:	78bb      	ldrb	r3, [r7, #2]
 801596e:	429a      	cmp	r2, r3
 8015970:	d301      	bcc.n	8015976 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8015972:	2300      	movs	r3, #0
 8015974:	e017      	b.n	80159a6 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8015976:	7bfb      	ldrb	r3, [r7, #15]
 8015978:	005b      	lsls	r3, r3, #1
 801597a:	687a      	ldr	r2, [r7, #4]
 801597c:	4413      	add	r3, r2
 801597e:	881b      	ldrh	r3, [r3, #0]
 8015980:	b21a      	sxth	r2, r3
 8015982:	78fb      	ldrb	r3, [r7, #3]
 8015984:	f003 030f 	and.w	r3, r3, #15
 8015988:	2101      	movs	r1, #1
 801598a:	fa01 f303 	lsl.w	r3, r1, r3
 801598e:	b21b      	sxth	r3, r3
 8015990:	43db      	mvns	r3, r3
 8015992:	b21b      	sxth	r3, r3
 8015994:	4013      	ands	r3, r2
 8015996:	b219      	sxth	r1, r3
 8015998:	7bfb      	ldrb	r3, [r7, #15]
 801599a:	005b      	lsls	r3, r3, #1
 801599c:	687a      	ldr	r2, [r7, #4]
 801599e:	4413      	add	r3, r2
 80159a0:	b28a      	uxth	r2, r1
 80159a2:	801a      	strh	r2, [r3, #0]

    return true;
 80159a4:	2301      	movs	r3, #1
}
 80159a6:	4618      	mov	r0, r3
 80159a8:	3714      	adds	r7, #20
 80159aa:	46bd      	mov	sp, r7
 80159ac:	bc80      	pop	{r7}
 80159ae:	4770      	bx	lr

080159b0 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 80159b0:	b580      	push	{r7, lr}
 80159b2:	b084      	sub	sp, #16
 80159b4:	af00      	add	r7, sp, #0
 80159b6:	6078      	str	r0, [r7, #4]
 80159b8:	460b      	mov	r3, r1
 80159ba:	70fb      	strb	r3, [r7, #3]
 80159bc:	4613      	mov	r3, r2
 80159be:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80159c0:	2300      	movs	r3, #0
 80159c2:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d101      	bne.n	80159ce <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80159ca:	2300      	movs	r3, #0
 80159cc:	e018      	b.n	8015a00 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80159ce:	78fb      	ldrb	r3, [r7, #3]
 80159d0:	73bb      	strb	r3, [r7, #14]
 80159d2:	e010      	b.n	80159f6 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80159d4:	7bbb      	ldrb	r3, [r7, #14]
 80159d6:	005b      	lsls	r3, r3, #1
 80159d8:	687a      	ldr	r2, [r7, #4]
 80159da:	4413      	add	r3, r2
 80159dc:	881b      	ldrh	r3, [r3, #0]
 80159de:	2110      	movs	r1, #16
 80159e0:	4618      	mov	r0, r3
 80159e2:	f7ff fef9 	bl	80157d8 <CountChannels>
 80159e6:	4603      	mov	r3, r0
 80159e8:	461a      	mov	r2, r3
 80159ea:	7bfb      	ldrb	r3, [r7, #15]
 80159ec:	4413      	add	r3, r2
 80159ee:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80159f0:	7bbb      	ldrb	r3, [r7, #14]
 80159f2:	3301      	adds	r3, #1
 80159f4:	73bb      	strb	r3, [r7, #14]
 80159f6:	7bba      	ldrb	r2, [r7, #14]
 80159f8:	78bb      	ldrb	r3, [r7, #2]
 80159fa:	429a      	cmp	r2, r3
 80159fc:	d3ea      	bcc.n	80159d4 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80159fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8015a00:	4618      	mov	r0, r3
 8015a02:	3710      	adds	r7, #16
 8015a04:	46bd      	mov	sp, r7
 8015a06:	bd80      	pop	{r7, pc}

08015a08 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8015a08:	b480      	push	{r7}
 8015a0a:	b087      	sub	sp, #28
 8015a0c:	af00      	add	r7, sp, #0
 8015a0e:	60f8      	str	r0, [r7, #12]
 8015a10:	60b9      	str	r1, [r7, #8]
 8015a12:	4613      	mov	r3, r2
 8015a14:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8015a16:	68fb      	ldr	r3, [r7, #12]
 8015a18:	2b00      	cmp	r3, #0
 8015a1a:	d016      	beq.n	8015a4a <RegionCommonChanMaskCopy+0x42>
 8015a1c:	68bb      	ldr	r3, [r7, #8]
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	d013      	beq.n	8015a4a <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8015a22:	2300      	movs	r3, #0
 8015a24:	75fb      	strb	r3, [r7, #23]
 8015a26:	e00c      	b.n	8015a42 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8015a28:	7dfb      	ldrb	r3, [r7, #23]
 8015a2a:	005b      	lsls	r3, r3, #1
 8015a2c:	68ba      	ldr	r2, [r7, #8]
 8015a2e:	441a      	add	r2, r3
 8015a30:	7dfb      	ldrb	r3, [r7, #23]
 8015a32:	005b      	lsls	r3, r3, #1
 8015a34:	68f9      	ldr	r1, [r7, #12]
 8015a36:	440b      	add	r3, r1
 8015a38:	8812      	ldrh	r2, [r2, #0]
 8015a3a:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8015a3c:	7dfb      	ldrb	r3, [r7, #23]
 8015a3e:	3301      	adds	r3, #1
 8015a40:	75fb      	strb	r3, [r7, #23]
 8015a42:	7dfa      	ldrb	r2, [r7, #23]
 8015a44:	79fb      	ldrb	r3, [r7, #7]
 8015a46:	429a      	cmp	r2, r3
 8015a48:	d3ee      	bcc.n	8015a28 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8015a4a:	bf00      	nop
 8015a4c:	371c      	adds	r7, #28
 8015a4e:	46bd      	mov	sp, r7
 8015a50:	bc80      	pop	{r7}
 8015a52:	4770      	bx	lr

08015a54 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8015a54:	b082      	sub	sp, #8
 8015a56:	b580      	push	{r7, lr}
 8015a58:	b086      	sub	sp, #24
 8015a5a:	af00      	add	r7, sp, #0
 8015a5c:	60f8      	str	r0, [r7, #12]
 8015a5e:	60b9      	str	r1, [r7, #8]
 8015a60:	627b      	str	r3, [r7, #36]	; 0x24
 8015a62:	4613      	mov	r3, r2
 8015a64:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8015a66:	79f9      	ldrb	r1, [r7, #7]
 8015a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015a6c:	cb0c      	ldmia	r3, {r2, r3}
 8015a6e:	68f8      	ldr	r0, [r7, #12]
 8015a70:	f7ff fd8b 	bl	801558a <GetDutyCycle>
 8015a74:	4603      	mov	r3, r0
 8015a76:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8015a78:	68fb      	ldr	r3, [r7, #12]
 8015a7a:	68da      	ldr	r2, [r3, #12]
 8015a7c:	8afb      	ldrh	r3, [r7, #22]
 8015a7e:	68b9      	ldr	r1, [r7, #8]
 8015a80:	fb01 f303 	mul.w	r3, r1, r3
 8015a84:	429a      	cmp	r2, r3
 8015a86:	d909      	bls.n	8015a9c <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8015a88:	68fb      	ldr	r3, [r7, #12]
 8015a8a:	68da      	ldr	r2, [r3, #12]
 8015a8c:	8afb      	ldrh	r3, [r7, #22]
 8015a8e:	68b9      	ldr	r1, [r7, #8]
 8015a90:	fb01 f303 	mul.w	r3, r1, r3
 8015a94:	1ad2      	subs	r2, r2, r3
 8015a96:	68fb      	ldr	r3, [r7, #12]
 8015a98:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8015a9a:	e002      	b.n	8015aa2 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8015a9c:	68fb      	ldr	r3, [r7, #12]
 8015a9e:	2200      	movs	r2, #0
 8015aa0:	60da      	str	r2, [r3, #12]
}
 8015aa2:	bf00      	nop
 8015aa4:	3718      	adds	r7, #24
 8015aa6:	46bd      	mov	sp, r7
 8015aa8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015aac:	b002      	add	sp, #8
 8015aae:	4770      	bx	lr

08015ab0 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8015ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015ab2:	b08f      	sub	sp, #60	; 0x3c
 8015ab4:	af04      	add	r7, sp, #16
 8015ab6:	6039      	str	r1, [r7, #0]
 8015ab8:	4611      	mov	r1, r2
 8015aba:	461a      	mov	r2, r3
 8015abc:	4603      	mov	r3, r0
 8015abe:	71fb      	strb	r3, [r7, #7]
 8015ac0:	460b      	mov	r3, r1
 8015ac2:	71bb      	strb	r3, [r7, #6]
 8015ac4:	4613      	mov	r3, r2
 8015ac6:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8015ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8015acc:	627b      	str	r3, [r7, #36]	; 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8015ace:	f007 f9a9 	bl	801ce24 <UTIL_TIMER_GetCurrentTime>
 8015ad2:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 8015ad8:	2301      	movs	r3, #1
 8015ada:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8015adc:	2300      	movs	r3, #0
 8015ade:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8015ae2:	2300      	movs	r3, #0
 8015ae4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8015ae8:	e0ba      	b.n	8015c60 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8015aea:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015aee:	4613      	mov	r3, r2
 8015af0:	005b      	lsls	r3, r3, #1
 8015af2:	4413      	add	r3, r2
 8015af4:	00db      	lsls	r3, r3, #3
 8015af6:	461a      	mov	r2, r3
 8015af8:	683b      	ldr	r3, [r7, #0]
 8015afa:	189c      	adds	r4, r3, r2
 8015afc:	f897 6040 	ldrb.w	r6, [r7, #64]	; 0x40
 8015b00:	797a      	ldrb	r2, [r7, #5]
 8015b02:	79fd      	ldrb	r5, [r7, #7]
 8015b04:	69fb      	ldr	r3, [r7, #28]
 8015b06:	9302      	str	r3, [sp, #8]
 8015b08:	46ec      	mov	ip, sp
 8015b0a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8015b0e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015b12:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015b16:	4633      	mov	r3, r6
 8015b18:	4629      	mov	r1, r5
 8015b1a:	4620      	mov	r0, r4
 8015b1c:	f7ff fe22 	bl	8015764 <UpdateTimeCredits>
 8015b20:	4603      	mov	r3, r0
 8015b22:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8015b24:	8afa      	ldrh	r2, [r7, #22]
 8015b26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015b28:	fb02 f303 	mul.w	r3, r2, r3
 8015b2c:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015b2e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015b32:	4613      	mov	r3, r2
 8015b34:	005b      	lsls	r3, r3, #1
 8015b36:	4413      	add	r3, r2
 8015b38:	00db      	lsls	r3, r3, #3
 8015b3a:	461a      	mov	r2, r3
 8015b3c:	683b      	ldr	r3, [r7, #0]
 8015b3e:	4413      	add	r3, r2
 8015b40:	68db      	ldr	r3, [r3, #12]
 8015b42:	69ba      	ldr	r2, [r7, #24]
 8015b44:	429a      	cmp	r2, r3
 8015b46:	d308      	bcc.n	8015b5a <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015b48:	797b      	ldrb	r3, [r7, #5]
 8015b4a:	f083 0301 	eor.w	r3, r3, #1
 8015b4e:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d013      	beq.n	8015b7c <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015b54:	79fb      	ldrb	r3, [r7, #7]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d010      	beq.n	8015b7c <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8015b5a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015b5e:	4613      	mov	r3, r2
 8015b60:	005b      	lsls	r3, r3, #1
 8015b62:	4413      	add	r3, r2
 8015b64:	00db      	lsls	r3, r3, #3
 8015b66:	461a      	mov	r2, r3
 8015b68:	683b      	ldr	r3, [r7, #0]
 8015b6a:	4413      	add	r3, r2
 8015b6c:	2201      	movs	r2, #1
 8015b6e:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8015b70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015b74:	3301      	adds	r3, #1
 8015b76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8015b7a:	e06c      	b.n	8015c56 <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8015b7c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015b80:	4613      	mov	r3, r2
 8015b82:	005b      	lsls	r3, r3, #1
 8015b84:	4413      	add	r3, r2
 8015b86:	00db      	lsls	r3, r3, #3
 8015b88:	461a      	mov	r2, r3
 8015b8a:	683b      	ldr	r3, [r7, #0]
 8015b8c:	4413      	add	r3, r2
 8015b8e:	2200      	movs	r2, #0
 8015b90:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8015b92:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015b96:	4613      	mov	r3, r2
 8015b98:	005b      	lsls	r3, r3, #1
 8015b9a:	4413      	add	r3, r2
 8015b9c:	00db      	lsls	r3, r3, #3
 8015b9e:	461a      	mov	r2, r3
 8015ba0:	683b      	ldr	r3, [r7, #0]
 8015ba2:	4413      	add	r3, r2
 8015ba4:	691b      	ldr	r3, [r3, #16]
 8015ba6:	69ba      	ldr	r2, [r7, #24]
 8015ba8:	429a      	cmp	r2, r3
 8015baa:	d215      	bcs.n	8015bd8 <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8015bac:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015bb0:	4613      	mov	r3, r2
 8015bb2:	005b      	lsls	r3, r3, #1
 8015bb4:	4413      	add	r3, r2
 8015bb6:	00db      	lsls	r3, r3, #3
 8015bb8:	461a      	mov	r2, r3
 8015bba:	683b      	ldr	r3, [r7, #0]
 8015bbc:	4413      	add	r3, r2
 8015bbe:	68db      	ldr	r3, [r3, #12]
 8015bc0:	69ba      	ldr	r2, [r7, #24]
 8015bc2:	1ad3      	subs	r3, r2, r3
 8015bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015bc6:	4293      	cmp	r3, r2
 8015bc8:	bf28      	it	cs
 8015bca:	4613      	movcs	r3, r2
 8015bcc:	627b      	str	r3, [r7, #36]	; 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8015bce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015bd2:	3301      	adds	r3, #1
 8015bd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8015bd8:	79fb      	ldrb	r3, [r7, #7]
 8015bda:	f083 0301 	eor.w	r3, r3, #1
 8015bde:	b2db      	uxtb	r3, r3
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d038      	beq.n	8015c56 <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8015be4:	2300      	movs	r3, #0
 8015be6:	60fb      	str	r3, [r7, #12]
 8015be8:	2300      	movs	r3, #0
 8015bea:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8015bec:	8afb      	ldrh	r3, [r7, #22]
 8015bee:	2b64      	cmp	r3, #100	; 0x64
 8015bf0:	d103      	bne.n	8015bfa <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8015bf2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8015bf6:	60fb      	str	r3, [r7, #12]
 8015bf8:	e009      	b.n	8015c0e <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8015bfa:	8afb      	ldrh	r3, [r7, #22]
 8015bfc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015c00:	d103      	bne.n	8015c0a <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8015c02:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8015c06:	60fb      	str	r3, [r7, #12]
 8015c08:	e001      	b.n	8015c0e <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8015c0a:	4b1e      	ldr	r3, [pc, #120]	; (8015c84 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8015c0c:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8015c0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015c10:	4a1c      	ldr	r2, [pc, #112]	; (8015c84 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8015c12:	4293      	cmp	r3, r2
 8015c14:	d90e      	bls.n	8015c34 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8015c16:	68fa      	ldr	r2, [r7, #12]
 8015c18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015c1a:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8015c1e:	3b30      	subs	r3, #48	; 0x30
 8015c20:	4919      	ldr	r1, [pc, #100]	; (8015c88 <RegionCommonUpdateBandTimeOff+0x1d8>)
 8015c22:	fba1 1303 	umull	r1, r3, r1, r3
 8015c26:	0c1b      	lsrs	r3, r3, #16
 8015c28:	3301      	adds	r3, #1
 8015c2a:	4918      	ldr	r1, [pc, #96]	; (8015c8c <RegionCommonUpdateBandTimeOff+0x1dc>)
 8015c2c:	fb01 f303 	mul.w	r3, r1, r3
 8015c30:	4413      	add	r3, r2
 8015c32:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8015c34:	f107 000c 	add.w	r0, r7, #12
 8015c38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015c3a:	9300      	str	r3, [sp, #0]
 8015c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015c3e:	f107 020c 	add.w	r2, r7, #12
 8015c42:	ca06      	ldmia	r2, {r1, r2}
 8015c44:	f006 fb09 	bl	801c25a <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8015c48:	f107 030c 	add.w	r3, r7, #12
 8015c4c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015c50:	f006 fbc2 	bl	801c3d8 <SysTimeToMs>
 8015c54:	6278      	str	r0, [r7, #36]	; 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8015c56:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8015c5a:	3301      	adds	r3, #1
 8015c5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8015c60:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8015c64:	79bb      	ldrb	r3, [r7, #6]
 8015c66:	429a      	cmp	r2, r3
 8015c68:	f4ff af3f 	bcc.w	8015aea <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }

    if( validBands == 0 )
 8015c6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d102      	bne.n	8015c7a <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8015c74:	f04f 33ff 	mov.w	r3, #4294967295
 8015c78:	e000      	b.n	8015c7c <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8015c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	372c      	adds	r7, #44	; 0x2c
 8015c80:	46bd      	mov	sp, r7
 8015c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c84:	0001ec30 	.word	0x0001ec30
 8015c88:	c22e4507 	.word	0xc22e4507
 8015c8c:	00015180 	.word	0x00015180

08015c90 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8015c90:	b480      	push	{r7}
 8015c92:	b085      	sub	sp, #20
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	6078      	str	r0, [r7, #4]
 8015c98:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8015c9a:	2300      	movs	r3, #0
 8015c9c:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	781b      	ldrb	r3, [r3, #0]
 8015ca2:	2b03      	cmp	r3, #3
 8015ca4:	d13f      	bne.n	8015d26 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	3301      	adds	r3, #1
 8015caa:	781b      	ldrb	r3, [r3, #0]
 8015cac:	b25a      	sxtb	r2, r3
 8015cae:	683b      	ldr	r3, [r7, #0]
 8015cb0:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8015cb2:	683b      	ldr	r3, [r7, #0]
 8015cb4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015cb8:	f003 030f 	and.w	r3, r3, #15
 8015cbc:	b25a      	sxtb	r2, r3
 8015cbe:	683b      	ldr	r3, [r7, #0]
 8015cc0:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8015cc2:	683b      	ldr	r3, [r7, #0]
 8015cc4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015cc8:	b2db      	uxtb	r3, r3
 8015cca:	091b      	lsrs	r3, r3, #4
 8015ccc:	b2db      	uxtb	r3, r3
 8015cce:	b25a      	sxtb	r2, r3
 8015cd0:	683b      	ldr	r3, [r7, #0]
 8015cd2:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	3302      	adds	r3, #2
 8015cd8:	781b      	ldrb	r3, [r3, #0]
 8015cda:	b29a      	uxth	r2, r3
 8015cdc:	683b      	ldr	r3, [r7, #0]
 8015cde:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8015ce0:	683b      	ldr	r3, [r7, #0]
 8015ce2:	889b      	ldrh	r3, [r3, #4]
 8015ce4:	b21a      	sxth	r2, r3
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	3303      	adds	r3, #3
 8015cea:	781b      	ldrb	r3, [r3, #0]
 8015cec:	021b      	lsls	r3, r3, #8
 8015cee:	b21b      	sxth	r3, r3
 8015cf0:	4313      	orrs	r3, r2
 8015cf2:	b21b      	sxth	r3, r3
 8015cf4:	b29a      	uxth	r2, r3
 8015cf6:	683b      	ldr	r3, [r7, #0]
 8015cf8:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	791a      	ldrb	r2, [r3, #4]
 8015cfe:	683b      	ldr	r3, [r7, #0]
 8015d00:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8015d02:	683b      	ldr	r3, [r7, #0]
 8015d04:	781b      	ldrb	r3, [r3, #0]
 8015d06:	091b      	lsrs	r3, r3, #4
 8015d08:	b2db      	uxtb	r3, r3
 8015d0a:	f003 0307 	and.w	r3, r3, #7
 8015d0e:	b2da      	uxtb	r2, r3
 8015d10:	683b      	ldr	r3, [r7, #0]
 8015d12:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8015d14:	683b      	ldr	r3, [r7, #0]
 8015d16:	781b      	ldrb	r3, [r3, #0]
 8015d18:	f003 030f 	and.w	r3, r3, #15
 8015d1c:	b2da      	uxtb	r2, r3
 8015d1e:	683b      	ldr	r3, [r7, #0]
 8015d20:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8015d22:	2305      	movs	r3, #5
 8015d24:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8015d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8015d28:	4618      	mov	r0, r3
 8015d2a:	3714      	adds	r7, #20
 8015d2c:	46bd      	mov	sp, r7
 8015d2e:	bc80      	pop	{r7}
 8015d30:	4770      	bx	lr

08015d32 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8015d32:	b5b0      	push	{r4, r5, r7, lr}
 8015d34:	b088      	sub	sp, #32
 8015d36:	af02      	add	r7, sp, #8
 8015d38:	60f8      	str	r0, [r7, #12]
 8015d3a:	60b9      	str	r1, [r7, #8]
 8015d3c:	607a      	str	r2, [r7, #4]
 8015d3e:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	791b      	ldrb	r3, [r3, #4]
 8015d44:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	799b      	ldrb	r3, [r3, #6]
 8015d4a:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	79db      	ldrb	r3, [r3, #7]
 8015d50:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8015d52:	68fb      	ldr	r3, [r7, #12]
 8015d54:	7a1b      	ldrb	r3, [r3, #8]
 8015d56:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8015d58:	68fb      	ldr	r3, [r7, #12]
 8015d5a:	795b      	ldrb	r3, [r3, #5]
 8015d5c:	f083 0301 	eor.w	r3, r3, #1
 8015d60:	b2db      	uxtb	r3, r3
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d008      	beq.n	8015d78 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8015d66:	68fb      	ldr	r3, [r7, #12]
 8015d68:	7adb      	ldrb	r3, [r3, #11]
 8015d6a:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8015d6c:	68fb      	ldr	r3, [r7, #12]
 8015d6e:	7a5b      	ldrb	r3, [r3, #9]
 8015d70:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	7a9b      	ldrb	r3, [r3, #10]
 8015d76:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8015d78:	7dfb      	ldrb	r3, [r7, #23]
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d04a      	beq.n	8015e14 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8015d7e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8015d82:	2b0f      	cmp	r3, #15
 8015d84:	d103      	bne.n	8015d8e <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8015d86:	68fb      	ldr	r3, [r7, #12]
 8015d88:	7a5b      	ldrb	r3, [r3, #9]
 8015d8a:	75bb      	strb	r3, [r7, #22]
 8015d8c:	e01d      	b.n	8015dca <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015d8e:	68fb      	ldr	r3, [r7, #12]
 8015d90:	7b18      	ldrb	r0, [r3, #12]
 8015d92:	68fb      	ldr	r3, [r7, #12]
 8015d94:	6919      	ldr	r1, [r3, #16]
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8015d9c:	68fb      	ldr	r3, [r7, #12]
 8015d9e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8015da2:	68fa      	ldr	r2, [r7, #12]
 8015da4:	6992      	ldr	r2, [r2, #24]
 8015da6:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8015daa:	9201      	str	r2, [sp, #4]
 8015dac:	9300      	str	r3, [sp, #0]
 8015dae:	462b      	mov	r3, r5
 8015db0:	4622      	mov	r2, r4
 8015db2:	f7ff fd3a 	bl	801582a <RegionCommonChanVerifyDr>
 8015db6:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8015db8:	f083 0301 	eor.w	r3, r3, #1
 8015dbc:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d003      	beq.n	8015dca <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8015dc2:	7dfb      	ldrb	r3, [r7, #23]
 8015dc4:	f023 0302 	bic.w	r3, r3, #2
 8015dc8:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8015dca:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8015dce:	2b0f      	cmp	r3, #15
 8015dd0:	d103      	bne.n	8015dda <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	7a9b      	ldrb	r3, [r3, #10]
 8015dd6:	757b      	strb	r3, [r7, #21]
 8015dd8:	e01c      	b.n	8015e14 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8015dda:	68fb      	ldr	r3, [r7, #12]
 8015ddc:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8015de6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8015dea:	4618      	mov	r0, r3
 8015dec:	f7ff fd8f 	bl	801590e <RegionCommonValueInRange>
 8015df0:	4603      	mov	r3, r0
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	d10e      	bne.n	8015e14 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8015dfc:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8015e00:	429a      	cmp	r2, r3
 8015e02:	da03      	bge.n	8015e0c <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8015e04:	68fb      	ldr	r3, [r7, #12]
 8015e06:	7f5b      	ldrb	r3, [r3, #29]
 8015e08:	757b      	strb	r3, [r7, #21]
 8015e0a:	e003      	b.n	8015e14 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8015e0c:	7dfb      	ldrb	r3, [r7, #23]
 8015e0e:	f023 0304 	bic.w	r3, r3, #4
 8015e12:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8015e14:	7dfb      	ldrb	r3, [r7, #23]
 8015e16:	2b07      	cmp	r3, #7
 8015e18:	d105      	bne.n	8015e26 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8015e1a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d101      	bne.n	8015e26 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8015e22:	2301      	movs	r3, #1
 8015e24:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8015e26:	68bb      	ldr	r3, [r7, #8]
 8015e28:	7dba      	ldrb	r2, [r7, #22]
 8015e2a:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	7d7a      	ldrb	r2, [r7, #21]
 8015e30:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8015e32:	7d3a      	ldrb	r2, [r7, #20]
 8015e34:	683b      	ldr	r3, [r7, #0]
 8015e36:	701a      	strb	r2, [r3, #0]

    return status;
 8015e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8015e3a:	4618      	mov	r0, r3
 8015e3c:	3718      	adds	r7, #24
 8015e3e:	46bd      	mov	sp, r7
 8015e40:	bdb0      	pop	{r4, r5, r7, pc}
	...

08015e44 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8015e44:	b480      	push	{r7}
 8015e46:	b083      	sub	sp, #12
 8015e48:	af00      	add	r7, sp, #0
 8015e4a:	4603      	mov	r3, r0
 8015e4c:	6039      	str	r1, [r7, #0]
 8015e4e:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8015e50:	79fb      	ldrb	r3, [r7, #7]
 8015e52:	4a06      	ldr	r2, [pc, #24]	; (8015e6c <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8015e54:	fa02 f303 	lsl.w	r3, r2, r3
 8015e58:	461a      	mov	r2, r3
 8015e5a:	683b      	ldr	r3, [r7, #0]
 8015e5c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8015e60:	4618      	mov	r0, r3
 8015e62:	370c      	adds	r7, #12
 8015e64:	46bd      	mov	sp, r7
 8015e66:	bc80      	pop	{r7}
 8015e68:	4770      	bx	lr
 8015e6a:	bf00      	nop
 8015e6c:	000f4240 	.word	0x000f4240

08015e70 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8015e70:	b480      	push	{r7}
 8015e72:	b083      	sub	sp, #12
 8015e74:	af00      	add	r7, sp, #0
 8015e76:	4603      	mov	r3, r0
 8015e78:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8015e7a:	79fb      	ldrb	r3, [r7, #7]
 8015e7c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8015e80:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8015e84:	4618      	mov	r0, r3
 8015e86:	370c      	adds	r7, #12
 8015e88:	46bd      	mov	sp, r7
 8015e8a:	bc80      	pop	{r7}
 8015e8c:	4770      	bx	lr
	...

08015e90 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8015e90:	b480      	push	{r7}
 8015e92:	b085      	sub	sp, #20
 8015e94:	af00      	add	r7, sp, #0
 8015e96:	60f8      	str	r0, [r7, #12]
 8015e98:	607a      	str	r2, [r7, #4]
 8015e9a:	603b      	str	r3, [r7, #0]
 8015e9c:	460b      	mov	r3, r1
 8015e9e:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8015ea0:	7afa      	ldrb	r2, [r7, #11]
 8015ea2:	7afb      	ldrb	r3, [r7, #11]
 8015ea4:	3b04      	subs	r3, #4
 8015ea6:	4619      	mov	r1, r3
 8015ea8:	68fb      	ldr	r3, [r7, #12]
 8015eaa:	fb03 f101 	mul.w	r1, r3, r1
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8015eb4:	fb00 f303 	mul.w	r3, r0, r3
 8015eb8:	440b      	add	r3, r1
 8015eba:	005b      	lsls	r3, r3, #1
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d013      	beq.n	8015ee8 <RegionCommonComputeRxWindowParameters+0x58>
 8015ec0:	7afb      	ldrb	r3, [r7, #11]
 8015ec2:	3b04      	subs	r3, #4
 8015ec4:	4619      	mov	r1, r3
 8015ec6:	68fb      	ldr	r3, [r7, #12]
 8015ec8:	fb03 f101 	mul.w	r1, r3, r1
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8015ed2:	fb00 f303 	mul.w	r3, r0, r3
 8015ed6:	440b      	add	r3, r1
 8015ed8:	0059      	lsls	r1, r3, #1
 8015eda:	68fb      	ldr	r3, [r7, #12]
 8015edc:	440b      	add	r3, r1
 8015ede:	1e59      	subs	r1, r3, #1
 8015ee0:	68fb      	ldr	r3, [r7, #12]
 8015ee2:	fbb1 f3f3 	udiv	r3, r1, r3
 8015ee6:	e00f      	b.n	8015f08 <RegionCommonComputeRxWindowParameters+0x78>
 8015ee8:	7afb      	ldrb	r3, [r7, #11]
 8015eea:	3b04      	subs	r3, #4
 8015eec:	4619      	mov	r1, r3
 8015eee:	68fb      	ldr	r3, [r7, #12]
 8015ef0:	fb03 f101 	mul.w	r1, r3, r1
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8015efa:	fb00 f303 	mul.w	r3, r0, r3
 8015efe:	440b      	add	r3, r1
 8015f00:	0059      	lsls	r1, r3, #1
 8015f02:	68fb      	ldr	r3, [r7, #12]
 8015f04:	fbb1 f3f3 	udiv	r3, r1, r3
 8015f08:	429a      	cmp	r2, r3
 8015f0a:	bf38      	it	cc
 8015f0c:	461a      	movcc	r2, r3
 8015f0e:	69bb      	ldr	r3, [r7, #24]
 8015f10:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8015f12:	68fb      	ldr	r3, [r7, #12]
 8015f14:	009b      	lsls	r3, r3, #2
 8015f16:	4619      	mov	r1, r3
 8015f18:	69bb      	ldr	r3, [r7, #24]
 8015f1a:	681b      	ldr	r3, [r3, #0]
 8015f1c:	68fa      	ldr	r2, [r7, #12]
 8015f1e:	fb02 f303 	mul.w	r3, r2, r3
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d007      	beq.n	8015f36 <RegionCommonComputeRxWindowParameters+0xa6>
 8015f26:	69bb      	ldr	r3, [r7, #24]
 8015f28:	681b      	ldr	r3, [r3, #0]
 8015f2a:	68fa      	ldr	r2, [r7, #12]
 8015f2c:	fb02 f303 	mul.w	r3, r2, r3
 8015f30:	3301      	adds	r3, #1
 8015f32:	085b      	lsrs	r3, r3, #1
 8015f34:	e005      	b.n	8015f42 <RegionCommonComputeRxWindowParameters+0xb2>
 8015f36:	69bb      	ldr	r3, [r7, #24]
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	68fa      	ldr	r2, [r7, #12]
 8015f3c:	fb02 f303 	mul.w	r3, r2, r3
 8015f40:	085b      	lsrs	r3, r3, #1
 8015f42:	1acb      	subs	r3, r1, r3
 8015f44:	683a      	ldr	r2, [r7, #0]
 8015f46:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015f4a:	fb01 f202 	mul.w	r2, r1, r2
 8015f4e:	1a9b      	subs	r3, r3, r2
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	dd27      	ble.n	8015fa4 <RegionCommonComputeRxWindowParameters+0x114>
 8015f54:	68fb      	ldr	r3, [r7, #12]
 8015f56:	009b      	lsls	r3, r3, #2
 8015f58:	4619      	mov	r1, r3
 8015f5a:	69bb      	ldr	r3, [r7, #24]
 8015f5c:	681b      	ldr	r3, [r3, #0]
 8015f5e:	68fa      	ldr	r2, [r7, #12]
 8015f60:	fb02 f303 	mul.w	r3, r2, r3
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d007      	beq.n	8015f78 <RegionCommonComputeRxWindowParameters+0xe8>
 8015f68:	69bb      	ldr	r3, [r7, #24]
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	68fa      	ldr	r2, [r7, #12]
 8015f6e:	fb02 f303 	mul.w	r3, r2, r3
 8015f72:	3301      	adds	r3, #1
 8015f74:	085b      	lsrs	r3, r3, #1
 8015f76:	e005      	b.n	8015f84 <RegionCommonComputeRxWindowParameters+0xf4>
 8015f78:	69bb      	ldr	r3, [r7, #24]
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	68fa      	ldr	r2, [r7, #12]
 8015f7e:	fb02 f303 	mul.w	r3, r2, r3
 8015f82:	085b      	lsrs	r3, r3, #1
 8015f84:	1acb      	subs	r3, r1, r3
 8015f86:	683a      	ldr	r2, [r7, #0]
 8015f88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015f8c:	fb01 f202 	mul.w	r2, r1, r2
 8015f90:	1a9b      	subs	r3, r3, r2
 8015f92:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8015f96:	4a19      	ldr	r2, [pc, #100]	; (8015ffc <RegionCommonComputeRxWindowParameters+0x16c>)
 8015f98:	fb82 1203 	smull	r1, r2, r2, r3
 8015f9c:	1192      	asrs	r2, r2, #6
 8015f9e:	17db      	asrs	r3, r3, #31
 8015fa0:	1ad3      	subs	r3, r2, r3
 8015fa2:	e024      	b.n	8015fee <RegionCommonComputeRxWindowParameters+0x15e>
 8015fa4:	68fb      	ldr	r3, [r7, #12]
 8015fa6:	009b      	lsls	r3, r3, #2
 8015fa8:	4619      	mov	r1, r3
 8015faa:	69bb      	ldr	r3, [r7, #24]
 8015fac:	681b      	ldr	r3, [r3, #0]
 8015fae:	68fa      	ldr	r2, [r7, #12]
 8015fb0:	fb02 f303 	mul.w	r3, r2, r3
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d007      	beq.n	8015fc8 <RegionCommonComputeRxWindowParameters+0x138>
 8015fb8:	69bb      	ldr	r3, [r7, #24]
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	68fa      	ldr	r2, [r7, #12]
 8015fbe:	fb02 f303 	mul.w	r3, r2, r3
 8015fc2:	3301      	adds	r3, #1
 8015fc4:	085b      	lsrs	r3, r3, #1
 8015fc6:	e005      	b.n	8015fd4 <RegionCommonComputeRxWindowParameters+0x144>
 8015fc8:	69bb      	ldr	r3, [r7, #24]
 8015fca:	681b      	ldr	r3, [r3, #0]
 8015fcc:	68fa      	ldr	r2, [r7, #12]
 8015fce:	fb02 f303 	mul.w	r3, r2, r3
 8015fd2:	085b      	lsrs	r3, r3, #1
 8015fd4:	1acb      	subs	r3, r1, r3
 8015fd6:	683a      	ldr	r2, [r7, #0]
 8015fd8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015fdc:	fb01 f202 	mul.w	r2, r1, r2
 8015fe0:	1a9b      	subs	r3, r3, r2
 8015fe2:	4a06      	ldr	r2, [pc, #24]	; (8015ffc <RegionCommonComputeRxWindowParameters+0x16c>)
 8015fe4:	fb82 1203 	smull	r1, r2, r2, r3
 8015fe8:	1192      	asrs	r2, r2, #6
 8015fea:	17db      	asrs	r3, r3, #31
 8015fec:	1ad3      	subs	r3, r2, r3
 8015fee:	69fa      	ldr	r2, [r7, #28]
 8015ff0:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8015ff2:	bf00      	nop
 8015ff4:	3714      	adds	r7, #20
 8015ff6:	46bd      	mov	sp, r7
 8015ff8:	bc80      	pop	{r7}
 8015ffa:	4770      	bx	lr
 8015ffc:	10624dd3 	.word	0x10624dd3

08016000 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8016000:	b580      	push	{r7, lr}
 8016002:	b086      	sub	sp, #24
 8016004:	af00      	add	r7, sp, #0
 8016006:	4603      	mov	r3, r0
 8016008:	60b9      	str	r1, [r7, #8]
 801600a:	607a      	str	r2, [r7, #4]
 801600c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801600e:	2300      	movs	r3, #0
 8016010:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8016012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016016:	005b      	lsls	r3, r3, #1
 8016018:	4618      	mov	r0, r3
 801601a:	f7ea fc2b 	bl	8000874 <__aeabi_ui2f>
 801601e:	4603      	mov	r3, r0
 8016020:	4619      	mov	r1, r3
 8016022:	68b8      	ldr	r0, [r7, #8]
 8016024:	f7ea fb74 	bl	8000710 <__aeabi_fsub>
 8016028:	4603      	mov	r3, r0
 801602a:	6879      	ldr	r1, [r7, #4]
 801602c:	4618      	mov	r0, r3
 801602e:	f7ea fb6f 	bl	8000710 <__aeabi_fsub>
 8016032:	4603      	mov	r3, r0
 8016034:	4618      	mov	r0, r3
 8016036:	f7ea fa5f 	bl	80004f8 <__aeabi_f2d>
 801603a:	4602      	mov	r2, r0
 801603c:	460b      	mov	r3, r1
 801603e:	4610      	mov	r0, r2
 8016040:	4619      	mov	r1, r3
 8016042:	f007 fef5 	bl	801de30 <floor>
 8016046:	4602      	mov	r2, r0
 8016048:	460b      	mov	r3, r1
 801604a:	4610      	mov	r0, r2
 801604c:	4619      	mov	r1, r3
 801604e:	f7ea fb33 	bl	80006b8 <__aeabi_d2iz>
 8016052:	4603      	mov	r3, r0
 8016054:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8016056:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801605a:	4618      	mov	r0, r3
 801605c:	3718      	adds	r7, #24
 801605e:	46bd      	mov	sp, r7
 8016060:	bd80      	pop	{r7, pc}

08016062 <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8016062:	b590      	push	{r4, r7, lr}
 8016064:	b087      	sub	sp, #28
 8016066:	af00      	add	r7, sp, #0
 8016068:	60f8      	str	r0, [r7, #12]
 801606a:	60b9      	str	r1, [r7, #8]
 801606c:	607a      	str	r2, [r7, #4]
 801606e:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8016070:	2300      	movs	r3, #0
 8016072:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8016074:	2300      	movs	r3, #0
 8016076:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8016078:	2300      	movs	r3, #0
 801607a:	757b      	strb	r3, [r7, #21]
 801607c:	2300      	movs	r3, #0
 801607e:	753b      	strb	r3, [r7, #20]
 8016080:	e09c      	b.n	80161bc <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8016082:	2300      	movs	r3, #0
 8016084:	74fb      	strb	r3, [r7, #19]
 8016086:	e08f      	b.n	80161a8 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8016088:	68fb      	ldr	r3, [r7, #12]
 801608a:	685a      	ldr	r2, [r3, #4]
 801608c:	7d3b      	ldrb	r3, [r7, #20]
 801608e:	005b      	lsls	r3, r3, #1
 8016090:	4413      	add	r3, r2
 8016092:	881b      	ldrh	r3, [r3, #0]
 8016094:	461a      	mov	r2, r3
 8016096:	7cfb      	ldrb	r3, [r7, #19]
 8016098:	fa42 f303 	asr.w	r3, r2, r3
 801609c:	f003 0301 	and.w	r3, r3, #1
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d07e      	beq.n	80161a2 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	689a      	ldr	r2, [r3, #8]
 80160a8:	7d79      	ldrb	r1, [r7, #21]
 80160aa:	7cfb      	ldrb	r3, [r7, #19]
 80160ac:	440b      	add	r3, r1
 80160ae:	4619      	mov	r1, r3
 80160b0:	460b      	mov	r3, r1
 80160b2:	005b      	lsls	r3, r3, #1
 80160b4:	440b      	add	r3, r1
 80160b6:	009b      	lsls	r3, r3, #2
 80160b8:	4413      	add	r3, r2
 80160ba:	681b      	ldr	r3, [r3, #0]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d06b      	beq.n	8016198 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80160c0:	68fb      	ldr	r3, [r7, #12]
 80160c2:	781b      	ldrb	r3, [r3, #0]
 80160c4:	f083 0301 	eor.w	r3, r3, #1
 80160c8:	b2db      	uxtb	r3, r3
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d011      	beq.n	80160f2 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d00d      	beq.n	80160f2 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	695a      	ldr	r2, [r3, #20]
 80160da:	7d3b      	ldrb	r3, [r7, #20]
 80160dc:	005b      	lsls	r3, r3, #1
 80160de:	4413      	add	r3, r2
 80160e0:	881b      	ldrh	r3, [r3, #0]
 80160e2:	461a      	mov	r2, r3
 80160e4:	7cfb      	ldrb	r3, [r7, #19]
 80160e6:	fa42 f303 	asr.w	r3, r2, r3
 80160ea:	f003 0301 	and.w	r3, r3, #1
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	d054      	beq.n	801619c <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80160f2:	68fb      	ldr	r3, [r7, #12]
 80160f4:	785b      	ldrb	r3, [r3, #1]
 80160f6:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80160f8:	68fb      	ldr	r3, [r7, #12]
 80160fa:	689a      	ldr	r2, [r3, #8]
 80160fc:	7d79      	ldrb	r1, [r7, #21]
 80160fe:	7cfb      	ldrb	r3, [r7, #19]
 8016100:	440b      	add	r3, r1
 8016102:	4619      	mov	r1, r3
 8016104:	460b      	mov	r3, r1
 8016106:	005b      	lsls	r3, r3, #1
 8016108:	440b      	add	r3, r1
 801610a:	009b      	lsls	r3, r3, #2
 801610c:	4413      	add	r3, r2
 801610e:	7a1b      	ldrb	r3, [r3, #8]
 8016110:	f343 0303 	sbfx	r3, r3, #0, #4
 8016114:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016116:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8016118:	68fb      	ldr	r3, [r7, #12]
 801611a:	689a      	ldr	r2, [r3, #8]
 801611c:	7d79      	ldrb	r1, [r7, #21]
 801611e:	7cfb      	ldrb	r3, [r7, #19]
 8016120:	440b      	add	r3, r1
 8016122:	4619      	mov	r1, r3
 8016124:	460b      	mov	r3, r1
 8016126:	005b      	lsls	r3, r3, #1
 8016128:	440b      	add	r3, r1
 801612a:	009b      	lsls	r3, r3, #2
 801612c:	4413      	add	r3, r2
 801612e:	7a1b      	ldrb	r3, [r3, #8]
 8016130:	f343 1303 	sbfx	r3, r3, #4, #4
 8016134:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016136:	461a      	mov	r2, r3
 8016138:	4621      	mov	r1, r4
 801613a:	f7ff fbe8 	bl	801590e <RegionCommonValueInRange>
 801613e:	4603      	mov	r3, r0
 8016140:	2b00      	cmp	r3, #0
 8016142:	d02d      	beq.n	80161a0 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8016144:	68fb      	ldr	r3, [r7, #12]
 8016146:	68da      	ldr	r2, [r3, #12]
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	6899      	ldr	r1, [r3, #8]
 801614c:	7d78      	ldrb	r0, [r7, #21]
 801614e:	7cfb      	ldrb	r3, [r7, #19]
 8016150:	4403      	add	r3, r0
 8016152:	4618      	mov	r0, r3
 8016154:	4603      	mov	r3, r0
 8016156:	005b      	lsls	r3, r3, #1
 8016158:	4403      	add	r3, r0
 801615a:	009b      	lsls	r3, r3, #2
 801615c:	440b      	add	r3, r1
 801615e:	7a5b      	ldrb	r3, [r3, #9]
 8016160:	4619      	mov	r1, r3
 8016162:	460b      	mov	r3, r1
 8016164:	005b      	lsls	r3, r3, #1
 8016166:	440b      	add	r3, r1
 8016168:	00db      	lsls	r3, r3, #3
 801616a:	4413      	add	r3, r2
 801616c:	7d1b      	ldrb	r3, [r3, #20]
 801616e:	f083 0301 	eor.w	r3, r3, #1
 8016172:	b2db      	uxtb	r3, r3
 8016174:	2b00      	cmp	r3, #0
 8016176:	d003      	beq.n	8016180 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8016178:	7dbb      	ldrb	r3, [r7, #22]
 801617a:	3301      	adds	r3, #1
 801617c:	75bb      	strb	r3, [r7, #22]
                    continue;
 801617e:	e010      	b.n	80161a2 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8016180:	7dfb      	ldrb	r3, [r7, #23]
 8016182:	1c5a      	adds	r2, r3, #1
 8016184:	75fa      	strb	r2, [r7, #23]
 8016186:	461a      	mov	r2, r3
 8016188:	68bb      	ldr	r3, [r7, #8]
 801618a:	4413      	add	r3, r2
 801618c:	7d79      	ldrb	r1, [r7, #21]
 801618e:	7cfa      	ldrb	r2, [r7, #19]
 8016190:	440a      	add	r2, r1
 8016192:	b2d2      	uxtb	r2, r2
 8016194:	701a      	strb	r2, [r3, #0]
 8016196:	e004      	b.n	80161a2 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8016198:	bf00      	nop
 801619a:	e002      	b.n	80161a2 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 801619c:	bf00      	nop
 801619e:	e000      	b.n	80161a2 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80161a0:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80161a2:	7cfb      	ldrb	r3, [r7, #19]
 80161a4:	3301      	adds	r3, #1
 80161a6:	74fb      	strb	r3, [r7, #19]
 80161a8:	7cfb      	ldrb	r3, [r7, #19]
 80161aa:	2b0f      	cmp	r3, #15
 80161ac:	f67f af6c 	bls.w	8016088 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80161b0:	7d7b      	ldrb	r3, [r7, #21]
 80161b2:	3310      	adds	r3, #16
 80161b4:	757b      	strb	r3, [r7, #21]
 80161b6:	7d3b      	ldrb	r3, [r7, #20]
 80161b8:	3301      	adds	r3, #1
 80161ba:	753b      	strb	r3, [r7, #20]
 80161bc:	7d7b      	ldrb	r3, [r7, #21]
 80161be:	b29a      	uxth	r2, r3
 80161c0:	68fb      	ldr	r3, [r7, #12]
 80161c2:	8a1b      	ldrh	r3, [r3, #16]
 80161c4:	429a      	cmp	r2, r3
 80161c6:	f4ff af5c 	bcc.w	8016082 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 80161ca:	687b      	ldr	r3, [r7, #4]
 80161cc:	7dfa      	ldrb	r2, [r7, #23]
 80161ce:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80161d0:	683b      	ldr	r3, [r7, #0]
 80161d2:	7dba      	ldrb	r2, [r7, #22]
 80161d4:	701a      	strb	r2, [r3, #0]
}
 80161d6:	bf00      	nop
 80161d8:	371c      	adds	r7, #28
 80161da:	46bd      	mov	sp, r7
 80161dc:	bd90      	pop	{r4, r7, pc}

080161de <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 80161de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80161e0:	b08b      	sub	sp, #44	; 0x2c
 80161e2:	af04      	add	r7, sp, #16
 80161e4:	60f8      	str	r0, [r7, #12]
 80161e6:	60b9      	str	r1, [r7, #8]
 80161e8:	607a      	str	r2, [r7, #4]
 80161ea:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 80161ec:	68fb      	ldr	r3, [r7, #12]
 80161ee:	685b      	ldr	r3, [r3, #4]
 80161f0:	4618      	mov	r0, r3
 80161f2:	f006 fe29 	bl	801ce48 <UTIL_TIMER_GetElapsedTime>
 80161f6:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 80161f8:	68fb      	ldr	r3, [r7, #12]
 80161fa:	681a      	ldr	r2, [r3, #0]
 80161fc:	697b      	ldr	r3, [r7, #20]
 80161fe:	1ad2      	subs	r2, r2, r3
 8016200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016202:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8016204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016206:	2201      	movs	r2, #1
 8016208:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801620a:	683b      	ldr	r3, [r7, #0]
 801620c:	2200      	movs	r2, #0
 801620e:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	685b      	ldr	r3, [r3, #4]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d004      	beq.n	8016222 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8016218:	68fb      	ldr	r3, [r7, #12]
 801621a:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801621c:	697a      	ldr	r2, [r7, #20]
 801621e:	429a      	cmp	r2, r3
 8016220:	d32b      	bcc.n	801627a <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8016222:	68bb      	ldr	r3, [r7, #8]
 8016224:	2200      	movs	r2, #0
 8016226:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016228:	68fb      	ldr	r3, [r7, #12]
 801622a:	69db      	ldr	r3, [r3, #28]
 801622c:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801622e:	68fb      	ldr	r3, [r7, #12]
 8016230:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016232:	68dd      	ldr	r5, [r3, #12]
 8016234:	68fb      	ldr	r3, [r7, #12]
 8016236:	7a5e      	ldrb	r6, [r3, #9]
 8016238:	68fb      	ldr	r3, [r7, #12]
 801623a:	f893 c008 	ldrb.w	ip, [r3, #8]
 801623e:	68fb      	ldr	r3, [r7, #12]
 8016240:	7d1b      	ldrb	r3, [r3, #20]
 8016242:	68fa      	ldr	r2, [r7, #12]
 8016244:	6992      	ldr	r2, [r2, #24]
 8016246:	9203      	str	r2, [sp, #12]
 8016248:	68fa      	ldr	r2, [r7, #12]
 801624a:	f10d 0e04 	add.w	lr, sp, #4
 801624e:	320c      	adds	r2, #12
 8016250:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016254:	e88e 0003 	stmia.w	lr, {r0, r1}
 8016258:	9300      	str	r3, [sp, #0]
 801625a:	4663      	mov	r3, ip
 801625c:	4632      	mov	r2, r6
 801625e:	4629      	mov	r1, r5
 8016260:	4620      	mov	r0, r4
 8016262:	f7ff fc25 	bl	8015ab0 <RegionCommonUpdateBandTimeOff>
 8016266:	4602      	mov	r2, r0
 8016268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801626a:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801626c:	68fb      	ldr	r3, [r7, #12]
 801626e:	69d8      	ldr	r0, [r3, #28]
 8016270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016272:	683a      	ldr	r2, [r7, #0]
 8016274:	6879      	ldr	r1, [r7, #4]
 8016276:	f7ff fef4 	bl	8016062 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801627a:	683b      	ldr	r3, [r7, #0]
 801627c:	781b      	ldrb	r3, [r3, #0]
 801627e:	2b00      	cmp	r3, #0
 8016280:	d004      	beq.n	801628c <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8016282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016284:	2200      	movs	r2, #0
 8016286:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8016288:	2300      	movs	r3, #0
 801628a:	e006      	b.n	801629a <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 801628c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801628e:	781b      	ldrb	r3, [r3, #0]
 8016290:	2b00      	cmp	r3, #0
 8016292:	d001      	beq.n	8016298 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8016294:	230b      	movs	r3, #11
 8016296:	e000      	b.n	801629a <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8016298:	230c      	movs	r3, #12
    }
}
 801629a:	4618      	mov	r0, r3
 801629c:	371c      	adds	r7, #28
 801629e:	46bd      	mov	sp, r7
 80162a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080162a2 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 80162a2:	b5b0      	push	{r4, r5, r7, lr}
 80162a4:	b086      	sub	sp, #24
 80162a6:	af02      	add	r7, sp, #8
 80162a8:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	781b      	ldrb	r3, [r3, #0]
 80162ae:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	f993 2000 	ldrsb.w	r2, [r3]
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80162bc:	429a      	cmp	r2, r3
 80162be:	d103      	bne.n	80162c8 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80162c6:	e026      	b.n	8016316 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 80162c8:	7bfb      	ldrb	r3, [r7, #15]
 80162ca:	3b01      	subs	r3, #1
 80162cc:	b2db      	uxtb	r3, r3
 80162ce:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	f993 3002 	ldrsb.w	r3, [r3, #2]
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 80162d6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80162da:	429a      	cmp	r2, r3
 80162dc:	d019      	beq.n	8016312 <RegionCommonGetNextLowerTxDr+0x70>
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	78d8      	ldrb	r0, [r3, #3]
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	6859      	ldr	r1, [r3, #4]
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	f993 5002 	ldrsb.w	r5, [r3, #2]
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80162f2:	687a      	ldr	r2, [r7, #4]
 80162f4:	6892      	ldr	r2, [r2, #8]
 80162f6:	f997 400f 	ldrsb.w	r4, [r7, #15]
 80162fa:	9201      	str	r2, [sp, #4]
 80162fc:	9300      	str	r3, [sp, #0]
 80162fe:	462b      	mov	r3, r5
 8016300:	4622      	mov	r2, r4
 8016302:	f7ff fa92 	bl	801582a <RegionCommonChanVerifyDr>
 8016306:	4603      	mov	r3, r0
 8016308:	f083 0301 	eor.w	r3, r3, #1
 801630c:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 801630e:	2b00      	cmp	r3, #0
 8016310:	d1da      	bne.n	80162c8 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8016312:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8016316:	4618      	mov	r0, r3
 8016318:	3710      	adds	r7, #16
 801631a:	46bd      	mov	sp, r7
 801631c:	bdb0      	pop	{r4, r5, r7, pc}

0801631e <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 801631e:	b480      	push	{r7}
 8016320:	b083      	sub	sp, #12
 8016322:	af00      	add	r7, sp, #0
 8016324:	4603      	mov	r3, r0
 8016326:	460a      	mov	r2, r1
 8016328:	71fb      	strb	r3, [r7, #7]
 801632a:	4613      	mov	r3, r2
 801632c:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 801632e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016336:	4293      	cmp	r3, r2
 8016338:	bfb8      	it	lt
 801633a:	4613      	movlt	r3, r2
 801633c:	b25b      	sxtb	r3, r3
}
 801633e:	4618      	mov	r0, r3
 8016340:	370c      	adds	r7, #12
 8016342:	46bd      	mov	sp, r7
 8016344:	bc80      	pop	{r7}
 8016346:	4770      	bx	lr

08016348 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8016348:	b480      	push	{r7}
 801634a:	b083      	sub	sp, #12
 801634c:	af00      	add	r7, sp, #0
 801634e:	6078      	str	r0, [r7, #4]
 8016350:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	009b      	lsls	r3, r3, #2
 8016356:	683a      	ldr	r2, [r7, #0]
 8016358:	4413      	add	r3, r2
 801635a:	681b      	ldr	r3, [r3, #0]
 801635c:	4a07      	ldr	r2, [pc, #28]	; (801637c <RegionCommonGetBandwidth+0x34>)
 801635e:	4293      	cmp	r3, r2
 8016360:	d004      	beq.n	801636c <RegionCommonGetBandwidth+0x24>
 8016362:	4a07      	ldr	r2, [pc, #28]	; (8016380 <RegionCommonGetBandwidth+0x38>)
 8016364:	4293      	cmp	r3, r2
 8016366:	d003      	beq.n	8016370 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8016368:	2300      	movs	r3, #0
 801636a:	e002      	b.n	8016372 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 801636c:	2301      	movs	r3, #1
 801636e:	e000      	b.n	8016372 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8016370:	2302      	movs	r3, #2
    }
}
 8016372:	4618      	mov	r0, r3
 8016374:	370c      	adds	r7, #12
 8016376:	46bd      	mov	sp, r7
 8016378:	bc80      	pop	{r7}
 801637a:	4770      	bx	lr
 801637c:	0003d090 	.word	0x0003d090
 8016380:	0007a120 	.word	0x0007a120

08016384 <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8016384:	b580      	push	{r7, lr}
 8016386:	b086      	sub	sp, #24
 8016388:	af04      	add	r7, sp, #16
 801638a:	4603      	mov	r3, r0
 801638c:	6039      	str	r1, [r7, #0]
 801638e:	71fb      	strb	r3, [r7, #7]
 8016390:	4613      	mov	r3, r2
 8016392:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8016394:	79fb      	ldrb	r3, [r7, #7]
 8016396:	2b05      	cmp	r3, #5
 8016398:	d810      	bhi.n	80163bc <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 801639a:	79fb      	ldrb	r3, [r7, #7]
 801639c:	4a0f      	ldr	r2, [pc, #60]	; (80163dc <RegionCommonRxConfigPrint+0x58>)
 801639e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80163a2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80163a6:	9202      	str	r2, [sp, #8]
 80163a8:	683a      	ldr	r2, [r7, #0]
 80163aa:	9201      	str	r2, [sp, #4]
 80163ac:	9300      	str	r3, [sp, #0]
 80163ae:	4b0c      	ldr	r3, [pc, #48]	; (80163e0 <RegionCommonRxConfigPrint+0x5c>)
 80163b0:	2201      	movs	r2, #1
 80163b2:	2100      	movs	r1, #0
 80163b4:	2002      	movs	r0, #2
 80163b6:	f006 fe25 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 80163ba:	e00a      	b.n	80163d2 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 80163bc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80163c0:	9301      	str	r3, [sp, #4]
 80163c2:	683b      	ldr	r3, [r7, #0]
 80163c4:	9300      	str	r3, [sp, #0]
 80163c6:	4b07      	ldr	r3, [pc, #28]	; (80163e4 <RegionCommonRxConfigPrint+0x60>)
 80163c8:	2201      	movs	r2, #1
 80163ca:	2100      	movs	r1, #0
 80163cc:	2002      	movs	r0, #2
 80163ce:	f006 fe19 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 80163d2:	bf00      	nop
 80163d4:	3708      	adds	r7, #8
 80163d6:	46bd      	mov	sp, r7
 80163d8:	bd80      	pop	{r7, pc}
 80163da:	bf00      	nop
 80163dc:	20000128 	.word	0x20000128
 80163e0:	0801e710 	.word	0x0801e710
 80163e4:	0801e730 	.word	0x0801e730

080163e8 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 80163e8:	b580      	push	{r7, lr}
 80163ea:	b084      	sub	sp, #16
 80163ec:	af02      	add	r7, sp, #8
 80163ee:	6078      	str	r0, [r7, #4]
 80163f0:	460b      	mov	r3, r1
 80163f2:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80163f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80163f8:	9301      	str	r3, [sp, #4]
 80163fa:	687b      	ldr	r3, [r7, #4]
 80163fc:	9300      	str	r3, [sp, #0]
 80163fe:	4b05      	ldr	r3, [pc, #20]	; (8016414 <RegionCommonTxConfigPrint+0x2c>)
 8016400:	2201      	movs	r2, #1
 8016402:	2100      	movs	r1, #0
 8016404:	2002      	movs	r0, #2
 8016406:	f006 fdfd 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
}
 801640a:	bf00      	nop
 801640c:	3708      	adds	r7, #8
 801640e:	46bd      	mov	sp, r7
 8016410:	bd80      	pop	{r7, pc}
 8016412:	bf00      	nop
 8016414:	0801e74c 	.word	0x0801e74c

08016418 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8016418:	b580      	push	{r7, lr}
 801641a:	b082      	sub	sp, #8
 801641c:	af00      	add	r7, sp, #0
 801641e:	6078      	str	r0, [r7, #4]
 8016420:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8016422:	4b2d      	ldr	r3, [pc, #180]	; (80164d8 <VerifyRfFreq+0xc0>)
 8016424:	6a1b      	ldr	r3, [r3, #32]
 8016426:	6878      	ldr	r0, [r7, #4]
 8016428:	4798      	blx	r3
 801642a:	4603      	mov	r3, r0
 801642c:	f083 0301 	eor.w	r3, r3, #1
 8016430:	b2db      	uxtb	r3, r3
 8016432:	2b00      	cmp	r3, #0
 8016434:	d001      	beq.n	801643a <VerifyRfFreq+0x22>
    {
        return false;
 8016436:	2300      	movs	r3, #0
 8016438:	e04a      	b.n	80164d0 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	4a27      	ldr	r2, [pc, #156]	; (80164dc <VerifyRfFreq+0xc4>)
 801643e:	4293      	cmp	r3, r2
 8016440:	d307      	bcc.n	8016452 <VerifyRfFreq+0x3a>
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	4a26      	ldr	r2, [pc, #152]	; (80164e0 <VerifyRfFreq+0xc8>)
 8016446:	4293      	cmp	r3, r2
 8016448:	d803      	bhi.n	8016452 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801644a:	683b      	ldr	r3, [r7, #0]
 801644c:	2202      	movs	r2, #2
 801644e:	701a      	strb	r2, [r3, #0]
 8016450:	e03d      	b.n	80164ce <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	4a22      	ldr	r2, [pc, #136]	; (80164e0 <VerifyRfFreq+0xc8>)
 8016456:	4293      	cmp	r3, r2
 8016458:	d907      	bls.n	801646a <VerifyRfFreq+0x52>
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	4a21      	ldr	r2, [pc, #132]	; (80164e4 <VerifyRfFreq+0xcc>)
 801645e:	4293      	cmp	r3, r2
 8016460:	d803      	bhi.n	801646a <VerifyRfFreq+0x52>
    {
        *band = 0;
 8016462:	683b      	ldr	r3, [r7, #0]
 8016464:	2200      	movs	r2, #0
 8016466:	701a      	strb	r2, [r3, #0]
 8016468:	e031      	b.n	80164ce <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	4a1d      	ldr	r2, [pc, #116]	; (80164e4 <VerifyRfFreq+0xcc>)
 801646e:	4293      	cmp	r3, r2
 8016470:	d907      	bls.n	8016482 <VerifyRfFreq+0x6a>
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	4a1c      	ldr	r2, [pc, #112]	; (80164e8 <VerifyRfFreq+0xd0>)
 8016476:	4293      	cmp	r3, r2
 8016478:	d803      	bhi.n	8016482 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801647a:	683b      	ldr	r3, [r7, #0]
 801647c:	2201      	movs	r2, #1
 801647e:	701a      	strb	r2, [r3, #0]
 8016480:	e025      	b.n	80164ce <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	4a19      	ldr	r2, [pc, #100]	; (80164ec <VerifyRfFreq+0xd4>)
 8016486:	4293      	cmp	r3, r2
 8016488:	d907      	bls.n	801649a <VerifyRfFreq+0x82>
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	4a18      	ldr	r2, [pc, #96]	; (80164f0 <VerifyRfFreq+0xd8>)
 801648e:	4293      	cmp	r3, r2
 8016490:	d803      	bhi.n	801649a <VerifyRfFreq+0x82>
    {
        *band = 5;
 8016492:	683b      	ldr	r3, [r7, #0]
 8016494:	2205      	movs	r2, #5
 8016496:	701a      	strb	r2, [r3, #0]
 8016498:	e019      	b.n	80164ce <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	4a15      	ldr	r2, [pc, #84]	; (80164f4 <VerifyRfFreq+0xdc>)
 801649e:	4293      	cmp	r3, r2
 80164a0:	d907      	bls.n	80164b2 <VerifyRfFreq+0x9a>
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	4a14      	ldr	r2, [pc, #80]	; (80164f8 <VerifyRfFreq+0xe0>)
 80164a6:	4293      	cmp	r3, r2
 80164a8:	d803      	bhi.n	80164b2 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 80164aa:	683b      	ldr	r3, [r7, #0]
 80164ac:	2203      	movs	r2, #3
 80164ae:	701a      	strb	r2, [r3, #0]
 80164b0:	e00d      	b.n	80164ce <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	4a11      	ldr	r2, [pc, #68]	; (80164fc <VerifyRfFreq+0xe4>)
 80164b6:	4293      	cmp	r3, r2
 80164b8:	d307      	bcc.n	80164ca <VerifyRfFreq+0xb2>
 80164ba:	687b      	ldr	r3, [r7, #4]
 80164bc:	4a10      	ldr	r2, [pc, #64]	; (8016500 <VerifyRfFreq+0xe8>)
 80164be:	4293      	cmp	r3, r2
 80164c0:	d803      	bhi.n	80164ca <VerifyRfFreq+0xb2>
    {
        *band = 4;
 80164c2:	683b      	ldr	r3, [r7, #0]
 80164c4:	2204      	movs	r2, #4
 80164c6:	701a      	strb	r2, [r3, #0]
 80164c8:	e001      	b.n	80164ce <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 80164ca:	2300      	movs	r3, #0
 80164cc:	e000      	b.n	80164d0 <VerifyRfFreq+0xb8>
    }
    return true;
 80164ce:	2301      	movs	r3, #1
}
 80164d0:	4618      	mov	r0, r3
 80164d2:	3708      	adds	r7, #8
 80164d4:	46bd      	mov	sp, r7
 80164d6:	bd80      	pop	{r7, pc}
 80164d8:	0801ed70 	.word	0x0801ed70
 80164dc:	337055c0 	.word	0x337055c0
 80164e0:	338eda3f 	.word	0x338eda3f
 80164e4:	33bca100 	.word	0x33bca100
 80164e8:	33c5c8c0 	.word	0x33c5c8c0
 80164ec:	33c74f5f 	.word	0x33c74f5f
 80164f0:	33cef080 	.word	0x33cef080
 80164f4:	33d1fdbf 	.word	0x33d1fdbf
 80164f8:	33d5ce50 	.word	0x33d5ce50
 80164fc:	33d691a0 	.word	0x33d691a0
 8016500:	33db2580 	.word	0x33db2580

08016504 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8016504:	b590      	push	{r4, r7, lr}
 8016506:	b08b      	sub	sp, #44	; 0x2c
 8016508:	af04      	add	r7, sp, #16
 801650a:	4603      	mov	r3, r0
 801650c:	460a      	mov	r2, r1
 801650e:	71fb      	strb	r3, [r7, #7]
 8016510:	4613      	mov	r3, r2
 8016512:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8016514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016518:	4a1f      	ldr	r2, [pc, #124]	; (8016598 <GetTimeOnAir+0x94>)
 801651a:	5cd3      	ldrb	r3, [r2, r3]
 801651c:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 801651e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016522:	491e      	ldr	r1, [pc, #120]	; (801659c <GetTimeOnAir+0x98>)
 8016524:	4618      	mov	r0, r3
 8016526:	f7ff ff0f 	bl	8016348 <RegionCommonGetBandwidth>
 801652a:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 801652c:	2300      	movs	r3, #0
 801652e:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8016530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016534:	2b07      	cmp	r3, #7
 8016536:	d118      	bne.n	801656a <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8016538:	4b19      	ldr	r3, [pc, #100]	; (80165a0 <GetTimeOnAir+0x9c>)
 801653a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801653c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016540:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016544:	fb02 f303 	mul.w	r3, r2, r3
 8016548:	4619      	mov	r1, r3
 801654a:	88bb      	ldrh	r3, [r7, #4]
 801654c:	b2db      	uxtb	r3, r3
 801654e:	2201      	movs	r2, #1
 8016550:	9203      	str	r2, [sp, #12]
 8016552:	9302      	str	r3, [sp, #8]
 8016554:	2300      	movs	r3, #0
 8016556:	9301      	str	r3, [sp, #4]
 8016558:	2305      	movs	r3, #5
 801655a:	9300      	str	r3, [sp, #0]
 801655c:	2300      	movs	r3, #0
 801655e:	460a      	mov	r2, r1
 8016560:	68f9      	ldr	r1, [r7, #12]
 8016562:	2000      	movs	r0, #0
 8016564:	47a0      	blx	r4
 8016566:	6178      	str	r0, [r7, #20]
 8016568:	e011      	b.n	801658e <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801656a:	4b0d      	ldr	r3, [pc, #52]	; (80165a0 <GetTimeOnAir+0x9c>)
 801656c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801656e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8016572:	88bb      	ldrh	r3, [r7, #4]
 8016574:	b2db      	uxtb	r3, r3
 8016576:	2101      	movs	r1, #1
 8016578:	9103      	str	r1, [sp, #12]
 801657a:	9302      	str	r3, [sp, #8]
 801657c:	2300      	movs	r3, #0
 801657e:	9301      	str	r3, [sp, #4]
 8016580:	2308      	movs	r3, #8
 8016582:	9300      	str	r3, [sp, #0]
 8016584:	2301      	movs	r3, #1
 8016586:	68f9      	ldr	r1, [r7, #12]
 8016588:	2001      	movs	r0, #1
 801658a:	47a0      	blx	r4
 801658c:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 801658e:	697b      	ldr	r3, [r7, #20]
}
 8016590:	4618      	mov	r0, r3
 8016592:	371c      	adds	r7, #28
 8016594:	46bd      	mov	sp, r7
 8016596:	bd90      	pop	{r4, r7, pc}
 8016598:	0801ecb4 	.word	0x0801ecb4
 801659c:	0801ecbc 	.word	0x0801ecbc
 80165a0:	0801ed70 	.word	0x0801ed70

080165a4 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 80165a4:	b580      	push	{r7, lr}
 80165a6:	b088      	sub	sp, #32
 80165a8:	af00      	add	r7, sp, #0
 80165aa:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80165ac:	2300      	movs	r3, #0
 80165ae:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	781b      	ldrb	r3, [r3, #0]
 80165b4:	3b01      	subs	r3, #1
 80165b6:	2b37      	cmp	r3, #55	; 0x37
 80165b8:	f200 8122 	bhi.w	8016800 <RegionEU868GetPhyParam+0x25c>
 80165bc:	a201      	add	r2, pc, #4	; (adr r2, 80165c4 <RegionEU868GetPhyParam+0x20>)
 80165be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80165c2:	bf00      	nop
 80165c4:	080166a5 	.word	0x080166a5
 80165c8:	080166ab 	.word	0x080166ab
 80165cc:	08016801 	.word	0x08016801
 80165d0:	08016801 	.word	0x08016801
 80165d4:	08016801 	.word	0x08016801
 80165d8:	080166b1 	.word	0x080166b1
 80165dc:	08016801 	.word	0x08016801
 80165e0:	080166eb 	.word	0x080166eb
 80165e4:	08016801 	.word	0x08016801
 80165e8:	080166f1 	.word	0x080166f1
 80165ec:	080166f7 	.word	0x080166f7
 80165f0:	080166fd 	.word	0x080166fd
 80165f4:	08016703 	.word	0x08016703
 80165f8:	08016713 	.word	0x08016713
 80165fc:	08016723 	.word	0x08016723
 8016600:	08016729 	.word	0x08016729
 8016604:	08016731 	.word	0x08016731
 8016608:	08016739 	.word	0x08016739
 801660c:	08016741 	.word	0x08016741
 8016610:	08016749 	.word	0x08016749
 8016614:	08016751 	.word	0x08016751
 8016618:	08016765 	.word	0x08016765
 801661c:	0801676b 	.word	0x0801676b
 8016620:	08016771 	.word	0x08016771
 8016624:	08016777 	.word	0x08016777
 8016628:	08016783 	.word	0x08016783
 801662c:	0801678f 	.word	0x0801678f
 8016630:	08016795 	.word	0x08016795
 8016634:	0801679d 	.word	0x0801679d
 8016638:	080167a3 	.word	0x080167a3
 801663c:	080167a9 	.word	0x080167a9
 8016640:	080167b1 	.word	0x080167b1
 8016644:	080166b7 	.word	0x080166b7
 8016648:	08016801 	.word	0x08016801
 801664c:	08016801 	.word	0x08016801
 8016650:	08016801 	.word	0x08016801
 8016654:	08016801 	.word	0x08016801
 8016658:	08016801 	.word	0x08016801
 801665c:	08016801 	.word	0x08016801
 8016660:	08016801 	.word	0x08016801
 8016664:	08016801 	.word	0x08016801
 8016668:	08016801 	.word	0x08016801
 801666c:	08016801 	.word	0x08016801
 8016670:	08016801 	.word	0x08016801
 8016674:	08016801 	.word	0x08016801
 8016678:	08016801 	.word	0x08016801
 801667c:	080167b7 	.word	0x080167b7
 8016680:	080167bd 	.word	0x080167bd
 8016684:	080167cb 	.word	0x080167cb
 8016688:	08016801 	.word	0x08016801
 801668c:	08016801 	.word	0x08016801
 8016690:	080167d1 	.word	0x080167d1
 8016694:	080167d7 	.word	0x080167d7
 8016698:	08016801 	.word	0x08016801
 801669c:	080167dd 	.word	0x080167dd
 80166a0:	080167ed 	.word	0x080167ed
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 80166a4:	2300      	movs	r3, #0
 80166a6:	61bb      	str	r3, [r7, #24]
            break;
 80166a8:	e0ab      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 80166aa:	2300      	movs	r3, #0
 80166ac:	61bb      	str	r3, [r7, #24]
            break;
 80166ae:	e0a8      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 80166b0:	2300      	movs	r3, #0
 80166b2:	61bb      	str	r3, [r7, #24]
            break;
 80166b4:	e0a5      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80166bc:	733b      	strb	r3, [r7, #12]
 80166be:	2307      	movs	r3, #7
 80166c0:	737b      	strb	r3, [r7, #13]
 80166c2:	2300      	movs	r3, #0
 80166c4:	73bb      	strb	r3, [r7, #14]
 80166c6:	2310      	movs	r3, #16
 80166c8:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80166ca:	4b51      	ldr	r3, [pc, #324]	; (8016810 <RegionEU868GetPhyParam+0x26c>)
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80166d2:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 80166d4:	4b4e      	ldr	r3, [pc, #312]	; (8016810 <RegionEU868GetPhyParam+0x26c>)
 80166d6:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80166d8:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80166da:	f107 030c 	add.w	r3, r7, #12
 80166de:	4618      	mov	r0, r3
 80166e0:	f7ff fddf 	bl	80162a2 <RegionCommonGetNextLowerTxDr>
 80166e4:	4603      	mov	r3, r0
 80166e6:	61bb      	str	r3, [r7, #24]
            break;
 80166e8:	e08b      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 80166ea:	2300      	movs	r3, #0
 80166ec:	61bb      	str	r3, [r7, #24]
            break;
 80166ee:	e088      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 80166f0:	2300      	movs	r3, #0
 80166f2:	61bb      	str	r3, [r7, #24]
            break;
 80166f4:	e085      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80166f6:	2340      	movs	r3, #64	; 0x40
 80166f8:	61bb      	str	r3, [r7, #24]
            break;
 80166fa:	e082      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80166fc:	2320      	movs	r3, #32
 80166fe:	61bb      	str	r3, [r7, #24]
            break;
 8016700:	e07f      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016708:	461a      	mov	r2, r3
 801670a:	4b42      	ldr	r3, [pc, #264]	; (8016814 <RegionEU868GetPhyParam+0x270>)
 801670c:	5c9b      	ldrb	r3, [r3, r2]
 801670e:	61bb      	str	r3, [r7, #24]
            break;
 8016710:	e077      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8016712:	687b      	ldr	r3, [r7, #4]
 8016714:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016718:	461a      	mov	r2, r3
 801671a:	4b3f      	ldr	r3, [pc, #252]	; (8016818 <RegionEU868GetPhyParam+0x274>)
 801671c:	5c9b      	ldrb	r3, [r3, r2]
 801671e:	61bb      	str	r3, [r7, #24]
            break;
 8016720:	e06f      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8016722:	2301      	movs	r3, #1
 8016724:	61bb      	str	r3, [r7, #24]
            break;
 8016726:	e06c      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8016728:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801672c:	61bb      	str	r3, [r7, #24]
            break;
 801672e:	e068      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016730:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8016734:	61bb      	str	r3, [r7, #24]
            break;
 8016736:	e064      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8016738:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801673c:	61bb      	str	r3, [r7, #24]
            break;
 801673e:	e060      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016740:	f241 3388 	movw	r3, #5000	; 0x1388
 8016744:	61bb      	str	r3, [r7, #24]
            break;
 8016746:	e05c      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8016748:	f241 7370 	movw	r3, #6000	; 0x1770
 801674c:	61bb      	str	r3, [r7, #24]
            break;
 801674e:	e058      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))

        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8016750:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016754:	4831      	ldr	r0, [pc, #196]	; (801681c <RegionEU868GetPhyParam+0x278>)
 8016756:	f002 fa27 	bl	8018ba8 <randr>
 801675a:	4603      	mov	r3, r0
 801675c:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8016760:	61bb      	str	r3, [r7, #24]
            break;
 8016762:	e04e      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8016764:	2300      	movs	r3, #0
 8016766:	61bb      	str	r3, [r7, #24]
            break;
 8016768:	e04b      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801676a:	4b2d      	ldr	r3, [pc, #180]	; (8016820 <RegionEU868GetPhyParam+0x27c>)
 801676c:	61bb      	str	r3, [r7, #24]
            break;
 801676e:	e048      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8016770:	2300      	movs	r3, #0
 8016772:	61bb      	str	r3, [r7, #24]
            break;
 8016774:	e045      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8016776:	4b26      	ldr	r3, [pc, #152]	; (8016810 <RegionEU868GetPhyParam+0x26c>)
 8016778:	681b      	ldr	r3, [r3, #0]
 801677a:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801677e:	61bb      	str	r3, [r7, #24]
            break;
 8016780:	e03f      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8016782:	4b23      	ldr	r3, [pc, #140]	; (8016810 <RegionEU868GetPhyParam+0x26c>)
 8016784:	681b      	ldr	r3, [r3, #0]
 8016786:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801678a:	61bb      	str	r3, [r7, #24]
            break;
 801678c:	e039      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 801678e:	2310      	movs	r3, #16
 8016790:	61bb      	str	r3, [r7, #24]
            break;
 8016792:	e036      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8016794:	4b1e      	ldr	r3, [pc, #120]	; (8016810 <RegionEU868GetPhyParam+0x26c>)
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	61bb      	str	r3, [r7, #24]
            break;
 801679a:	e032      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 801679c:	2300      	movs	r3, #0
 801679e:	61bb      	str	r3, [r7, #24]
            break;
 80167a0:	e02f      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80167a2:	2300      	movs	r3, #0
 80167a4:	61bb      	str	r3, [r7, #24]
            break;
 80167a6:	e02c      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 80167a8:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80167ac:	61bb      	str	r3, [r7, #24]
            break;
 80167ae:	e028      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 80167b0:	4b1c      	ldr	r3, [pc, #112]	; (8016824 <RegionEU868GetPhyParam+0x280>)
 80167b2:	61bb      	str	r3, [r7, #24]
            break;
 80167b4:	e025      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 80167b6:	4b1a      	ldr	r3, [pc, #104]	; (8016820 <RegionEU868GetPhyParam+0x27c>)
 80167b8:	61bb      	str	r3, [r7, #24]
            break;
 80167ba:	e022      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 80167bc:	2311      	movs	r3, #17
 80167be:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 80167c0:	2301      	movs	r3, #1
 80167c2:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 80167c4:	2300      	movs	r3, #0
 80167c6:	76bb      	strb	r3, [r7, #26]
            break;
 80167c8:	e01b      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 80167ca:	2303      	movs	r3, #3
 80167cc:	61bb      	str	r3, [r7, #24]
            break;
 80167ce:	e018      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 80167d0:	4b13      	ldr	r3, [pc, #76]	; (8016820 <RegionEU868GetPhyParam+0x27c>)
 80167d2:	61bb      	str	r3, [r7, #24]
            break;
 80167d4:	e015      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 80167d6:	2303      	movs	r3, #3
 80167d8:	61bb      	str	r3, [r7, #24]
            break;
 80167da:	e012      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80167e2:	461a      	mov	r2, r3
 80167e4:	4b10      	ldr	r3, [pc, #64]	; (8016828 <RegionEU868GetPhyParam+0x284>)
 80167e6:	5c9b      	ldrb	r3, [r3, r2]
 80167e8:	61bb      	str	r3, [r7, #24]
            break;
 80167ea:	e00a      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80167f2:	490e      	ldr	r1, [pc, #56]	; (801682c <RegionEU868GetPhyParam+0x288>)
 80167f4:	4618      	mov	r0, r3
 80167f6:	f7ff fda7 	bl	8016348 <RegionCommonGetBandwidth>
 80167fa:	4603      	mov	r3, r0
 80167fc:	61bb      	str	r3, [r7, #24]
            break;
 80167fe:	e000      	b.n	8016802 <RegionEU868GetPhyParam+0x25e>
        }
        default:
        {
            break;
 8016800:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 8016802:	69bb      	ldr	r3, [r7, #24]
 8016804:	61fb      	str	r3, [r7, #28]
 8016806:	69fb      	ldr	r3, [r7, #28]
}
 8016808:	4618      	mov	r0, r3
 801680a:	3720      	adds	r7, #32
 801680c:	46bd      	mov	sp, r7
 801680e:	bd80      	pop	{r7, pc}
 8016810:	20001a90 	.word	0x20001a90
 8016814:	0801ecdc 	.word	0x0801ecdc
 8016818:	0801ece4 	.word	0x0801ece4
 801681c:	fffffc18 	.word	0xfffffc18
 8016820:	33d3e608 	.word	0x33d3e608
 8016824:	4009999a 	.word	0x4009999a
 8016828:	0801ecb4 	.word	0x0801ecb4
 801682c:	0801ecbc 	.word	0x0801ecbc

08016830 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8016830:	b590      	push	{r4, r7, lr}
 8016832:	b085      	sub	sp, #20
 8016834:	af02      	add	r7, sp, #8
 8016836:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016838:	4b11      	ldr	r3, [pc, #68]	; (8016880 <RegionEU868SetBandTxDone+0x50>)
 801683a:	681a      	ldr	r2, [r3, #0]
 801683c:	4b11      	ldr	r3, [pc, #68]	; (8016884 <RegionEU868SetBandTxDone+0x54>)
 801683e:	6819      	ldr	r1, [r3, #0]
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	781b      	ldrb	r3, [r3, #0]
 8016844:	4618      	mov	r0, r3
 8016846:	4603      	mov	r3, r0
 8016848:	005b      	lsls	r3, r3, #1
 801684a:	4403      	add	r3, r0
 801684c:	009b      	lsls	r3, r3, #2
 801684e:	440b      	add	r3, r1
 8016850:	3309      	adds	r3, #9
 8016852:	781b      	ldrb	r3, [r3, #0]
 8016854:	4619      	mov	r1, r3
 8016856:	460b      	mov	r3, r1
 8016858:	005b      	lsls	r3, r3, #1
 801685a:	440b      	add	r3, r1
 801685c:	00db      	lsls	r3, r3, #3
 801685e:	18d0      	adds	r0, r2, r3
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	6899      	ldr	r1, [r3, #8]
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	785c      	ldrb	r4, [r3, #1]
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	691a      	ldr	r2, [r3, #16]
 801686c:	9200      	str	r2, [sp, #0]
 801686e:	68db      	ldr	r3, [r3, #12]
 8016870:	4622      	mov	r2, r4
 8016872:	f7ff f8ef 	bl	8015a54 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 8016876:	bf00      	nop
 8016878:	370c      	adds	r7, #12
 801687a:	46bd      	mov	sp, r7
 801687c:	bd90      	pop	{r4, r7, pc}
 801687e:	bf00      	nop
 8016880:	20001a94 	.word	0x20001a94
 8016884:	20001a90 	.word	0x20001a90

08016888 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8016888:	b580      	push	{r7, lr}
 801688a:	b0b0      	sub	sp, #192	; 0xc0
 801688c:	af00      	add	r7, sp, #0
 801688e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8016890:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8016894:	2290      	movs	r2, #144	; 0x90
 8016896:	2100      	movs	r1, #0
 8016898:	4618      	mov	r0, r3
 801689a:	f006 fe55 	bl	801d548 <memset>
 801689e:	2364      	movs	r3, #100	; 0x64
 80168a0:	863b      	strh	r3, [r7, #48]	; 0x30
 80168a2:	2364      	movs	r3, #100	; 0x64
 80168a4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80168a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80168ac:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80168b0:	230a      	movs	r3, #10
 80168b2:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80168b6:	2364      	movs	r3, #100	; 0x64
 80168b8:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80168bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80168c0:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	7b1b      	ldrb	r3, [r3, #12]
 80168c8:	2b02      	cmp	r3, #2
 80168ca:	d05d      	beq.n	8016988 <RegionEU868InitDefaults+0x100>
 80168cc:	2b02      	cmp	r3, #2
 80168ce:	dc6a      	bgt.n	80169a6 <RegionEU868InitDefaults+0x11e>
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d002      	beq.n	80168da <RegionEU868InitDefaults+0x52>
 80168d4:	2b01      	cmp	r3, #1
 80168d6:	d03e      	beq.n	8016956 <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 80168d8:	e065      	b.n	80169a6 <RegionEU868InitDefaults+0x11e>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 80168da:	687b      	ldr	r3, [r7, #4]
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	2b00      	cmp	r3, #0
 80168e0:	d062      	beq.n	80169a8 <RegionEU868InitDefaults+0x120>
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	685b      	ldr	r3, [r3, #4]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d05e      	beq.n	80169a8 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	685b      	ldr	r3, [r3, #4]
 80168ee:	4a30      	ldr	r2, [pc, #192]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 80168f0:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	689b      	ldr	r3, [r3, #8]
 80168f6:	4a2f      	ldr	r2, [pc, #188]	; (80169b4 <RegionEU868InitDefaults+0x12c>)
 80168f8:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 80168fa:	4b2e      	ldr	r3, [pc, #184]	; (80169b4 <RegionEU868InitDefaults+0x12c>)
 80168fc:	681b      	ldr	r3, [r3, #0]
 80168fe:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8016902:	2290      	movs	r2, #144	; 0x90
 8016904:	4618      	mov	r0, r3
 8016906:	f002 f966 	bl	8018bd6 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801690a:	4b29      	ldr	r3, [pc, #164]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 801690c:	681b      	ldr	r3, [r3, #0]
 801690e:	4a2a      	ldr	r2, [pc, #168]	; (80169b8 <RegionEU868InitDefaults+0x130>)
 8016910:	ca07      	ldmia	r2, {r0, r1, r2}
 8016912:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8016916:	4b26      	ldr	r3, [pc, #152]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016918:	681b      	ldr	r3, [r3, #0]
 801691a:	4a28      	ldr	r2, [pc, #160]	; (80169bc <RegionEU868InitDefaults+0x134>)
 801691c:	330c      	adds	r3, #12
 801691e:	ca07      	ldmia	r2, {r0, r1, r2}
 8016920:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8016924:	4b22      	ldr	r3, [pc, #136]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	4a25      	ldr	r2, [pc, #148]	; (80169c0 <RegionEU868InitDefaults+0x138>)
 801692a:	3318      	adds	r3, #24
 801692c:	ca07      	ldmia	r2, {r0, r1, r2}
 801692e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8016932:	4b1f      	ldr	r3, [pc, #124]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016934:	681b      	ldr	r3, [r3, #0]
 8016936:	2207      	movs	r2, #7
 8016938:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801693c:	4b1c      	ldr	r3, [pc, #112]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 801693e:	681b      	ldr	r3, [r3, #0]
 8016940:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016944:	4b1a      	ldr	r3, [pc, #104]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016946:	681b      	ldr	r3, [r3, #0]
 8016948:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801694c:	2201      	movs	r2, #1
 801694e:	4619      	mov	r1, r3
 8016950:	f7ff f85a 	bl	8015a08 <RegionCommonChanMaskCopy>
 8016954:	e028      	b.n	80169a8 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8016956:	4b16      	ldr	r3, [pc, #88]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016958:	681b      	ldr	r3, [r3, #0]
 801695a:	2200      	movs	r2, #0
 801695c:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 801695e:	4b14      	ldr	r3, [pc, #80]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016960:	681b      	ldr	r3, [r3, #0]
 8016962:	2200      	movs	r2, #0
 8016964:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8016966:	4b12      	ldr	r3, [pc, #72]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	2200      	movs	r2, #0
 801696c:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801696e:	4b10      	ldr	r3, [pc, #64]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016970:	681b      	ldr	r3, [r3, #0]
 8016972:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016976:	4b0e      	ldr	r3, [pc, #56]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801697e:	2201      	movs	r2, #1
 8016980:	4619      	mov	r1, r3
 8016982:	f7ff f841 	bl	8015a08 <RegionCommonChanMaskCopy>
            break;
 8016986:	e00f      	b.n	80169a8 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8016988:	4b09      	ldr	r3, [pc, #36]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 801698a:	681b      	ldr	r3, [r3, #0]
 801698c:	f8b3 1360 	ldrh.w	r1, [r3, #864]	; 0x360
 8016990:	4b07      	ldr	r3, [pc, #28]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 8016992:	681b      	ldr	r3, [r3, #0]
 8016994:	f8b3 236c 	ldrh.w	r2, [r3, #876]	; 0x36c
 8016998:	4b05      	ldr	r3, [pc, #20]	; (80169b0 <RegionEU868InitDefaults+0x128>)
 801699a:	681b      	ldr	r3, [r3, #0]
 801699c:	430a      	orrs	r2, r1
 801699e:	b292      	uxth	r2, r2
 80169a0:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
            break;
 80169a4:	e000      	b.n	80169a8 <RegionEU868InitDefaults+0x120>
            break;
 80169a6:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 80169a8:	37c0      	adds	r7, #192	; 0xc0
 80169aa:	46bd      	mov	sp, r7
 80169ac:	bd80      	pop	{r7, pc}
 80169ae:	bf00      	nop
 80169b0:	20001a90 	.word	0x20001a90
 80169b4:	20001a94 	.word	0x20001a94
 80169b8:	0801e768 	.word	0x0801e768
 80169bc:	0801e774 	.word	0x0801e774
 80169c0:	0801e780 	.word	0x0801e780

080169c4 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80169c4:	b580      	push	{r7, lr}
 80169c6:	b084      	sub	sp, #16
 80169c8:	af00      	add	r7, sp, #0
 80169ca:	6078      	str	r0, [r7, #4]
 80169cc:	460b      	mov	r3, r1
 80169ce:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 80169d0:	78fb      	ldrb	r3, [r7, #3]
 80169d2:	2b0f      	cmp	r3, #15
 80169d4:	d86c      	bhi.n	8016ab0 <RegionEU868Verify+0xec>
 80169d6:	a201      	add	r2, pc, #4	; (adr r2, 80169dc <RegionEU868Verify+0x18>)
 80169d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80169dc:	08016a1d 	.word	0x08016a1d
 80169e0:	08016ab1 	.word	0x08016ab1
 80169e4:	08016ab1 	.word	0x08016ab1
 80169e8:	08016ab1 	.word	0x08016ab1
 80169ec:	08016ab1 	.word	0x08016ab1
 80169f0:	08016a35 	.word	0x08016a35
 80169f4:	08016a53 	.word	0x08016a53
 80169f8:	08016a71 	.word	0x08016a71
 80169fc:	08016ab1 	.word	0x08016ab1
 8016a00:	08016a8f 	.word	0x08016a8f
 8016a04:	08016a8f 	.word	0x08016a8f
 8016a08:	08016ab1 	.word	0x08016ab1
 8016a0c:	08016ab1 	.word	0x08016ab1
 8016a10:	08016ab1 	.word	0x08016ab1
 8016a14:	08016ab1 	.word	0x08016ab1
 8016a18:	08016aad 	.word	0x08016aad
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8016a1c:	2300      	movs	r3, #0
 8016a1e:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	681b      	ldr	r3, [r3, #0]
 8016a24:	f107 020f 	add.w	r2, r7, #15
 8016a28:	4611      	mov	r1, r2
 8016a2a:	4618      	mov	r0, r3
 8016a2c:	f7ff fcf4 	bl	8016418 <VerifyRfFreq>
 8016a30:	4603      	mov	r3, r0
 8016a32:	e03e      	b.n	8016ab2 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	f993 3000 	ldrsb.w	r3, [r3]
 8016a3a:	2207      	movs	r2, #7
 8016a3c:	2100      	movs	r1, #0
 8016a3e:	4618      	mov	r0, r3
 8016a40:	f7fe ff65 	bl	801590e <RegionCommonValueInRange>
 8016a44:	4603      	mov	r3, r0
 8016a46:	2b00      	cmp	r3, #0
 8016a48:	bf14      	ite	ne
 8016a4a:	2301      	movne	r3, #1
 8016a4c:	2300      	moveq	r3, #0
 8016a4e:	b2db      	uxtb	r3, r3
 8016a50:	e02f      	b.n	8016ab2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	f993 3000 	ldrsb.w	r3, [r3]
 8016a58:	2205      	movs	r2, #5
 8016a5a:	2100      	movs	r1, #0
 8016a5c:	4618      	mov	r0, r3
 8016a5e:	f7fe ff56 	bl	801590e <RegionCommonValueInRange>
 8016a62:	4603      	mov	r3, r0
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	bf14      	ite	ne
 8016a68:	2301      	movne	r3, #1
 8016a6a:	2300      	moveq	r3, #0
 8016a6c:	b2db      	uxtb	r3, r3
 8016a6e:	e020      	b.n	8016ab2 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	f993 3000 	ldrsb.w	r3, [r3]
 8016a76:	2207      	movs	r2, #7
 8016a78:	2100      	movs	r1, #0
 8016a7a:	4618      	mov	r0, r3
 8016a7c:	f7fe ff47 	bl	801590e <RegionCommonValueInRange>
 8016a80:	4603      	mov	r3, r0
 8016a82:	2b00      	cmp	r3, #0
 8016a84:	bf14      	ite	ne
 8016a86:	2301      	movne	r3, #1
 8016a88:	2300      	moveq	r3, #0
 8016a8a:	b2db      	uxtb	r3, r3
 8016a8c:	e011      	b.n	8016ab2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	f993 3000 	ldrsb.w	r3, [r3]
 8016a94:	2207      	movs	r2, #7
 8016a96:	2100      	movs	r1, #0
 8016a98:	4618      	mov	r0, r3
 8016a9a:	f7fe ff38 	bl	801590e <RegionCommonValueInRange>
 8016a9e:	4603      	mov	r3, r0
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	bf14      	ite	ne
 8016aa4:	2301      	movne	r3, #1
 8016aa6:	2300      	moveq	r3, #0
 8016aa8:	b2db      	uxtb	r3, r3
 8016aaa:	e002      	b.n	8016ab2 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8016aac:	2301      	movs	r3, #1
 8016aae:	e000      	b.n	8016ab2 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8016ab0:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8016ab2:	4618      	mov	r0, r3
 8016ab4:	3710      	adds	r7, #16
 8016ab6:	46bd      	mov	sp, r7
 8016ab8:	bd80      	pop	{r7, pc}
 8016aba:	bf00      	nop

08016abc <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016abc:	b580      	push	{r7, lr}
 8016abe:	b08a      	sub	sp, #40	; 0x28
 8016ac0:	af00      	add	r7, sp, #0
 8016ac2:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016ac4:	2350      	movs	r3, #80	; 0x50
 8016ac6:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	7a1b      	ldrb	r3, [r3, #8]
 8016ace:	2b10      	cmp	r3, #16
 8016ad0:	d162      	bne.n	8016b98 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	685b      	ldr	r3, [r3, #4]
 8016ad6:	330f      	adds	r3, #15
 8016ad8:	781b      	ldrb	r3, [r3, #0]
 8016ada:	2b00      	cmp	r3, #0
 8016adc:	d15e      	bne.n	8016b9c <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016ade:	2300      	movs	r3, #0
 8016ae0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016ae4:	2303      	movs	r3, #3
 8016ae6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016aea:	e050      	b.n	8016b8e <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8016aec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016af0:	2b07      	cmp	r3, #7
 8016af2:	d824      	bhi.n	8016b3e <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	685a      	ldr	r2, [r3, #4]
 8016af8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016afc:	4413      	add	r3, r2
 8016afe:	781b      	ldrb	r3, [r3, #0]
 8016b00:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8016b02:	69ba      	ldr	r2, [r7, #24]
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	6859      	ldr	r1, [r3, #4]
 8016b08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016b0c:	3301      	adds	r3, #1
 8016b0e:	440b      	add	r3, r1
 8016b10:	781b      	ldrb	r3, [r3, #0]
 8016b12:	021b      	lsls	r3, r3, #8
 8016b14:	4313      	orrs	r3, r2
 8016b16:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8016b18:	69ba      	ldr	r2, [r7, #24]
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	6859      	ldr	r1, [r3, #4]
 8016b1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016b22:	3302      	adds	r3, #2
 8016b24:	440b      	add	r3, r1
 8016b26:	781b      	ldrb	r3, [r3, #0]
 8016b28:	041b      	lsls	r3, r3, #16
 8016b2a:	4313      	orrs	r3, r2
 8016b2c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8016b2e:	69bb      	ldr	r3, [r7, #24]
 8016b30:	2264      	movs	r2, #100	; 0x64
 8016b32:	fb02 f303 	mul.w	r3, r2, r3
 8016b36:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8016b38:	2300      	movs	r3, #0
 8016b3a:	61fb      	str	r3, [r7, #28]
 8016b3c:	e006      	b.n	8016b4c <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8016b3e:	2300      	movs	r3, #0
 8016b40:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8016b42:	2300      	movs	r3, #0
 8016b44:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8016b48:	2300      	movs	r3, #0
 8016b4a:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8016b4c:	69bb      	ldr	r3, [r7, #24]
 8016b4e:	2b00      	cmp	r3, #0
 8016b50:	d00b      	beq.n	8016b6a <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8016b52:	f107 0318 	add.w	r3, r7, #24
 8016b56:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8016b58:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016b5c:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8016b5e:	f107 0310 	add.w	r3, r7, #16
 8016b62:	4618      	mov	r0, r3
 8016b64:	f000 fd0e 	bl	8017584 <RegionEU868ChannelAdd>
 8016b68:	e007      	b.n	8016b7a <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8016b6a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016b6e:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8016b70:	f107 030c 	add.w	r3, r7, #12
 8016b74:	4618      	mov	r0, r3
 8016b76:	f000 fda7 	bl	80176c8 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016b7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016b7e:	3303      	adds	r3, #3
 8016b80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016b84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016b88:	3301      	adds	r3, #1
 8016b8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8016b8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016b92:	2b0f      	cmp	r3, #15
 8016b94:	d9aa      	bls.n	8016aec <RegionEU868ApplyCFList+0x30>
 8016b96:	e002      	b.n	8016b9e <RegionEU868ApplyCFList+0xe2>
        return;
 8016b98:	bf00      	nop
 8016b9a:	e000      	b.n	8016b9e <RegionEU868ApplyCFList+0xe2>
        return;
 8016b9c:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8016b9e:	3728      	adds	r7, #40	; 0x28
 8016ba0:	46bd      	mov	sp, r7
 8016ba2:	bd80      	pop	{r7, pc}

08016ba4 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016ba4:	b580      	push	{r7, lr}
 8016ba6:	b082      	sub	sp, #8
 8016ba8:	af00      	add	r7, sp, #0
 8016baa:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	791b      	ldrb	r3, [r3, #4]
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d002      	beq.n	8016bba <RegionEU868ChanMaskSet+0x16>
 8016bb4:	2b01      	cmp	r3, #1
 8016bb6:	d00b      	beq.n	8016bd0 <RegionEU868ChanMaskSet+0x2c>
 8016bb8:	e015      	b.n	8016be6 <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016bba:	4b0e      	ldr	r3, [pc, #56]	; (8016bf4 <RegionEU868ChanMaskSet+0x50>)
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	681b      	ldr	r3, [r3, #0]
 8016bc6:	2201      	movs	r2, #1
 8016bc8:	4619      	mov	r1, r3
 8016bca:	f7fe ff1d 	bl	8015a08 <RegionCommonChanMaskCopy>
            break;
 8016bce:	e00c      	b.n	8016bea <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016bd0:	4b08      	ldr	r3, [pc, #32]	; (8016bf4 <RegionEU868ChanMaskSet+0x50>)
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	681b      	ldr	r3, [r3, #0]
 8016bdc:	2201      	movs	r2, #1
 8016bde:	4619      	mov	r1, r3
 8016be0:	f7fe ff12 	bl	8015a08 <RegionCommonChanMaskCopy>
            break;
 8016be4:	e001      	b.n	8016bea <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8016be6:	2300      	movs	r3, #0
 8016be8:	e000      	b.n	8016bec <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8016bea:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016bec:	4618      	mov	r0, r3
 8016bee:	3708      	adds	r7, #8
 8016bf0:	46bd      	mov	sp, r7
 8016bf2:	bd80      	pop	{r7, pc}
 8016bf4:	20001a90 	.word	0x20001a90

08016bf8 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016bf8:	b580      	push	{r7, lr}
 8016bfa:	b088      	sub	sp, #32
 8016bfc:	af02      	add	r7, sp, #8
 8016bfe:	60ba      	str	r2, [r7, #8]
 8016c00:	607b      	str	r3, [r7, #4]
 8016c02:	4603      	mov	r3, r0
 8016c04:	73fb      	strb	r3, [r7, #15]
 8016c06:	460b      	mov	r3, r1
 8016c08:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8016c0a:	2300      	movs	r3, #0
 8016c0c:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8016c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016c12:	2b07      	cmp	r3, #7
 8016c14:	bfa8      	it	ge
 8016c16:	2307      	movge	r3, #7
 8016c18:	b25a      	sxtb	r2, r3
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c24:	491e      	ldr	r1, [pc, #120]	; (8016ca0 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016c26:	4618      	mov	r0, r3
 8016c28:	f7ff fb8e 	bl	8016348 <RegionCommonGetBandwidth>
 8016c2c:	4603      	mov	r3, r0
 8016c2e:	b2da      	uxtb	r2, r3
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c3a:	2b07      	cmp	r3, #7
 8016c3c:	d10a      	bne.n	8016c54 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c44:	461a      	mov	r2, r3
 8016c46:	4b17      	ldr	r3, [pc, #92]	; (8016ca4 <RegionEU868ComputeRxWindowParameters+0xac>)
 8016c48:	5c9b      	ldrb	r3, [r3, r2]
 8016c4a:	4618      	mov	r0, r3
 8016c4c:	f7ff f910 	bl	8015e70 <RegionCommonComputeSymbolTimeFsk>
 8016c50:	6178      	str	r0, [r7, #20]
 8016c52:	e011      	b.n	8016c78 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c5a:	461a      	mov	r2, r3
 8016c5c:	4b11      	ldr	r3, [pc, #68]	; (8016ca4 <RegionEU868ComputeRxWindowParameters+0xac>)
 8016c5e:	5c9a      	ldrb	r2, [r3, r2]
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c66:	4619      	mov	r1, r3
 8016c68:	4b0d      	ldr	r3, [pc, #52]	; (8016ca0 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016c6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016c6e:	4619      	mov	r1, r3
 8016c70:	4610      	mov	r0, r2
 8016c72:	f7ff f8e7 	bl	8015e44 <RegionCommonComputeSymbolTimeLoRa>
 8016c76:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016c78:	4b0b      	ldr	r3, [pc, #44]	; (8016ca8 <RegionEU868ComputeRxWindowParameters+0xb0>)
 8016c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8016c7c:	4798      	blx	r3
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	3308      	adds	r3, #8
 8016c82:	687a      	ldr	r2, [r7, #4]
 8016c84:	320c      	adds	r2, #12
 8016c86:	7bb9      	ldrb	r1, [r7, #14]
 8016c88:	9201      	str	r2, [sp, #4]
 8016c8a:	9300      	str	r3, [sp, #0]
 8016c8c:	4603      	mov	r3, r0
 8016c8e:	68ba      	ldr	r2, [r7, #8]
 8016c90:	6978      	ldr	r0, [r7, #20]
 8016c92:	f7ff f8fd 	bl	8015e90 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8016c96:	bf00      	nop
 8016c98:	3718      	adds	r7, #24
 8016c9a:	46bd      	mov	sp, r7
 8016c9c:	bd80      	pop	{r7, pc}
 8016c9e:	bf00      	nop
 8016ca0:	0801ecbc 	.word	0x0801ecbc
 8016ca4:	0801ecb4 	.word	0x0801ecb4
 8016ca8:	0801ed70 	.word	0x0801ed70

08016cac <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016cac:	b5b0      	push	{r4, r5, r7, lr}
 8016cae:	b090      	sub	sp, #64	; 0x40
 8016cb0:	af0a      	add	r7, sp, #40	; 0x28
 8016cb2:	6078      	str	r0, [r7, #4]
 8016cb4:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	785b      	ldrb	r3, [r3, #1]
 8016cba:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8016cbc:	2300      	movs	r3, #0
 8016cbe:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8016cc0:	2300      	movs	r3, #0
 8016cc2:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8016cc4:	687b      	ldr	r3, [r7, #4]
 8016cc6:	685b      	ldr	r3, [r3, #4]
 8016cc8:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8016cca:	4b5a      	ldr	r3, [pc, #360]	; (8016e34 <RegionEU868RxConfig+0x188>)
 8016ccc:	685b      	ldr	r3, [r3, #4]
 8016cce:	4798      	blx	r3
 8016cd0:	4603      	mov	r3, r0
 8016cd2:	2b00      	cmp	r3, #0
 8016cd4:	d001      	beq.n	8016cda <RegionEU868RxConfig+0x2e>
    {
        return false;
 8016cd6:	2300      	movs	r3, #0
 8016cd8:	e0a8      	b.n	8016e2c <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	7cdb      	ldrb	r3, [r3, #19]
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	d126      	bne.n	8016d30 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8016ce2:	4b55      	ldr	r3, [pc, #340]	; (8016e38 <RegionEU868RxConfig+0x18c>)
 8016ce4:	681a      	ldr	r2, [r3, #0]
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	781b      	ldrb	r3, [r3, #0]
 8016cea:	4619      	mov	r1, r3
 8016cec:	460b      	mov	r3, r1
 8016cee:	005b      	lsls	r3, r3, #1
 8016cf0:	440b      	add	r3, r1
 8016cf2:	009b      	lsls	r3, r3, #2
 8016cf4:	4413      	add	r3, r2
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8016cfa:	4b4f      	ldr	r3, [pc, #316]	; (8016e38 <RegionEU868RxConfig+0x18c>)
 8016cfc:	681a      	ldr	r2, [r3, #0]
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	781b      	ldrb	r3, [r3, #0]
 8016d02:	4619      	mov	r1, r3
 8016d04:	460b      	mov	r3, r1
 8016d06:	005b      	lsls	r3, r3, #1
 8016d08:	440b      	add	r3, r1
 8016d0a:	009b      	lsls	r3, r3, #2
 8016d0c:	4413      	add	r3, r2
 8016d0e:	3304      	adds	r3, #4
 8016d10:	681b      	ldr	r3, [r3, #0]
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d00c      	beq.n	8016d30 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8016d16:	4b48      	ldr	r3, [pc, #288]	; (8016e38 <RegionEU868RxConfig+0x18c>)
 8016d18:	681a      	ldr	r2, [r3, #0]
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	781b      	ldrb	r3, [r3, #0]
 8016d1e:	4619      	mov	r1, r3
 8016d20:	460b      	mov	r3, r1
 8016d22:	005b      	lsls	r3, r3, #1
 8016d24:	440b      	add	r3, r1
 8016d26:	009b      	lsls	r3, r3, #2
 8016d28:	4413      	add	r3, r2
 8016d2a:	3304      	adds	r3, #4
 8016d2c:	681b      	ldr	r3, [r3, #0]
 8016d2e:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8016d30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016d34:	4a41      	ldr	r2, [pc, #260]	; (8016e3c <RegionEU868RxConfig+0x190>)
 8016d36:	5cd3      	ldrb	r3, [r2, r3]
 8016d38:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8016d3a:	4b3e      	ldr	r3, [pc, #248]	; (8016e34 <RegionEU868RxConfig+0x188>)
 8016d3c:	68db      	ldr	r3, [r3, #12]
 8016d3e:	6938      	ldr	r0, [r7, #16]
 8016d40:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8016d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016d46:	2b07      	cmp	r3, #7
 8016d48:	d128      	bne.n	8016d9c <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 8016d4a:	2300      	movs	r3, #0
 8016d4c:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8016d4e:	4b39      	ldr	r3, [pc, #228]	; (8016e34 <RegionEU868RxConfig+0x188>)
 8016d50:	699c      	ldr	r4, [r3, #24]
 8016d52:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016d56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016d5a:	fb02 f303 	mul.w	r3, r2, r3
 8016d5e:	4619      	mov	r1, r3
 8016d60:	687b      	ldr	r3, [r7, #4]
 8016d62:	689b      	ldr	r3, [r3, #8]
 8016d64:	b29b      	uxth	r3, r3
 8016d66:	687a      	ldr	r2, [r7, #4]
 8016d68:	7c92      	ldrb	r2, [r2, #18]
 8016d6a:	7df8      	ldrb	r0, [r7, #23]
 8016d6c:	9209      	str	r2, [sp, #36]	; 0x24
 8016d6e:	2200      	movs	r2, #0
 8016d70:	9208      	str	r2, [sp, #32]
 8016d72:	2200      	movs	r2, #0
 8016d74:	9207      	str	r2, [sp, #28]
 8016d76:	2200      	movs	r2, #0
 8016d78:	9206      	str	r2, [sp, #24]
 8016d7a:	2201      	movs	r2, #1
 8016d7c:	9205      	str	r2, [sp, #20]
 8016d7e:	2200      	movs	r2, #0
 8016d80:	9204      	str	r2, [sp, #16]
 8016d82:	2200      	movs	r2, #0
 8016d84:	9203      	str	r2, [sp, #12]
 8016d86:	9302      	str	r3, [sp, #8]
 8016d88:	2305      	movs	r3, #5
 8016d8a:	9301      	str	r3, [sp, #4]
 8016d8c:	4b2c      	ldr	r3, [pc, #176]	; (8016e40 <RegionEU868RxConfig+0x194>)
 8016d8e:	9300      	str	r3, [sp, #0]
 8016d90:	2300      	movs	r3, #0
 8016d92:	460a      	mov	r2, r1
 8016d94:	f24c 3150 	movw	r1, #50000	; 0xc350
 8016d98:	47a0      	blx	r4
 8016d9a:	e024      	b.n	8016de6 <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8016d9c:	2301      	movs	r3, #1
 8016d9e:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8016da0:	4b24      	ldr	r3, [pc, #144]	; (8016e34 <RegionEU868RxConfig+0x188>)
 8016da2:	699c      	ldr	r4, [r3, #24]
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	789b      	ldrb	r3, [r3, #2]
 8016da8:	461d      	mov	r5, r3
 8016daa:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	689b      	ldr	r3, [r3, #8]
 8016db2:	b29b      	uxth	r3, r3
 8016db4:	687a      	ldr	r2, [r7, #4]
 8016db6:	7c92      	ldrb	r2, [r2, #18]
 8016db8:	7df8      	ldrb	r0, [r7, #23]
 8016dba:	9209      	str	r2, [sp, #36]	; 0x24
 8016dbc:	2201      	movs	r2, #1
 8016dbe:	9208      	str	r2, [sp, #32]
 8016dc0:	2200      	movs	r2, #0
 8016dc2:	9207      	str	r2, [sp, #28]
 8016dc4:	2200      	movs	r2, #0
 8016dc6:	9206      	str	r2, [sp, #24]
 8016dc8:	2200      	movs	r2, #0
 8016dca:	9205      	str	r2, [sp, #20]
 8016dcc:	2200      	movs	r2, #0
 8016dce:	9204      	str	r2, [sp, #16]
 8016dd0:	2200      	movs	r2, #0
 8016dd2:	9203      	str	r2, [sp, #12]
 8016dd4:	9302      	str	r3, [sp, #8]
 8016dd6:	2308      	movs	r3, #8
 8016dd8:	9301      	str	r3, [sp, #4]
 8016dda:	2300      	movs	r3, #0
 8016ddc:	9300      	str	r3, [sp, #0]
 8016dde:	2301      	movs	r3, #1
 8016de0:	460a      	mov	r2, r1
 8016de2:	4629      	mov	r1, r5
 8016de4:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	7c5b      	ldrb	r3, [r3, #17]
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d005      	beq.n	8016dfa <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8016dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016df2:	4a14      	ldr	r2, [pc, #80]	; (8016e44 <RegionEU868RxConfig+0x198>)
 8016df4:	5cd3      	ldrb	r3, [r2, r3]
 8016df6:	75bb      	strb	r3, [r7, #22]
 8016df8:	e004      	b.n	8016e04 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8016dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016dfe:	4a12      	ldr	r2, [pc, #72]	; (8016e48 <RegionEU868RxConfig+0x19c>)
 8016e00:	5cd3      	ldrb	r3, [r2, r3]
 8016e02:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8016e04:	4b0b      	ldr	r3, [pc, #44]	; (8016e34 <RegionEU868RxConfig+0x188>)
 8016e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016e08:	7dba      	ldrb	r2, [r7, #22]
 8016e0a:	320d      	adds	r2, #13
 8016e0c:	b2d1      	uxtb	r1, r2
 8016e0e:	7dfa      	ldrb	r2, [r7, #23]
 8016e10:	4610      	mov	r0, r2
 8016e12:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	7cdb      	ldrb	r3, [r3, #19]
 8016e18:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016e1c:	6939      	ldr	r1, [r7, #16]
 8016e1e:	4618      	mov	r0, r3
 8016e20:	f7ff fab0 	bl	8016384 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8016e24:	683b      	ldr	r3, [r7, #0]
 8016e26:	7bfa      	ldrb	r2, [r7, #15]
 8016e28:	701a      	strb	r2, [r3, #0]
    return true;
 8016e2a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016e2c:	4618      	mov	r0, r3
 8016e2e:	3718      	adds	r7, #24
 8016e30:	46bd      	mov	sp, r7
 8016e32:	bdb0      	pop	{r4, r5, r7, pc}
 8016e34:	0801ed70 	.word	0x0801ed70
 8016e38:	20001a90 	.word	0x20001a90
 8016e3c:	0801ecb4 	.word	0x0801ecb4
 8016e40:	00014585 	.word	0x00014585
 8016e44:	0801ece4 	.word	0x0801ece4
 8016e48:	0801ecdc 	.word	0x0801ecdc

08016e4c <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016e4c:	b590      	push	{r4, r7, lr}
 8016e4e:	b093      	sub	sp, #76	; 0x4c
 8016e50:	af0a      	add	r7, sp, #40	; 0x28
 8016e52:	60f8      	str	r0, [r7, #12]
 8016e54:	60b9      	str	r1, [r7, #8]
 8016e56:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8016e58:	68fb      	ldr	r3, [r7, #12]
 8016e5a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e5e:	461a      	mov	r2, r3
 8016e60:	4b5d      	ldr	r3, [pc, #372]	; (8016fd8 <RegionEU868TxConfig+0x18c>)
 8016e62:	5c9b      	ldrb	r3, [r3, r2]
 8016e64:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8016e66:	68fb      	ldr	r3, [r7, #12]
 8016e68:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8016e6c:	4b5b      	ldr	r3, [pc, #364]	; (8016fdc <RegionEU868TxConfig+0x190>)
 8016e6e:	681a      	ldr	r2, [r3, #0]
 8016e70:	4b5b      	ldr	r3, [pc, #364]	; (8016fe0 <RegionEU868TxConfig+0x194>)
 8016e72:	6819      	ldr	r1, [r3, #0]
 8016e74:	68fb      	ldr	r3, [r7, #12]
 8016e76:	781b      	ldrb	r3, [r3, #0]
 8016e78:	461c      	mov	r4, r3
 8016e7a:	4623      	mov	r3, r4
 8016e7c:	005b      	lsls	r3, r3, #1
 8016e7e:	4423      	add	r3, r4
 8016e80:	009b      	lsls	r3, r3, #2
 8016e82:	440b      	add	r3, r1
 8016e84:	3309      	adds	r3, #9
 8016e86:	781b      	ldrb	r3, [r3, #0]
 8016e88:	4619      	mov	r1, r3
 8016e8a:	460b      	mov	r3, r1
 8016e8c:	005b      	lsls	r3, r3, #1
 8016e8e:	440b      	add	r3, r1
 8016e90:	00db      	lsls	r3, r3, #3
 8016e92:	4413      	add	r3, r2
 8016e94:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016e98:	4619      	mov	r1, r3
 8016e9a:	f7ff fa40 	bl	801631e <RegionCommonLimitTxPower>
 8016e9e:	4603      	mov	r3, r0
 8016ea0:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016ea8:	494e      	ldr	r1, [pc, #312]	; (8016fe4 <RegionEU868TxConfig+0x198>)
 8016eaa:	4618      	mov	r0, r3
 8016eac:	f7ff fa4c 	bl	8016348 <RegionCommonGetBandwidth>
 8016eb0:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8016eb6:	68fb      	ldr	r3, [r7, #12]
 8016eb8:	6859      	ldr	r1, [r3, #4]
 8016eba:	68fb      	ldr	r3, [r7, #12]
 8016ebc:	689a      	ldr	r2, [r3, #8]
 8016ebe:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8016ec2:	4618      	mov	r0, r3
 8016ec4:	f7ff f89c 	bl	8016000 <RegionCommonComputeTxPower>
 8016ec8:	4603      	mov	r3, r0
 8016eca:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8016ecc:	4b46      	ldr	r3, [pc, #280]	; (8016fe8 <RegionEU868TxConfig+0x19c>)
 8016ece:	68da      	ldr	r2, [r3, #12]
 8016ed0:	4b43      	ldr	r3, [pc, #268]	; (8016fe0 <RegionEU868TxConfig+0x194>)
 8016ed2:	6819      	ldr	r1, [r3, #0]
 8016ed4:	68fb      	ldr	r3, [r7, #12]
 8016ed6:	781b      	ldrb	r3, [r3, #0]
 8016ed8:	4618      	mov	r0, r3
 8016eda:	4603      	mov	r3, r0
 8016edc:	005b      	lsls	r3, r3, #1
 8016ede:	4403      	add	r3, r0
 8016ee0:	009b      	lsls	r3, r3, #2
 8016ee2:	440b      	add	r3, r1
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	4618      	mov	r0, r3
 8016ee8:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8016eea:	68fb      	ldr	r3, [r7, #12]
 8016eec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016ef0:	2b07      	cmp	r3, #7
 8016ef2:	d124      	bne.n	8016f3e <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 8016ef4:	2300      	movs	r3, #0
 8016ef6:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8016ef8:	4b3b      	ldr	r3, [pc, #236]	; (8016fe8 <RegionEU868TxConfig+0x19c>)
 8016efa:	69dc      	ldr	r4, [r3, #28]
 8016efc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8016f00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016f04:	fb02 f303 	mul.w	r3, r2, r3
 8016f08:	461a      	mov	r2, r3
 8016f0a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8016f0e:	7ff8      	ldrb	r0, [r7, #31]
 8016f10:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8016f14:	9308      	str	r3, [sp, #32]
 8016f16:	2300      	movs	r3, #0
 8016f18:	9307      	str	r3, [sp, #28]
 8016f1a:	2300      	movs	r3, #0
 8016f1c:	9306      	str	r3, [sp, #24]
 8016f1e:	2300      	movs	r3, #0
 8016f20:	9305      	str	r3, [sp, #20]
 8016f22:	2301      	movs	r3, #1
 8016f24:	9304      	str	r3, [sp, #16]
 8016f26:	2300      	movs	r3, #0
 8016f28:	9303      	str	r3, [sp, #12]
 8016f2a:	2305      	movs	r3, #5
 8016f2c:	9302      	str	r3, [sp, #8]
 8016f2e:	2300      	movs	r3, #0
 8016f30:	9301      	str	r3, [sp, #4]
 8016f32:	9200      	str	r2, [sp, #0]
 8016f34:	69bb      	ldr	r3, [r7, #24]
 8016f36:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8016f3a:	47a0      	blx	r4
 8016f3c:	e01d      	b.n	8016f7a <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8016f3e:	2301      	movs	r3, #1
 8016f40:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8016f42:	4b29      	ldr	r3, [pc, #164]	; (8016fe8 <RegionEU868TxConfig+0x19c>)
 8016f44:	69dc      	ldr	r4, [r3, #28]
 8016f46:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8016f4a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8016f4e:	7ff8      	ldrb	r0, [r7, #31]
 8016f50:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8016f54:	9208      	str	r2, [sp, #32]
 8016f56:	2200      	movs	r2, #0
 8016f58:	9207      	str	r2, [sp, #28]
 8016f5a:	2200      	movs	r2, #0
 8016f5c:	9206      	str	r2, [sp, #24]
 8016f5e:	2200      	movs	r2, #0
 8016f60:	9205      	str	r2, [sp, #20]
 8016f62:	2201      	movs	r2, #1
 8016f64:	9204      	str	r2, [sp, #16]
 8016f66:	2200      	movs	r2, #0
 8016f68:	9203      	str	r2, [sp, #12]
 8016f6a:	2208      	movs	r2, #8
 8016f6c:	9202      	str	r2, [sp, #8]
 8016f6e:	2201      	movs	r2, #1
 8016f70:	9201      	str	r2, [sp, #4]
 8016f72:	9300      	str	r3, [sp, #0]
 8016f74:	69bb      	ldr	r3, [r7, #24]
 8016f76:	2200      	movs	r2, #0
 8016f78:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8016f7a:	4b19      	ldr	r3, [pc, #100]	; (8016fe0 <RegionEU868TxConfig+0x194>)
 8016f7c:	681a      	ldr	r2, [r3, #0]
 8016f7e:	68fb      	ldr	r3, [r7, #12]
 8016f80:	781b      	ldrb	r3, [r3, #0]
 8016f82:	4619      	mov	r1, r3
 8016f84:	460b      	mov	r3, r1
 8016f86:	005b      	lsls	r3, r3, #1
 8016f88:	440b      	add	r3, r1
 8016f8a:	009b      	lsls	r3, r3, #2
 8016f8c:	4413      	add	r3, r2
 8016f8e:	681a      	ldr	r2, [r3, #0]
 8016f90:	68fb      	ldr	r3, [r7, #12]
 8016f92:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016f96:	4619      	mov	r1, r3
 8016f98:	4610      	mov	r0, r2
 8016f9a:	f7ff fa25 	bl	80163e8 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8016f9e:	68fb      	ldr	r3, [r7, #12]
 8016fa0:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8016fa4:	68fb      	ldr	r3, [r7, #12]
 8016fa6:	899b      	ldrh	r3, [r3, #12]
 8016fa8:	4619      	mov	r1, r3
 8016faa:	4610      	mov	r0, r2
 8016fac:	f7ff faaa 	bl	8016504 <GetTimeOnAir>
 8016fb0:	4602      	mov	r2, r0
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8016fb6:	4b0c      	ldr	r3, [pc, #48]	; (8016fe8 <RegionEU868TxConfig+0x19c>)
 8016fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016fba:	68fa      	ldr	r2, [r7, #12]
 8016fbc:	8992      	ldrh	r2, [r2, #12]
 8016fbe:	b2d1      	uxtb	r1, r2
 8016fc0:	7ffa      	ldrb	r2, [r7, #31]
 8016fc2:	4610      	mov	r0, r2
 8016fc4:	4798      	blx	r3

    *txPower = txPowerLimited;
 8016fc6:	68bb      	ldr	r3, [r7, #8]
 8016fc8:	7f7a      	ldrb	r2, [r7, #29]
 8016fca:	701a      	strb	r2, [r3, #0]
    return true;
 8016fcc:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016fce:	4618      	mov	r0, r3
 8016fd0:	3724      	adds	r7, #36	; 0x24
 8016fd2:	46bd      	mov	sp, r7
 8016fd4:	bd90      	pop	{r4, r7, pc}
 8016fd6:	bf00      	nop
 8016fd8:	0801ecb4 	.word	0x0801ecb4
 8016fdc:	20001a94 	.word	0x20001a94
 8016fe0:	20001a90 	.word	0x20001a90
 8016fe4:	0801ecbc 	.word	0x0801ecbc
 8016fe8:	0801ed70 	.word	0x0801ed70

08016fec <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8016fec:	b590      	push	{r4, r7, lr}
 8016fee:	b093      	sub	sp, #76	; 0x4c
 8016ff0:	af00      	add	r7, sp, #0
 8016ff2:	60f8      	str	r0, [r7, #12]
 8016ff4:	60b9      	str	r1, [r7, #8]
 8016ff6:	607a      	str	r2, [r7, #4]
 8016ff8:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8016ffa:	2307      	movs	r3, #7
 8016ffc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8017000:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8017004:	2200      	movs	r2, #0
 8017006:	601a      	str	r2, [r3, #0]
 8017008:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801700a:	2300      	movs	r3, #0
 801700c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 8017010:	2300      	movs	r3, #0
 8017012:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 8017016:	2300      	movs	r3, #0
 8017018:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801701a:	e085      	b.n	8017128 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801701c:	68fb      	ldr	r3, [r7, #12]
 801701e:	685a      	ldr	r2, [r3, #4]
 8017020:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8017024:	4413      	add	r3, r2
 8017026:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801702a:	4611      	mov	r1, r2
 801702c:	4618      	mov	r0, r3
 801702e:	f7fe fe2f 	bl	8015c90 <RegionCommonParseLinkAdrReq>
 8017032:	4603      	mov	r3, r0
 8017034:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 8017038:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801703c:	2b00      	cmp	r3, #0
 801703e:	d07b      	beq.n	8017138 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8017040:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8017044:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8017048:	4413      	add	r3, r2
 801704a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801704e:	2307      	movs	r3, #7
 8017050:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8017054:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017058:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801705a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801705e:	2b00      	cmp	r3, #0
 8017060:	d109      	bne.n	8017076 <RegionEU868LinkAdrReq+0x8a>
 8017062:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017064:	2b00      	cmp	r3, #0
 8017066:	d106      	bne.n	8017076 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8017068:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801706c:	f023 0301 	bic.w	r3, r3, #1
 8017070:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8017074:	e058      	b.n	8017128 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8017076:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801707a:	2b00      	cmp	r3, #0
 801707c:	d003      	beq.n	8017086 <RegionEU868LinkAdrReq+0x9a>
 801707e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8017082:	2b05      	cmp	r3, #5
 8017084:	d903      	bls.n	801708e <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 8017086:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801708a:	2b06      	cmp	r3, #6
 801708c:	d906      	bls.n	801709c <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 801708e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8017092:	f023 0301 	bic.w	r3, r3, #1
 8017096:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801709a:	e045      	b.n	8017128 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801709c:	2300      	movs	r3, #0
 801709e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80170a2:	e03d      	b.n	8017120 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80170a4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80170a8:	2b06      	cmp	r3, #6
 80170aa:	d118      	bne.n	80170de <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 80170ac:	4b5f      	ldr	r3, [pc, #380]	; (801722c <RegionEU868LinkAdrReq+0x240>)
 80170ae:	6819      	ldr	r1, [r3, #0]
 80170b0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80170b4:	4613      	mov	r3, r2
 80170b6:	005b      	lsls	r3, r3, #1
 80170b8:	4413      	add	r3, r2
 80170ba:	009b      	lsls	r3, r3, #2
 80170bc:	440b      	add	r3, r1
 80170be:	681b      	ldr	r3, [r3, #0]
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d028      	beq.n	8017116 <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 80170c4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80170c8:	2201      	movs	r2, #1
 80170ca:	fa02 f303 	lsl.w	r3, r2, r3
 80170ce:	b21a      	sxth	r2, r3
 80170d0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80170d2:	b21b      	sxth	r3, r3
 80170d4:	4313      	orrs	r3, r2
 80170d6:	b21b      	sxth	r3, r3
 80170d8:	b29b      	uxth	r3, r3
 80170da:	877b      	strh	r3, [r7, #58]	; 0x3a
 80170dc:	e01b      	b.n	8017116 <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80170de:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80170e0:	461a      	mov	r2, r3
 80170e2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80170e6:	fa42 f303 	asr.w	r3, r2, r3
 80170ea:	f003 0301 	and.w	r3, r3, #1
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	d011      	beq.n	8017116 <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 80170f2:	4b4e      	ldr	r3, [pc, #312]	; (801722c <RegionEU868LinkAdrReq+0x240>)
 80170f4:	6819      	ldr	r1, [r3, #0]
 80170f6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80170fa:	4613      	mov	r3, r2
 80170fc:	005b      	lsls	r3, r3, #1
 80170fe:	4413      	add	r3, r2
 8017100:	009b      	lsls	r3, r3, #2
 8017102:	440b      	add	r3, r1
 8017104:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8017106:	2b00      	cmp	r3, #0
 8017108:	d105      	bne.n	8017116 <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801710a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801710e:	f023 0301 	bic.w	r3, r3, #1
 8017112:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8017116:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801711a:	3301      	adds	r3, #1
 801711c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8017120:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8017124:	2b0f      	cmp	r3, #15
 8017126:	d9bd      	bls.n	80170a4 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017128:	68fb      	ldr	r3, [r7, #12]
 801712a:	7a1b      	ldrb	r3, [r3, #8]
 801712c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8017130:	429a      	cmp	r2, r3
 8017132:	f4ff af73 	bcc.w	801701c <RegionEU868LinkAdrReq+0x30>
 8017136:	e000      	b.n	801713a <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8017138:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801713a:	2302      	movs	r3, #2
 801713c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8017140:	68fb      	ldr	r3, [r7, #12]
 8017142:	7a5b      	ldrb	r3, [r3, #9]
 8017144:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8017148:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801714c:	4618      	mov	r0, r3
 801714e:	f7ff fa29 	bl	80165a4 <RegionEU868GetPhyParam>
 8017152:	4603      	mov	r3, r0
 8017154:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 8017156:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801715a:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801715c:	68fb      	ldr	r3, [r7, #12]
 801715e:	7a9b      	ldrb	r3, [r3, #10]
 8017160:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8017162:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8017166:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8017168:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801716c:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801716e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017172:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8017174:	68fb      	ldr	r3, [r7, #12]
 8017176:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801717a:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801717c:	68fb      	ldr	r3, [r7, #12]
 801717e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8017182:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8017184:	68fb      	ldr	r3, [r7, #12]
 8017186:	7b5b      	ldrb	r3, [r3, #13]
 8017188:	b25b      	sxtb	r3, r3
 801718a:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801718c:	2310      	movs	r3, #16
 801718e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8017190:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8017194:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8017196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017198:	b25b      	sxtb	r3, r3
 801719a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 801719e:	2307      	movs	r3, #7
 80171a0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80171a4:	4b21      	ldr	r3, [pc, #132]	; (801722c <RegionEU868LinkAdrReq+0x240>)
 80171a6:	681b      	ldr	r3, [r3, #0]
 80171a8:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 80171aa:	2307      	movs	r3, #7
 80171ac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 80171b0:	2300      	movs	r3, #0
 80171b2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80171b6:	68fb      	ldr	r3, [r7, #12]
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80171bc:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80171c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80171c4:	1c9a      	adds	r2, r3, #2
 80171c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80171ca:	1c59      	adds	r1, r3, #1
 80171cc:	f107 0010 	add.w	r0, r7, #16
 80171d0:	4623      	mov	r3, r4
 80171d2:	f7fe fdae 	bl	8015d32 <RegionCommonLinkAdrReqVerifyParams>
 80171d6:	4603      	mov	r3, r0
 80171d8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80171dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80171e0:	2b07      	cmp	r3, #7
 80171e2:	d10d      	bne.n	8017200 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 80171e4:	4b11      	ldr	r3, [pc, #68]	; (801722c <RegionEU868LinkAdrReq+0x240>)
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80171ec:	220c      	movs	r2, #12
 80171ee:	2100      	movs	r1, #0
 80171f0:	4618      	mov	r0, r3
 80171f2:	f001 fd2b 	bl	8018c4c <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 80171f6:	4b0d      	ldr	r3, [pc, #52]	; (801722c <RegionEU868LinkAdrReq+0x240>)
 80171f8:	681b      	ldr	r3, [r3, #0]
 80171fa:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80171fc:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8017200:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8017204:	68bb      	ldr	r3, [r7, #8]
 8017206:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8017208:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8017210:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8017214:	683b      	ldr	r3, [r7, #0]
 8017216:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8017218:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801721a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801721e:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8017220:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8017224:	4618      	mov	r0, r3
 8017226:	374c      	adds	r7, #76	; 0x4c
 8017228:	46bd      	mov	sp, r7
 801722a:	bd90      	pop	{r4, r7, pc}
 801722c:	20001a90 	.word	0x20001a90

08017230 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8017230:	b580      	push	{r7, lr}
 8017232:	b084      	sub	sp, #16
 8017234:	af00      	add	r7, sp, #0
 8017236:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8017238:	2307      	movs	r3, #7
 801723a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 801723c:	2300      	movs	r3, #0
 801723e:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8017240:	687b      	ldr	r3, [r7, #4]
 8017242:	685b      	ldr	r3, [r3, #4]
 8017244:	f107 020e 	add.w	r2, r7, #14
 8017248:	4611      	mov	r1, r2
 801724a:	4618      	mov	r0, r3
 801724c:	f7ff f8e4 	bl	8016418 <VerifyRfFreq>
 8017250:	4603      	mov	r3, r0
 8017252:	f083 0301 	eor.w	r3, r3, #1
 8017256:	b2db      	uxtb	r3, r3
 8017258:	2b00      	cmp	r3, #0
 801725a:	d003      	beq.n	8017264 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 801725c:	7bfb      	ldrb	r3, [r7, #15]
 801725e:	f023 0301 	bic.w	r3, r3, #1
 8017262:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	f993 3000 	ldrsb.w	r3, [r3]
 801726a:	2207      	movs	r2, #7
 801726c:	2100      	movs	r1, #0
 801726e:	4618      	mov	r0, r3
 8017270:	f7fe fb4d 	bl	801590e <RegionCommonValueInRange>
 8017274:	4603      	mov	r3, r0
 8017276:	2b00      	cmp	r3, #0
 8017278:	d103      	bne.n	8017282 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801727a:	7bfb      	ldrb	r3, [r7, #15]
 801727c:	f023 0302 	bic.w	r3, r3, #2
 8017280:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8017282:	687b      	ldr	r3, [r7, #4]
 8017284:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017288:	2205      	movs	r2, #5
 801728a:	2100      	movs	r1, #0
 801728c:	4618      	mov	r0, r3
 801728e:	f7fe fb3e 	bl	801590e <RegionCommonValueInRange>
 8017292:	4603      	mov	r3, r0
 8017294:	2b00      	cmp	r3, #0
 8017296:	d103      	bne.n	80172a0 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8017298:	7bfb      	ldrb	r3, [r7, #15]
 801729a:	f023 0304 	bic.w	r3, r3, #4
 801729e:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 80172a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80172a2:	4618      	mov	r0, r3
 80172a4:	3710      	adds	r7, #16
 80172a6:	46bd      	mov	sp, r7
 80172a8:	bd80      	pop	{r7, pc}
	...

080172ac <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80172ac:	b580      	push	{r7, lr}
 80172ae:	b086      	sub	sp, #24
 80172b0:	af00      	add	r7, sp, #0
 80172b2:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80172b4:	2303      	movs	r3, #3
 80172b6:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	681b      	ldr	r3, [r3, #0]
 80172bc:	681b      	ldr	r3, [r3, #0]
 80172be:	2b00      	cmp	r3, #0
 80172c0:	d114      	bne.n	80172ec <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80172c8:	b2db      	uxtb	r3, r3
 80172ca:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 80172cc:	f107 0308 	add.w	r3, r7, #8
 80172d0:	4618      	mov	r0, r3
 80172d2:	f000 f9f9 	bl	80176c8 <RegionEU868ChannelsRemove>
 80172d6:	4603      	mov	r3, r0
 80172d8:	f083 0301 	eor.w	r3, r3, #1
 80172dc:	b2db      	uxtb	r3, r3
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d03b      	beq.n	801735a <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 80172e2:	7dfb      	ldrb	r3, [r7, #23]
 80172e4:	f023 0303 	bic.w	r3, r3, #3
 80172e8:	75fb      	strb	r3, [r7, #23]
 80172ea:	e036      	b.n	801735a <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	681b      	ldr	r3, [r3, #0]
 80172f0:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80172f8:	b2db      	uxtb	r3, r3
 80172fa:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 80172fc:	f107 030c 	add.w	r3, r7, #12
 8017300:	4618      	mov	r0, r3
 8017302:	f000 f93f 	bl	8017584 <RegionEU868ChannelAdd>
 8017306:	4603      	mov	r3, r0
 8017308:	2b06      	cmp	r3, #6
 801730a:	d820      	bhi.n	801734e <RegionEU868NewChannelReq+0xa2>
 801730c:	a201      	add	r2, pc, #4	; (adr r2, 8017314 <RegionEU868NewChannelReq+0x68>)
 801730e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017312:	bf00      	nop
 8017314:	08017359 	.word	0x08017359
 8017318:	0801734f 	.word	0x0801734f
 801731c:	0801734f 	.word	0x0801734f
 8017320:	0801734f 	.word	0x0801734f
 8017324:	08017331 	.word	0x08017331
 8017328:	0801733b 	.word	0x0801733b
 801732c:	08017345 	.word	0x08017345
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8017330:	7dfb      	ldrb	r3, [r7, #23]
 8017332:	f023 0301 	bic.w	r3, r3, #1
 8017336:	75fb      	strb	r3, [r7, #23]
                break;
 8017338:	e00f      	b.n	801735a <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801733a:	7dfb      	ldrb	r3, [r7, #23]
 801733c:	f023 0302 	bic.w	r3, r3, #2
 8017340:	75fb      	strb	r3, [r7, #23]
                break;
 8017342:	e00a      	b.n	801735a <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8017344:	7dfb      	ldrb	r3, [r7, #23]
 8017346:	f023 0303 	bic.w	r3, r3, #3
 801734a:	75fb      	strb	r3, [r7, #23]
                break;
 801734c:	e005      	b.n	801735a <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801734e:	7dfb      	ldrb	r3, [r7, #23]
 8017350:	f023 0303 	bic.w	r3, r3, #3
 8017354:	75fb      	strb	r3, [r7, #23]
                break;
 8017356:	e000      	b.n	801735a <RegionEU868NewChannelReq+0xae>
                break;
 8017358:	bf00      	nop
            }
        }
    }

    return status;
 801735a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801735e:	4618      	mov	r0, r3
 8017360:	3718      	adds	r7, #24
 8017362:	46bd      	mov	sp, r7
 8017364:	bd80      	pop	{r7, pc}
 8017366:	bf00      	nop

08017368 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8017368:	b480      	push	{r7}
 801736a:	b083      	sub	sp, #12
 801736c:	af00      	add	r7, sp, #0
 801736e:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8017370:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017374:	4618      	mov	r0, r3
 8017376:	370c      	adds	r7, #12
 8017378:	46bd      	mov	sp, r7
 801737a:	bc80      	pop	{r7}
 801737c:	4770      	bx	lr
	...

08017380 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8017380:	b580      	push	{r7, lr}
 8017382:	b084      	sub	sp, #16
 8017384:	af00      	add	r7, sp, #0
 8017386:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8017388:	2303      	movs	r3, #3
 801738a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 801738c:	2300      	movs	r3, #0
 801738e:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8017390:	687b      	ldr	r3, [r7, #4]
 8017392:	685b      	ldr	r3, [r3, #4]
 8017394:	f107 020e 	add.w	r2, r7, #14
 8017398:	4611      	mov	r1, r2
 801739a:	4618      	mov	r0, r3
 801739c:	f7ff f83c 	bl	8016418 <VerifyRfFreq>
 80173a0:	4603      	mov	r3, r0
 80173a2:	f083 0301 	eor.w	r3, r3, #1
 80173a6:	b2db      	uxtb	r3, r3
 80173a8:	2b00      	cmp	r3, #0
 80173aa:	d003      	beq.n	80173b4 <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 80173ac:	7bfb      	ldrb	r3, [r7, #15]
 80173ae:	f023 0301 	bic.w	r3, r3, #1
 80173b2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 80173b4:	4b13      	ldr	r3, [pc, #76]	; (8017404 <RegionEU868DlChannelReq+0x84>)
 80173b6:	681a      	ldr	r2, [r3, #0]
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	781b      	ldrb	r3, [r3, #0]
 80173bc:	4619      	mov	r1, r3
 80173be:	460b      	mov	r3, r1
 80173c0:	005b      	lsls	r3, r3, #1
 80173c2:	440b      	add	r3, r1
 80173c4:	009b      	lsls	r3, r3, #2
 80173c6:	4413      	add	r3, r2
 80173c8:	681b      	ldr	r3, [r3, #0]
 80173ca:	2b00      	cmp	r3, #0
 80173cc:	d103      	bne.n	80173d6 <RegionEU868DlChannelReq+0x56>
    {
        status &= 0xFD;
 80173ce:	7bfb      	ldrb	r3, [r7, #15]
 80173d0:	f023 0302 	bic.w	r3, r3, #2
 80173d4:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 80173d6:	7bfb      	ldrb	r3, [r7, #15]
 80173d8:	2b03      	cmp	r3, #3
 80173da:	d10d      	bne.n	80173f8 <RegionEU868DlChannelReq+0x78>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 80173dc:	4b09      	ldr	r3, [pc, #36]	; (8017404 <RegionEU868DlChannelReq+0x84>)
 80173de:	6819      	ldr	r1, [r3, #0]
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	781b      	ldrb	r3, [r3, #0]
 80173e4:	4618      	mov	r0, r3
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	685a      	ldr	r2, [r3, #4]
 80173ea:	4603      	mov	r3, r0
 80173ec:	005b      	lsls	r3, r3, #1
 80173ee:	4403      	add	r3, r0
 80173f0:	009b      	lsls	r3, r3, #2
 80173f2:	440b      	add	r3, r1
 80173f4:	3304      	adds	r3, #4
 80173f6:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 80173f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80173fc:	4618      	mov	r0, r3
 80173fe:	3710      	adds	r7, #16
 8017400:	46bd      	mov	sp, r7
 8017402:	bd80      	pop	{r7, pc}
 8017404:	20001a90 	.word	0x20001a90

08017408 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8017408:	b480      	push	{r7}
 801740a:	b083      	sub	sp, #12
 801740c:	af00      	add	r7, sp, #0
 801740e:	4603      	mov	r3, r0
 8017410:	460a      	mov	r2, r1
 8017412:	71fb      	strb	r3, [r7, #7]
 8017414:	4613      	mov	r3, r2
 8017416:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 8017418:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 801741c:	4618      	mov	r0, r3
 801741e:	370c      	adds	r7, #12
 8017420:	46bd      	mov	sp, r7
 8017422:	bc80      	pop	{r7}
 8017424:	4770      	bx	lr
	...

08017428 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017428:	b580      	push	{r7, lr}
 801742a:	b09a      	sub	sp, #104	; 0x68
 801742c:	af02      	add	r7, sp, #8
 801742e:	60f8      	str	r0, [r7, #12]
 8017430:	60b9      	str	r1, [r7, #8]
 8017432:	607a      	str	r2, [r7, #4]
 8017434:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 8017436:	2300      	movs	r3, #0
 8017438:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    uint8_t nbRestrictedChannels = 0;
 801743c:	2300      	movs	r3, #0
 801743e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8017442:	2300      	movs	r3, #0
 8017444:	64fb      	str	r3, [r7, #76]	; 0x4c
 8017446:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801744a:	2200      	movs	r2, #0
 801744c:	601a      	str	r2, [r3, #0]
 801744e:	605a      	str	r2, [r3, #4]
 8017450:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017452:	230c      	movs	r3, #12
 8017454:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8017458:	2307      	movs	r3, #7
 801745a:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 801745c:	4b47      	ldr	r3, [pc, #284]	; (801757c <RegionEU868NextChannel+0x154>)
 801745e:	681b      	ldr	r3, [r3, #0]
 8017460:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017464:	2201      	movs	r2, #1
 8017466:	2100      	movs	r1, #0
 8017468:	4618      	mov	r0, r3
 801746a:	f7fe faa1 	bl	80159b0 <RegionCommonCountChannels>
 801746e:	4603      	mov	r3, r0
 8017470:	2b00      	cmp	r3, #0
 8017472:	d10a      	bne.n	801748a <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8017474:	4b41      	ldr	r3, [pc, #260]	; (801757c <RegionEU868NextChannel+0x154>)
 8017476:	681b      	ldr	r3, [r3, #0]
 8017478:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 801747c:	4b3f      	ldr	r3, [pc, #252]	; (801757c <RegionEU868NextChannel+0x154>)
 801747e:	681b      	ldr	r3, [r3, #0]
 8017480:	f042 0207 	orr.w	r2, r2, #7
 8017484:	b292      	uxth	r2, r2
 8017486:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	7a5b      	ldrb	r3, [r3, #9]
 801748e:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8017490:	68fb      	ldr	r3, [r7, #12]
 8017492:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017496:	b2db      	uxtb	r3, r3
 8017498:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801749a:	4b38      	ldr	r3, [pc, #224]	; (801757c <RegionEU868NextChannel+0x154>)
 801749c:	681b      	ldr	r3, [r3, #0]
 801749e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80174a2:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80174a4:	4b35      	ldr	r3, [pc, #212]	; (801757c <RegionEU868NextChannel+0x154>)
 80174a6:	681b      	ldr	r3, [r3, #0]
 80174a8:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 80174aa:	4b35      	ldr	r3, [pc, #212]	; (8017580 <RegionEU868NextChannel+0x158>)
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 80174b0:	2310      	movs	r3, #16
 80174b2:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 80174b4:	f107 0312 	add.w	r3, r7, #18
 80174b8:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80174ba:	68fb      	ldr	r3, [r7, #12]
 80174bc:	681b      	ldr	r3, [r3, #0]
 80174be:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	685b      	ldr	r3, [r3, #4]
 80174c4:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80174c6:	68fb      	ldr	r3, [r7, #12]
 80174c8:	7a9b      	ldrb	r3, [r3, #10]
 80174ca:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 80174ce:	2306      	movs	r3, #6
 80174d0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80174d4:	68fa      	ldr	r2, [r7, #12]
 80174d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80174da:	320c      	adds	r2, #12
 80174dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80174e0:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80174e4:	68fb      	ldr	r3, [r7, #12]
 80174e6:	7d1b      	ldrb	r3, [r3, #20]
 80174e8:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80174ec:	68fb      	ldr	r3, [r7, #12]
 80174ee:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80174f2:	68fb      	ldr	r3, [r7, #12]
 80174f4:	8adb      	ldrh	r3, [r3, #22]
 80174f6:	4619      	mov	r1, r3
 80174f8:	4610      	mov	r0, r2
 80174fa:	f7ff f803 	bl	8016504 <GetTimeOnAir>
 80174fe:	4603      	mov	r3, r0
 8017500:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8017502:	f107 0314 	add.w	r3, r7, #20
 8017506:	64bb      	str	r3, [r7, #72]	; 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017508:	f107 015e 	add.w	r1, r7, #94	; 0x5e
 801750c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8017510:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	9301      	str	r3, [sp, #4]
 8017518:	f107 035d 	add.w	r3, r7, #93	; 0x5d
 801751c:	9300      	str	r3, [sp, #0]
 801751e:	460b      	mov	r3, r1
 8017520:	6839      	ldr	r1, [r7, #0]
 8017522:	f7fe fe5c 	bl	80161de <RegionCommonIdentifyChannels>
 8017526:	4603      	mov	r3, r0
 8017528:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801752c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017530:	2b00      	cmp	r3, #0
 8017532:	d10e      	bne.n	8017552 <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8017534:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8017538:	3b01      	subs	r3, #1
 801753a:	4619      	mov	r1, r3
 801753c:	2000      	movs	r0, #0
 801753e:	f001 fb33 	bl	8018ba8 <randr>
 8017542:	4603      	mov	r3, r0
 8017544:	3360      	adds	r3, #96	; 0x60
 8017546:	443b      	add	r3, r7
 8017548:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801754c:	68bb      	ldr	r3, [r7, #8]
 801754e:	701a      	strb	r2, [r3, #0]
 8017550:	e00e      	b.n	8017570 <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8017552:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8017556:	2b0c      	cmp	r3, #12
 8017558:	d10a      	bne.n	8017570 <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801755a:	4b08      	ldr	r3, [pc, #32]	; (801757c <RegionEU868NextChannel+0x154>)
 801755c:	681b      	ldr	r3, [r3, #0]
 801755e:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 8017562:	4b06      	ldr	r3, [pc, #24]	; (801757c <RegionEU868NextChannel+0x154>)
 8017564:	681b      	ldr	r3, [r3, #0]
 8017566:	f042 0207 	orr.w	r2, r2, #7
 801756a:	b292      	uxth	r2, r2
 801756c:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    }
    return status;
 8017570:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8017574:	4618      	mov	r0, r3
 8017576:	3760      	adds	r7, #96	; 0x60
 8017578:	46bd      	mov	sp, r7
 801757a:	bd80      	pop	{r7, pc}
 801757c:	20001a90 	.word	0x20001a90
 8017580:	20001a94 	.word	0x20001a94

08017584 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8017584:	b580      	push	{r7, lr}
 8017586:	b084      	sub	sp, #16
 8017588:	af00      	add	r7, sp, #0
 801758a:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 801758c:	2300      	movs	r3, #0
 801758e:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8017590:	2300      	movs	r3, #0
 8017592:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8017594:	2300      	movs	r3, #0
 8017596:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	791b      	ldrb	r3, [r3, #4]
 801759c:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801759e:	7b7b      	ldrb	r3, [r7, #13]
 80175a0:	2b02      	cmp	r3, #2
 80175a2:	d801      	bhi.n	80175a8 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 80175a4:	2306      	movs	r3, #6
 80175a6:	e089      	b.n	80176bc <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 80175a8:	7b7b      	ldrb	r3, [r7, #13]
 80175aa:	2b0f      	cmp	r3, #15
 80175ac:	d901      	bls.n	80175b2 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80175ae:	2303      	movs	r3, #3
 80175b0:	e084      	b.n	80176bc <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	681b      	ldr	r3, [r3, #0]
 80175b6:	7a1b      	ldrb	r3, [r3, #8]
 80175b8:	f343 0303 	sbfx	r3, r3, #0, #4
 80175bc:	b25b      	sxtb	r3, r3
 80175be:	2207      	movs	r2, #7
 80175c0:	2100      	movs	r1, #0
 80175c2:	4618      	mov	r0, r3
 80175c4:	f7fe f9a3 	bl	801590e <RegionCommonValueInRange>
 80175c8:	4603      	mov	r3, r0
 80175ca:	2b00      	cmp	r3, #0
 80175cc:	d101      	bne.n	80175d2 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 80175ce:	2301      	movs	r3, #1
 80175d0:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	681b      	ldr	r3, [r3, #0]
 80175d6:	7a1b      	ldrb	r3, [r3, #8]
 80175d8:	f343 1303 	sbfx	r3, r3, #4, #4
 80175dc:	b25b      	sxtb	r3, r3
 80175de:	2207      	movs	r2, #7
 80175e0:	2100      	movs	r1, #0
 80175e2:	4618      	mov	r0, r3
 80175e4:	f7fe f993 	bl	801590e <RegionCommonValueInRange>
 80175e8:	4603      	mov	r3, r0
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	d101      	bne.n	80175f2 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 80175ee:	2301      	movs	r3, #1
 80175f0:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	681b      	ldr	r3, [r3, #0]
 80175f6:	7a1b      	ldrb	r3, [r3, #8]
 80175f8:	f343 0303 	sbfx	r3, r3, #0, #4
 80175fc:	b25a      	sxtb	r2, r3
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	681b      	ldr	r3, [r3, #0]
 8017602:	7a1b      	ldrb	r3, [r3, #8]
 8017604:	f343 1303 	sbfx	r3, r3, #4, #4
 8017608:	b25b      	sxtb	r3, r3
 801760a:	429a      	cmp	r2, r3
 801760c:	dd01      	ble.n	8017612 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 801760e:	2301      	movs	r3, #1
 8017610:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8017612:	7bbb      	ldrb	r3, [r7, #14]
 8017614:	f083 0301 	eor.w	r3, r3, #1
 8017618:	b2db      	uxtb	r3, r3
 801761a:	2b00      	cmp	r3, #0
 801761c:	d010      	beq.n	8017640 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	681b      	ldr	r3, [r3, #0]
 8017622:	681b      	ldr	r3, [r3, #0]
 8017624:	f107 020c 	add.w	r2, r7, #12
 8017628:	4611      	mov	r1, r2
 801762a:	4618      	mov	r0, r3
 801762c:	f7fe fef4 	bl	8016418 <VerifyRfFreq>
 8017630:	4603      	mov	r3, r0
 8017632:	f083 0301 	eor.w	r3, r3, #1
 8017636:	b2db      	uxtb	r3, r3
 8017638:	2b00      	cmp	r3, #0
 801763a:	d001      	beq.n	8017640 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 801763c:	2301      	movs	r3, #1
 801763e:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8017640:	7bfb      	ldrb	r3, [r7, #15]
 8017642:	2b00      	cmp	r3, #0
 8017644:	d004      	beq.n	8017650 <RegionEU868ChannelAdd+0xcc>
 8017646:	7bbb      	ldrb	r3, [r7, #14]
 8017648:	2b00      	cmp	r3, #0
 801764a:	d001      	beq.n	8017650 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801764c:	2306      	movs	r3, #6
 801764e:	e035      	b.n	80176bc <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8017650:	7bfb      	ldrb	r3, [r7, #15]
 8017652:	2b00      	cmp	r3, #0
 8017654:	d001      	beq.n	801765a <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8017656:	2305      	movs	r3, #5
 8017658:	e030      	b.n	80176bc <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 801765a:	7bbb      	ldrb	r3, [r7, #14]
 801765c:	2b00      	cmp	r3, #0
 801765e:	d001      	beq.n	8017664 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8017660:	2304      	movs	r3, #4
 8017662:	e02b      	b.n	80176bc <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8017664:	4b17      	ldr	r3, [pc, #92]	; (80176c4 <RegionEU868ChannelAdd+0x140>)
 8017666:	6819      	ldr	r1, [r3, #0]
 8017668:	7b7a      	ldrb	r2, [r7, #13]
 801766a:	4613      	mov	r3, r2
 801766c:	005b      	lsls	r3, r3, #1
 801766e:	4413      	add	r3, r2
 8017670:	009b      	lsls	r3, r3, #2
 8017672:	18c8      	adds	r0, r1, r3
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	681b      	ldr	r3, [r3, #0]
 8017678:	220c      	movs	r2, #12
 801767a:	4619      	mov	r1, r3
 801767c:	f001 faab 	bl	8018bd6 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8017680:	4b10      	ldr	r3, [pc, #64]	; (80176c4 <RegionEU868ChannelAdd+0x140>)
 8017682:	6819      	ldr	r1, [r3, #0]
 8017684:	7b7a      	ldrb	r2, [r7, #13]
 8017686:	7b38      	ldrb	r0, [r7, #12]
 8017688:	4613      	mov	r3, r2
 801768a:	005b      	lsls	r3, r3, #1
 801768c:	4413      	add	r3, r2
 801768e:	009b      	lsls	r3, r3, #2
 8017690:	440b      	add	r3, r1
 8017692:	3309      	adds	r3, #9
 8017694:	4602      	mov	r2, r0
 8017696:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8017698:	4b0a      	ldr	r3, [pc, #40]	; (80176c4 <RegionEU868ChannelAdd+0x140>)
 801769a:	681b      	ldr	r3, [r3, #0]
 801769c:	f8b3 3360 	ldrh.w	r3, [r3, #864]	; 0x360
 80176a0:	b21a      	sxth	r2, r3
 80176a2:	7b7b      	ldrb	r3, [r7, #13]
 80176a4:	2101      	movs	r1, #1
 80176a6:	fa01 f303 	lsl.w	r3, r1, r3
 80176aa:	b21b      	sxth	r3, r3
 80176ac:	4313      	orrs	r3, r2
 80176ae:	b21a      	sxth	r2, r3
 80176b0:	4b04      	ldr	r3, [pc, #16]	; (80176c4 <RegionEU868ChannelAdd+0x140>)
 80176b2:	681b      	ldr	r3, [r3, #0]
 80176b4:	b292      	uxth	r2, r2
 80176b6:	f8a3 2360 	strh.w	r2, [r3, #864]	; 0x360
    return LORAMAC_STATUS_OK;
 80176ba:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 80176bc:	4618      	mov	r0, r3
 80176be:	3710      	adds	r7, #16
 80176c0:	46bd      	mov	sp, r7
 80176c2:	bd80      	pop	{r7, pc}
 80176c4:	20001a90 	.word	0x20001a90

080176c8 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 80176c8:	b580      	push	{r7, lr}
 80176ca:	b086      	sub	sp, #24
 80176cc:	af00      	add	r7, sp, #0
 80176ce:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 80176d0:	687b      	ldr	r3, [r7, #4]
 80176d2:	781b      	ldrb	r3, [r3, #0]
 80176d4:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80176d6:	7dfb      	ldrb	r3, [r7, #23]
 80176d8:	2b02      	cmp	r3, #2
 80176da:	d801      	bhi.n	80176e0 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 80176dc:	2300      	movs	r3, #0
 80176de:	e016      	b.n	801770e <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 80176e0:	4b0d      	ldr	r3, [pc, #52]	; (8017718 <RegionEU868ChannelsRemove+0x50>)
 80176e2:	6819      	ldr	r1, [r3, #0]
 80176e4:	7dfa      	ldrb	r2, [r7, #23]
 80176e6:	4613      	mov	r3, r2
 80176e8:	005b      	lsls	r3, r3, #1
 80176ea:	4413      	add	r3, r2
 80176ec:	009b      	lsls	r3, r3, #2
 80176ee:	440b      	add	r3, r1
 80176f0:	461a      	mov	r2, r3
 80176f2:	2300      	movs	r3, #0
 80176f4:	6013      	str	r3, [r2, #0]
 80176f6:	6053      	str	r3, [r2, #4]
 80176f8:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 80176fa:	4b07      	ldr	r3, [pc, #28]	; (8017718 <RegionEU868ChannelsRemove+0x50>)
 80176fc:	681b      	ldr	r3, [r3, #0]
 80176fe:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017702:	7df9      	ldrb	r1, [r7, #23]
 8017704:	2210      	movs	r2, #16
 8017706:	4618      	mov	r0, r3
 8017708:	f7fe f91e 	bl	8015948 <RegionCommonChanDisable>
 801770c:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 801770e:	4618      	mov	r0, r3
 8017710:	3718      	adds	r7, #24
 8017712:	46bd      	mov	sp, r7
 8017714:	bd80      	pop	{r7, pc}
 8017716:	bf00      	nop
 8017718:	20001a90 	.word	0x20001a90

0801771c <RegionEU868ApplyDrOffset>:
#endif /* REGION_EU868 */
}
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801771c:	b480      	push	{r7}
 801771e:	b085      	sub	sp, #20
 8017720:	af00      	add	r7, sp, #0
 8017722:	4603      	mov	r3, r0
 8017724:	71fb      	strb	r3, [r7, #7]
 8017726:	460b      	mov	r3, r1
 8017728:	71bb      	strb	r3, [r7, #6]
 801772a:	4613      	mov	r3, r2
 801772c:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 801772e:	79ba      	ldrb	r2, [r7, #6]
 8017730:	797b      	ldrb	r3, [r7, #5]
 8017732:	1ad3      	subs	r3, r2, r3
 8017734:	b2db      	uxtb	r3, r3
 8017736:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8017738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801773c:	2b00      	cmp	r3, #0
 801773e:	da01      	bge.n	8017744 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8017740:	2300      	movs	r3, #0
 8017742:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8017744:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 8017746:	4618      	mov	r0, r3
 8017748:	3714      	adds	r7, #20
 801774a:	46bd      	mov	sp, r7
 801774c:	bc80      	pop	{r7}
 801774e:	4770      	bx	lr

08017750 <LimitTxPower>:
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8017750:	b580      	push	{r7, lr}
 8017752:	b084      	sub	sp, #16
 8017754:	af00      	add	r7, sp, #0
 8017756:	603b      	str	r3, [r7, #0]
 8017758:	4603      	mov	r3, r0
 801775a:	71fb      	strb	r3, [r7, #7]
 801775c:	460b      	mov	r3, r1
 801775e:	71bb      	strb	r3, [r7, #6]
 8017760:	4613      	mov	r3, r2
 8017762:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8017764:	79fb      	ldrb	r3, [r7, #7]
 8017766:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 8017768:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801776c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017770:	4611      	mov	r1, r2
 8017772:	4618      	mov	r0, r3
 8017774:	f7fe fdd3 	bl	801631e <RegionCommonLimitTxPower>
 8017778:	4603      	mov	r3, r0
 801777a:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801777c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8017780:	2b04      	cmp	r3, #4
 8017782:	d106      	bne.n	8017792 <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8017784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017788:	2b02      	cmp	r3, #2
 801778a:	bfb8      	it	lt
 801778c:	2302      	movlt	r3, #2
 801778e:	73fb      	strb	r3, [r7, #15]
 8017790:	e00d      	b.n	80177ae <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8017792:	2204      	movs	r2, #4
 8017794:	2100      	movs	r1, #0
 8017796:	6838      	ldr	r0, [r7, #0]
 8017798:	f7fe f90a 	bl	80159b0 <RegionCommonCountChannels>
 801779c:	4603      	mov	r3, r0
 801779e:	2b31      	cmp	r3, #49	; 0x31
 80177a0:	d805      	bhi.n	80177ae <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 80177a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80177a6:	2b05      	cmp	r3, #5
 80177a8:	bfb8      	it	lt
 80177aa:	2305      	movlt	r3, #5
 80177ac:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 80177ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80177b2:	4618      	mov	r0, r3
 80177b4:	3710      	adds	r7, #16
 80177b6:	46bd      	mov	sp, r7
 80177b8:	bd80      	pop	{r7, pc}
	...

080177bc <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 80177bc:	b580      	push	{r7, lr}
 80177be:	b082      	sub	sp, #8
 80177c0:	af00      	add	r7, sp, #0
 80177c2:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80177c4:	4b18      	ldr	r3, [pc, #96]	; (8017828 <VerifyRfFreq+0x6c>)
 80177c6:	6a1b      	ldr	r3, [r3, #32]
 80177c8:	6878      	ldr	r0, [r7, #4]
 80177ca:	4798      	blx	r3
 80177cc:	4603      	mov	r3, r0
 80177ce:	f083 0301 	eor.w	r3, r3, #1
 80177d2:	b2db      	uxtb	r3, r3
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	d001      	beq.n	80177dc <VerifyRfFreq+0x20>
    {
        return false;
 80177d8:	2300      	movs	r3, #0
 80177da:	e021      	b.n	8017820 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	4a13      	ldr	r2, [pc, #76]	; (801782c <VerifyRfFreq+0x70>)
 80177e0:	4293      	cmp	r3, r2
 80177e2:	d910      	bls.n	8017806 <VerifyRfFreq+0x4a>
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	4a12      	ldr	r2, [pc, #72]	; (8017830 <VerifyRfFreq+0x74>)
 80177e8:	4293      	cmp	r3, r2
 80177ea:	d80c      	bhi.n	8017806 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 80177ec:	687a      	ldr	r2, [r7, #4]
 80177ee:	4b11      	ldr	r3, [pc, #68]	; (8017834 <VerifyRfFreq+0x78>)
 80177f0:	4413      	add	r3, r2
 80177f2:	4a11      	ldr	r2, [pc, #68]	; (8017838 <VerifyRfFreq+0x7c>)
 80177f4:	fba2 1203 	umull	r1, r2, r2, r3
 80177f8:	0c92      	lsrs	r2, r2, #18
 80177fa:	4910      	ldr	r1, [pc, #64]	; (801783c <VerifyRfFreq+0x80>)
 80177fc:	fb01 f202 	mul.w	r2, r1, r2
 8017800:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8017802:	2a00      	cmp	r2, #0
 8017804:	d001      	beq.n	801780a <VerifyRfFreq+0x4e>
    {
        return false;
 8017806:	2300      	movs	r3, #0
 8017808:	e00a      	b.n	8017820 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	4a0c      	ldr	r2, [pc, #48]	; (8017840 <VerifyRfFreq+0x84>)
 801780e:	4293      	cmp	r3, r2
 8017810:	d903      	bls.n	801781a <VerifyRfFreq+0x5e>
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	4a06      	ldr	r2, [pc, #24]	; (8017830 <VerifyRfFreq+0x74>)
 8017816:	4293      	cmp	r3, r2
 8017818:	d901      	bls.n	801781e <VerifyRfFreq+0x62>
    {
        return false;
 801781a:	2300      	movs	r3, #0
 801781c:	e000      	b.n	8017820 <VerifyRfFreq+0x64>
    }
    return true;
 801781e:	2301      	movs	r3, #1
}
 8017820:	4618      	mov	r0, r3
 8017822:	3708      	adds	r7, #8
 8017824:	46bd      	mov	sp, r7
 8017826:	bd80      	pop	{r7, pc}
 8017828:	0801ed70 	.word	0x0801ed70
 801782c:	3708709f 	.word	0x3708709f
 8017830:	374886e0 	.word	0x374886e0
 8017834:	c8f78f60 	.word	0xc8f78f60
 8017838:	6fd91d85 	.word	0x6fd91d85
 801783c:	000927c0 	.word	0x000927c0
 8017840:	35c8015f 	.word	0x35c8015f

08017844 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8017844:	b590      	push	{r4, r7, lr}
 8017846:	b089      	sub	sp, #36	; 0x24
 8017848:	af04      	add	r7, sp, #16
 801784a:	4603      	mov	r3, r0
 801784c:	460a      	mov	r2, r1
 801784e:	71fb      	strb	r3, [r7, #7]
 8017850:	4613      	mov	r3, r2
 8017852:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8017854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017858:	4a0f      	ldr	r2, [pc, #60]	; (8017898 <GetTimeOnAir+0x54>)
 801785a:	5cd3      	ldrb	r3, [r2, r3]
 801785c:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 801785e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017862:	490e      	ldr	r1, [pc, #56]	; (801789c <GetTimeOnAir+0x58>)
 8017864:	4618      	mov	r0, r3
 8017866:	f7fe fd6f 	bl	8016348 <RegionCommonGetBandwidth>
 801786a:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801786c:	4b0c      	ldr	r3, [pc, #48]	; (80178a0 <GetTimeOnAir+0x5c>)
 801786e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8017870:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017874:	88bb      	ldrh	r3, [r7, #4]
 8017876:	b2db      	uxtb	r3, r3
 8017878:	2101      	movs	r1, #1
 801787a:	9103      	str	r1, [sp, #12]
 801787c:	9302      	str	r3, [sp, #8]
 801787e:	2300      	movs	r3, #0
 8017880:	9301      	str	r3, [sp, #4]
 8017882:	2308      	movs	r3, #8
 8017884:	9300      	str	r3, [sp, #0]
 8017886:	2301      	movs	r3, #1
 8017888:	68b9      	ldr	r1, [r7, #8]
 801788a:	2001      	movs	r0, #1
 801788c:	47a0      	blx	r4
 801788e:	4603      	mov	r3, r0
}
 8017890:	4618      	mov	r0, r3
 8017892:	3714      	adds	r7, #20
 8017894:	46bd      	mov	sp, r7
 8017896:	bd90      	pop	{r4, r7, pc}
 8017898:	0801ecec 	.word	0x0801ecec
 801789c:	0801ecfc 	.word	0x0801ecfc
 80178a0:	0801ed70 	.word	0x0801ed70

080178a4 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 80178a4:	b580      	push	{r7, lr}
 80178a6:	b088      	sub	sp, #32
 80178a8:	af00      	add	r7, sp, #0
 80178aa:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80178ac:	2300      	movs	r3, #0
 80178ae:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 80178b0:	687b      	ldr	r3, [r7, #4]
 80178b2:	781b      	ldrb	r3, [r3, #0]
 80178b4:	3b01      	subs	r3, #1
 80178b6:	2b37      	cmp	r3, #55	; 0x37
 80178b8:	f200 8136 	bhi.w	8017b28 <RegionUS915GetPhyParam+0x284>
 80178bc:	a201      	add	r2, pc, #4	; (adr r2, 80178c4 <RegionUS915GetPhyParam+0x20>)
 80178be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80178c2:	bf00      	nop
 80178c4:	080179a5 	.word	0x080179a5
 80178c8:	080179ab 	.word	0x080179ab
 80178cc:	08017b29 	.word	0x08017b29
 80178d0:	08017b29 	.word	0x08017b29
 80178d4:	08017b29 	.word	0x08017b29
 80178d8:	080179b1 	.word	0x080179b1
 80178dc:	08017b29 	.word	0x08017b29
 80178e0:	080179eb 	.word	0x080179eb
 80178e4:	08017b29 	.word	0x08017b29
 80178e8:	080179f1 	.word	0x080179f1
 80178ec:	080179f7 	.word	0x080179f7
 80178f0:	080179fd 	.word	0x080179fd
 80178f4:	08017a03 	.word	0x08017a03
 80178f8:	08017a13 	.word	0x08017a13
 80178fc:	08017a23 	.word	0x08017a23
 8017900:	08017a29 	.word	0x08017a29
 8017904:	08017a31 	.word	0x08017a31
 8017908:	08017a39 	.word	0x08017a39
 801790c:	08017a41 	.word	0x08017a41
 8017910:	08017a49 	.word	0x08017a49
 8017914:	08017a51 	.word	0x08017a51
 8017918:	08017a65 	.word	0x08017a65
 801791c:	08017a6b 	.word	0x08017a6b
 8017920:	08017a71 	.word	0x08017a71
 8017924:	08017a77 	.word	0x08017a77
 8017928:	08017a83 	.word	0x08017a83
 801792c:	08017a8f 	.word	0x08017a8f
 8017930:	08017a95 	.word	0x08017a95
 8017934:	08017a9d 	.word	0x08017a9d
 8017938:	08017aa3 	.word	0x08017aa3
 801793c:	08017aa9 	.word	0x08017aa9
 8017940:	08017aaf 	.word	0x08017aaf
 8017944:	080179b7 	.word	0x080179b7
 8017948:	08017b29 	.word	0x08017b29
 801794c:	08017b29 	.word	0x08017b29
 8017950:	08017b29 	.word	0x08017b29
 8017954:	08017b29 	.word	0x08017b29
 8017958:	08017b29 	.word	0x08017b29
 801795c:	08017b29 	.word	0x08017b29
 8017960:	08017b29 	.word	0x08017b29
 8017964:	08017b29 	.word	0x08017b29
 8017968:	08017b29 	.word	0x08017b29
 801796c:	08017b29 	.word	0x08017b29
 8017970:	08017b29 	.word	0x08017b29
 8017974:	08017b29 	.word	0x08017b29
 8017978:	08017b29 	.word	0x08017b29
 801797c:	08017ab7 	.word	0x08017ab7
 8017980:	08017acb 	.word	0x08017acb
 8017984:	08017ad9 	.word	0x08017ad9
 8017988:	08017adf 	.word	0x08017adf
 801798c:	08017b29 	.word	0x08017b29
 8017990:	08017ae5 	.word	0x08017ae5
 8017994:	08017af9 	.word	0x08017af9
 8017998:	08017aff 	.word	0x08017aff
 801799c:	08017b05 	.word	0x08017b05
 80179a0:	08017b15 	.word	0x08017b15
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 80179a4:	2308      	movs	r3, #8
 80179a6:	61bb      	str	r3, [r7, #24]
            break;
 80179a8:	e0bf      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 80179aa:	2300      	movs	r3, #0
 80179ac:	61bb      	str	r3, [r7, #24]
            break;
 80179ae:	e0bc      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 80179b0:	2300      	movs	r3, #0
 80179b2:	61bb      	str	r3, [r7, #24]
            break;
 80179b4:	e0b9      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80179b6:	687b      	ldr	r3, [r7, #4]
 80179b8:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80179bc:	733b      	strb	r3, [r7, #12]
 80179be:	2304      	movs	r3, #4
 80179c0:	737b      	strb	r3, [r7, #13]
 80179c2:	2300      	movs	r3, #0
 80179c4:	73bb      	strb	r3, [r7, #14]
 80179c6:	2348      	movs	r3, #72	; 0x48
 80179c8:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80179ca:	4b5b      	ldr	r3, [pc, #364]	; (8017b38 <RegionUS915GetPhyParam+0x294>)
 80179cc:	681b      	ldr	r3, [r3, #0]
 80179ce:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80179d2:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 80179d4:	4b58      	ldr	r3, [pc, #352]	; (8017b38 <RegionUS915GetPhyParam+0x294>)
 80179d6:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80179d8:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80179da:	f107 030c 	add.w	r3, r7, #12
 80179de:	4618      	mov	r0, r3
 80179e0:	f7fe fc5f 	bl	80162a2 <RegionCommonGetNextLowerTxDr>
 80179e4:	4603      	mov	r3, r0
 80179e6:	61bb      	str	r3, [r7, #24]
            break;
 80179e8:	e09f      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 80179ea:	2300      	movs	r3, #0
 80179ec:	61bb      	str	r3, [r7, #24]
            break;
 80179ee:	e09c      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 80179f0:	2300      	movs	r3, #0
 80179f2:	61bb      	str	r3, [r7, #24]
            break;
 80179f4:	e099      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80179f6:	2340      	movs	r3, #64	; 0x40
 80179f8:	61bb      	str	r3, [r7, #24]
            break;
 80179fa:	e096      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80179fc:	2320      	movs	r3, #32
 80179fe:	61bb      	str	r3, [r7, #24]
            break;
 8017a00:	e093      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8017a02:	687b      	ldr	r3, [r7, #4]
 8017a04:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017a08:	461a      	mov	r2, r3
 8017a0a:	4b4c      	ldr	r3, [pc, #304]	; (8017b3c <RegionUS915GetPhyParam+0x298>)
 8017a0c:	5c9b      	ldrb	r3, [r3, r2]
 8017a0e:	61bb      	str	r3, [r7, #24]
            break;
 8017a10:	e08b      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017a18:	461a      	mov	r2, r3
 8017a1a:	4b49      	ldr	r3, [pc, #292]	; (8017b40 <RegionUS915GetPhyParam+0x29c>)
 8017a1c:	5c9b      	ldrb	r3, [r3, r2]
 8017a1e:	61bb      	str	r3, [r7, #24]
            break;
 8017a20:	e083      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8017a22:	2300      	movs	r3, #0
 8017a24:	61bb      	str	r3, [r7, #24]
            break;
 8017a26:	e080      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8017a28:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8017a2c:	61bb      	str	r3, [r7, #24]
            break;
 8017a2e:	e07c      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8017a30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8017a34:	61bb      	str	r3, [r7, #24]
            break;
 8017a36:	e078      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8017a38:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8017a3c:	61bb      	str	r3, [r7, #24]
            break;
 8017a3e:	e074      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8017a40:	f241 3388 	movw	r3, #5000	; 0x1388
 8017a44:	61bb      	str	r3, [r7, #24]
            break;
 8017a46:	e070      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8017a48:	f241 7370 	movw	r3, #6000	; 0x1770
 8017a4c:	61bb      	str	r3, [r7, #24]
            break;
 8017a4e:	e06c      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
            break;
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8017a50:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017a54:	483b      	ldr	r0, [pc, #236]	; (8017b44 <RegionUS915GetPhyParam+0x2a0>)
 8017a56:	f001 f8a7 	bl	8018ba8 <randr>
 8017a5a:	4603      	mov	r3, r0
 8017a5c:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8017a60:	61bb      	str	r3, [r7, #24]
            break;
 8017a62:	e062      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8017a64:	2300      	movs	r3, #0
 8017a66:	61bb      	str	r3, [r7, #24]
            break;
 8017a68:	e05f      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 8017a6a:	4b37      	ldr	r3, [pc, #220]	; (8017b48 <RegionUS915GetPhyParam+0x2a4>)
 8017a6c:	61bb      	str	r3, [r7, #24]
            break;
 8017a6e:	e05c      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8017a70:	2308      	movs	r3, #8
 8017a72:	61bb      	str	r3, [r7, #24]
            break;
 8017a74:	e059      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8017a76:	4b30      	ldr	r3, [pc, #192]	; (8017b38 <RegionUS915GetPhyParam+0x294>)
 8017a78:	681b      	ldr	r3, [r3, #0]
 8017a7a:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017a7e:	61bb      	str	r3, [r7, #24]
            break;
 8017a80:	e053      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8017a82:	4b2d      	ldr	r3, [pc, #180]	; (8017b38 <RegionUS915GetPhyParam+0x294>)
 8017a84:	681b      	ldr	r3, [r3, #0]
 8017a86:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017a8a:	61bb      	str	r3, [r7, #24]
            break;
 8017a8c:	e04d      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8017a8e:	2348      	movs	r3, #72	; 0x48
 8017a90:	61bb      	str	r3, [r7, #24]
            break;
 8017a92:	e04a      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8017a94:	4b28      	ldr	r3, [pc, #160]	; (8017b38 <RegionUS915GetPhyParam+0x294>)
 8017a96:	681b      	ldr	r3, [r3, #0]
 8017a98:	61bb      	str	r3, [r7, #24]
            break;
 8017a9a:	e046      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 8017a9c:	2300      	movs	r3, #0
 8017a9e:	61bb      	str	r3, [r7, #24]
            break;
 8017aa0:	e043      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	61bb      	str	r3, [r7, #24]
            break;
 8017aa6:	e040      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8017aa8:	4b28      	ldr	r3, [pc, #160]	; (8017b4c <RegionUS915GetPhyParam+0x2a8>)
 8017aaa:	61bb      	str	r3, [r7, #24]
            break;
 8017aac:	e03d      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8017aae:	f04f 0300 	mov.w	r3, #0
 8017ab2:	61bb      	str	r3, [r7, #24]
            break;
 8017ab4:	e039      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	791b      	ldrb	r3, [r3, #4]
 8017aba:	4a25      	ldr	r2, [pc, #148]	; (8017b50 <RegionUS915GetPhyParam+0x2ac>)
 8017abc:	4922      	ldr	r1, [pc, #136]	; (8017b48 <RegionUS915GetPhyParam+0x2a4>)
 8017abe:	4618      	mov	r0, r3
 8017ac0:	f7fd fd51 	bl	8015566 <RegionBaseUSCalcDownlinkFrequency>
 8017ac4:	4603      	mov	r3, r0
 8017ac6:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8017ac8:	e02f      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8017aca:	2317      	movs	r3, #23
 8017acc:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8017ace:	2304      	movs	r3, #4
 8017ad0:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8017ad2:	2303      	movs	r3, #3
 8017ad4:	76bb      	strb	r3, [r7, #26]
            break;
 8017ad6:	e028      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8017ad8:	2308      	movs	r3, #8
 8017ada:	61bb      	str	r3, [r7, #24]
            break;
 8017adc:	e025      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8017ade:	2308      	movs	r3, #8
 8017ae0:	61bb      	str	r3, [r7, #24]
            break;
 8017ae2:	e022      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8017ae4:	687b      	ldr	r3, [r7, #4]
 8017ae6:	791b      	ldrb	r3, [r3, #4]
 8017ae8:	4a19      	ldr	r2, [pc, #100]	; (8017b50 <RegionUS915GetPhyParam+0x2ac>)
 8017aea:	4917      	ldr	r1, [pc, #92]	; (8017b48 <RegionUS915GetPhyParam+0x2a4>)
 8017aec:	4618      	mov	r0, r3
 8017aee:	f7fd fd3a 	bl	8015566 <RegionBaseUSCalcDownlinkFrequency>
 8017af2:	4603      	mov	r3, r0
 8017af4:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8017af6:	e018      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8017af8:	2308      	movs	r3, #8
 8017afa:	61bb      	str	r3, [r7, #24]
            break;
 8017afc:	e015      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8017afe:	2308      	movs	r3, #8
 8017b00:	61bb      	str	r3, [r7, #24]
            break;
 8017b02:	e012      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017b0a:	461a      	mov	r2, r3
 8017b0c:	4b11      	ldr	r3, [pc, #68]	; (8017b54 <RegionUS915GetPhyParam+0x2b0>)
 8017b0e:	5c9b      	ldrb	r3, [r3, r2]
 8017b10:	61bb      	str	r3, [r7, #24]
            break;
 8017b12:	e00a      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017b1a:	490f      	ldr	r1, [pc, #60]	; (8017b58 <RegionUS915GetPhyParam+0x2b4>)
 8017b1c:	4618      	mov	r0, r3
 8017b1e:	f7fe fc13 	bl	8016348 <RegionCommonGetBandwidth>
 8017b22:	4603      	mov	r3, r0
 8017b24:	61bb      	str	r3, [r7, #24]
            break;
 8017b26:	e000      	b.n	8017b2a <RegionUS915GetPhyParam+0x286>
        }
        default:
        {
            break;
 8017b28:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 8017b2a:	69bb      	ldr	r3, [r7, #24]
 8017b2c:	61fb      	str	r3, [r7, #28]
 8017b2e:	69fb      	ldr	r3, [r7, #28]
}
 8017b30:	4618      	mov	r0, r3
 8017b32:	3720      	adds	r7, #32
 8017b34:	46bd      	mov	sp, r7
 8017b36:	bd80      	pop	{r7, pc}
 8017b38:	20001a9c 	.word	0x20001a9c
 8017b3c:	0801ed50 	.word	0x0801ed50
 8017b40:	0801ed60 	.word	0x0801ed60
 8017b44:	fffffc18 	.word	0xfffffc18
 8017b48:	370870a0 	.word	0x370870a0
 8017b4c:	4200999a 	.word	0x4200999a
 8017b50:	000927c0 	.word	0x000927c0
 8017b54:	0801ecec 	.word	0x0801ecec
 8017b58:	0801ecfc 	.word	0x0801ecfc

08017b5c <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8017b5c:	b590      	push	{r4, r7, lr}
 8017b5e:	b085      	sub	sp, #20
 8017b60:	af02      	add	r7, sp, #8
 8017b62:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8017b64:	4b11      	ldr	r3, [pc, #68]	; (8017bac <RegionUS915SetBandTxDone+0x50>)
 8017b66:	681a      	ldr	r2, [r3, #0]
 8017b68:	4b11      	ldr	r3, [pc, #68]	; (8017bb0 <RegionUS915SetBandTxDone+0x54>)
 8017b6a:	6819      	ldr	r1, [r3, #0]
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	781b      	ldrb	r3, [r3, #0]
 8017b70:	4618      	mov	r0, r3
 8017b72:	4603      	mov	r3, r0
 8017b74:	005b      	lsls	r3, r3, #1
 8017b76:	4403      	add	r3, r0
 8017b78:	009b      	lsls	r3, r3, #2
 8017b7a:	440b      	add	r3, r1
 8017b7c:	3309      	adds	r3, #9
 8017b7e:	781b      	ldrb	r3, [r3, #0]
 8017b80:	4619      	mov	r1, r3
 8017b82:	460b      	mov	r3, r1
 8017b84:	005b      	lsls	r3, r3, #1
 8017b86:	440b      	add	r3, r1
 8017b88:	00db      	lsls	r3, r3, #3
 8017b8a:	18d0      	adds	r0, r2, r3
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	6899      	ldr	r1, [r3, #8]
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	785c      	ldrb	r4, [r3, #1]
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	691a      	ldr	r2, [r3, #16]
 8017b98:	9200      	str	r2, [sp, #0]
 8017b9a:	68db      	ldr	r3, [r3, #12]
 8017b9c:	4622      	mov	r2, r4
 8017b9e:	f7fd ff59 	bl	8015a54 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 8017ba2:	bf00      	nop
 8017ba4:	370c      	adds	r7, #12
 8017ba6:	46bd      	mov	sp, r7
 8017ba8:	bd90      	pop	{r4, r7, pc}
 8017baa:	bf00      	nop
 8017bac:	20001aa0 	.word	0x20001aa0
 8017bb0:	20001a9c 	.word	0x20001a9c

08017bb4 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8017bb4:	b580      	push	{r7, lr}
 8017bb6:	b08a      	sub	sp, #40	; 0x28
 8017bb8:	af00      	add	r7, sp, #0
 8017bba:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8017bbc:	2301      	movs	r3, #1
 8017bbe:	81bb      	strh	r3, [r7, #12]
 8017bc0:	2300      	movs	r3, #0
 8017bc2:	73bb      	strb	r3, [r7, #14]
 8017bc4:	2300      	movs	r3, #0
 8017bc6:	613b      	str	r3, [r7, #16]
 8017bc8:	2300      	movs	r3, #0
 8017bca:	617b      	str	r3, [r7, #20]
 8017bcc:	2300      	movs	r3, #0
 8017bce:	61bb      	str	r3, [r7, #24]
 8017bd0:	2300      	movs	r3, #0
 8017bd2:	61fb      	str	r3, [r7, #28]
 8017bd4:	2300      	movs	r3, #0
 8017bd6:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 8017bda:	687b      	ldr	r3, [r7, #4]
 8017bdc:	7b1b      	ldrb	r3, [r3, #12]
 8017bde:	2b00      	cmp	r3, #0
 8017be0:	d007      	beq.n	8017bf2 <RegionUS915InitDefaults+0x3e>
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	f2c0 8104 	blt.w	8017df0 <RegionUS915InitDefaults+0x23c>
 8017be8:	3b01      	subs	r3, #1
 8017bea:	2b01      	cmp	r3, #1
 8017bec:	f200 8100 	bhi.w	8017df0 <RegionUS915InitDefaults+0x23c>
 8017bf0:	e0ce      	b.n	8017d90 <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	2b00      	cmp	r3, #0
 8017bf8:	f000 80fc 	beq.w	8017df4 <RegionUS915InitDefaults+0x240>
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	685b      	ldr	r3, [r3, #4]
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	f000 80f7 	beq.w	8017df4 <RegionUS915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8017c06:	687b      	ldr	r3, [r7, #4]
 8017c08:	681b      	ldr	r3, [r3, #0]
 8017c0a:	4a7c      	ldr	r2, [pc, #496]	; (8017dfc <RegionUS915InitDefaults+0x248>)
 8017c0c:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8017c0e:	687b      	ldr	r3, [r7, #4]
 8017c10:	685b      	ldr	r3, [r3, #4]
 8017c12:	4a7b      	ldr	r2, [pc, #492]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017c14:	6013      	str	r3, [r2, #0]
            RegionNvmGroup1->JoinTrialsCounter = 0;

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            RegionBands = (Band_t*) params->Bands;
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	689b      	ldr	r3, [r3, #8]
 8017c1a:	4a7a      	ldr	r2, [pc, #488]	; (8017e04 <RegionUS915InitDefaults+0x250>)
 8017c1c:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8017c1e:	4b77      	ldr	r3, [pc, #476]	; (8017dfc <RegionUS915InitDefaults+0x248>)
 8017c20:	681b      	ldr	r3, [r3, #0]
 8017c22:	2200      	movs	r2, #0
 8017c24:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8017c26:	4b75      	ldr	r3, [pc, #468]	; (8017dfc <RegionUS915InitDefaults+0x248>)
 8017c28:	681b      	ldr	r3, [r3, #0]
 8017c2a:	2200      	movs	r2, #0
 8017c2c:	735a      	strb	r2, [r3, #13]

            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8017c2e:	4b75      	ldr	r3, [pc, #468]	; (8017e04 <RegionUS915InitDefaults+0x250>)
 8017c30:	681b      	ldr	r3, [r3, #0]
 8017c32:	f107 010c 	add.w	r1, r7, #12
 8017c36:	2218      	movs	r2, #24
 8017c38:	4618      	mov	r0, r3
 8017c3a:	f000 ffcc 	bl	8018bd6 <memcpy1>
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8017c3e:	2300      	movs	r3, #0
 8017c40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017c44:	e02e      	b.n	8017ca4 <RegionUS915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 8017c46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017c4a:	4a6f      	ldr	r2, [pc, #444]	; (8017e08 <RegionUS915InitDefaults+0x254>)
 8017c4c:	fb03 f202 	mul.w	r2, r3, r2
 8017c50:	4b6e      	ldr	r3, [pc, #440]	; (8017e0c <RegionUS915InitDefaults+0x258>)
 8017c52:	4413      	add	r3, r2
 8017c54:	4a6a      	ldr	r2, [pc, #424]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017c56:	6811      	ldr	r1, [r2, #0]
 8017c58:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017c5c:	4618      	mov	r0, r3
 8017c5e:	4613      	mov	r3, r2
 8017c60:	005b      	lsls	r3, r3, #1
 8017c62:	4413      	add	r3, r2
 8017c64:	009b      	lsls	r3, r3, #2
 8017c66:	440b      	add	r3, r1
 8017c68:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8017c6a:	4b65      	ldr	r3, [pc, #404]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017c6c:	6819      	ldr	r1, [r3, #0]
 8017c6e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017c72:	4613      	mov	r3, r2
 8017c74:	005b      	lsls	r3, r3, #1
 8017c76:	4413      	add	r3, r2
 8017c78:	009b      	lsls	r3, r3, #2
 8017c7a:	440b      	add	r3, r1
 8017c7c:	3308      	adds	r3, #8
 8017c7e:	2230      	movs	r2, #48	; 0x30
 8017c80:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8017c82:	4b5f      	ldr	r3, [pc, #380]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017c84:	6819      	ldr	r1, [r3, #0]
 8017c86:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8017c8a:	4613      	mov	r3, r2
 8017c8c:	005b      	lsls	r3, r3, #1
 8017c8e:	4413      	add	r3, r2
 8017c90:	009b      	lsls	r3, r3, #2
 8017c92:	440b      	add	r3, r1
 8017c94:	3309      	adds	r3, #9
 8017c96:	2200      	movs	r2, #0
 8017c98:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8017c9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017c9e:	3301      	adds	r3, #1
 8017ca0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017ca8:	2b3f      	cmp	r3, #63	; 0x3f
 8017caa:	d9cc      	bls.n	8017c46 <RegionUS915InitDefaults+0x92>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8017cac:	2340      	movs	r3, #64	; 0x40
 8017cae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017cb2:	e02f      	b.n	8017d14 <RegionUS915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8017cb4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017cb8:	3b40      	subs	r3, #64	; 0x40
 8017cba:	4a55      	ldr	r2, [pc, #340]	; (8017e10 <RegionUS915InitDefaults+0x25c>)
 8017cbc:	fb03 f202 	mul.w	r2, r3, r2
 8017cc0:	4b54      	ldr	r3, [pc, #336]	; (8017e14 <RegionUS915InitDefaults+0x260>)
 8017cc2:	4413      	add	r3, r2
 8017cc4:	4a4e      	ldr	r2, [pc, #312]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017cc6:	6811      	ldr	r1, [r2, #0]
 8017cc8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017ccc:	4618      	mov	r0, r3
 8017cce:	4613      	mov	r3, r2
 8017cd0:	005b      	lsls	r3, r3, #1
 8017cd2:	4413      	add	r3, r2
 8017cd4:	009b      	lsls	r3, r3, #2
 8017cd6:	440b      	add	r3, r1
 8017cd8:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8017cda:	4b49      	ldr	r3, [pc, #292]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017cdc:	6819      	ldr	r1, [r3, #0]
 8017cde:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017ce2:	4613      	mov	r3, r2
 8017ce4:	005b      	lsls	r3, r3, #1
 8017ce6:	4413      	add	r3, r2
 8017ce8:	009b      	lsls	r3, r3, #2
 8017cea:	440b      	add	r3, r1
 8017cec:	3308      	adds	r3, #8
 8017cee:	2244      	movs	r2, #68	; 0x44
 8017cf0:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8017cf2:	4b43      	ldr	r3, [pc, #268]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017cf4:	6819      	ldr	r1, [r3, #0]
 8017cf6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8017cfa:	4613      	mov	r3, r2
 8017cfc:	005b      	lsls	r3, r3, #1
 8017cfe:	4413      	add	r3, r2
 8017d00:	009b      	lsls	r3, r3, #2
 8017d02:	440b      	add	r3, r1
 8017d04:	3309      	adds	r3, #9
 8017d06:	2200      	movs	r2, #0
 8017d08:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8017d0a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017d0e:	3301      	adds	r3, #1
 8017d10:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8017d14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8017d18:	2b47      	cmp	r3, #71	; 0x47
 8017d1a:	d9cb      	bls.n	8017cb4 <RegionUS915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8017d1c:	4b38      	ldr	r3, [pc, #224]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d1e:	681b      	ldr	r3, [r3, #0]
 8017d20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d24:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8017d28:	4b35      	ldr	r3, [pc, #212]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d2a:	681b      	ldr	r3, [r3, #0]
 8017d2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d30:	f8a3 236e 	strh.w	r2, [r3, #878]	; 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8017d34:	4b32      	ldr	r3, [pc, #200]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d36:	681b      	ldr	r3, [r3, #0]
 8017d38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d3c:	f8a3 2370 	strh.w	r2, [r3, #880]	; 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8017d40:	4b2f      	ldr	r3, [pc, #188]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d42:	681b      	ldr	r3, [r3, #0]
 8017d44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d48:	f8a3 2372 	strh.w	r2, [r3, #882]	; 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8017d4c:	4b2c      	ldr	r3, [pc, #176]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d4e:	681b      	ldr	r3, [r3, #0]
 8017d50:	22ff      	movs	r2, #255	; 0xff
 8017d52:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8017d56:	4b2a      	ldr	r3, [pc, #168]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d58:	681b      	ldr	r3, [r3, #0]
 8017d5a:	2200      	movs	r2, #0
 8017d5c:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8017d60:	4b27      	ldr	r3, [pc, #156]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d62:	681b      	ldr	r3, [r3, #0]
 8017d64:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8017d68:	4b25      	ldr	r3, [pc, #148]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d6a:	681b      	ldr	r3, [r3, #0]
 8017d6c:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017d70:	2206      	movs	r2, #6
 8017d72:	4619      	mov	r1, r3
 8017d74:	f7fd fe48 	bl	8015a08 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8017d78:	4b20      	ldr	r3, [pc, #128]	; (8017dfc <RegionUS915InitDefaults+0x248>)
 8017d7a:	681b      	ldr	r3, [r3, #0]
 8017d7c:	4618      	mov	r0, r3
 8017d7e:	4b20      	ldr	r3, [pc, #128]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d80:	681b      	ldr	r3, [r3, #0]
 8017d82:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8017d86:	2206      	movs	r2, #6
 8017d88:	4619      	mov	r1, r3
 8017d8a:	f7fd fe3d 	bl	8015a08 <RegionCommonChanMaskCopy>
            break;
 8017d8e:	e032      	b.n	8017df6 <RegionUS915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8017d90:	4b1b      	ldr	r3, [pc, #108]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d92:	681b      	ldr	r3, [r3, #0]
 8017d94:	f503 7058 	add.w	r0, r3, #864	; 0x360
 8017d98:	4b19      	ldr	r3, [pc, #100]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017d9a:	681b      	ldr	r3, [r3, #0]
 8017d9c:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8017da0:	2206      	movs	r2, #6
 8017da2:	4619      	mov	r1, r3
 8017da4:	f7fd fe30 	bl	8015a08 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            for( uint8_t i = 0; i < 6; i++ )
 8017da8:	2300      	movs	r3, #0
 8017daa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8017dae:	e01a      	b.n	8017de6 <RegionUS915InitDefaults+0x232>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8017db0:	4b12      	ldr	r3, [pc, #72]	; (8017dfc <RegionUS915InitDefaults+0x248>)
 8017db2:	681b      	ldr	r3, [r3, #0]
 8017db4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017db8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017dbc:	4b10      	ldr	r3, [pc, #64]	; (8017e00 <RegionUS915InitDefaults+0x24c>)
 8017dbe:	681b      	ldr	r3, [r3, #0]
 8017dc0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017dc4:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017dc8:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017dcc:	4b0b      	ldr	r3, [pc, #44]	; (8017dfc <RegionUS915InitDefaults+0x248>)
 8017dce:	681b      	ldr	r3, [r3, #0]
 8017dd0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8017dd4:	4001      	ands	r1, r0
 8017dd6:	b289      	uxth	r1, r1
 8017dd8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8017ddc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8017de0:	3301      	adds	r3, #1
 8017de2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8017de6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8017dea:	2b05      	cmp	r3, #5
 8017dec:	d9e0      	bls.n	8017db0 <RegionUS915InitDefaults+0x1fc>
            }
            break;
 8017dee:	e002      	b.n	8017df6 <RegionUS915InitDefaults+0x242>
        }
        default:
        {
            break;
 8017df0:	bf00      	nop
 8017df2:	e000      	b.n	8017df6 <RegionUS915InitDefaults+0x242>
                return;
 8017df4:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 8017df6:	3728      	adds	r7, #40	; 0x28
 8017df8:	46bd      	mov	sp, r7
 8017dfa:	bd80      	pop	{r7, pc}
 8017dfc:	20001a98 	.word	0x20001a98
 8017e00:	20001a9c 	.word	0x20001a9c
 8017e04:	20001aa0 	.word	0x20001aa0
 8017e08:	00030d40 	.word	0x00030d40
 8017e0c:	35c80160 	.word	0x35c80160
 8017e10:	00186a00 	.word	0x00186a00
 8017e14:	35d2afc0 	.word	0x35d2afc0

08017e18 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8017e18:	b580      	push	{r7, lr}
 8017e1a:	b082      	sub	sp, #8
 8017e1c:	af00      	add	r7, sp, #0
 8017e1e:	6078      	str	r0, [r7, #4]
 8017e20:	460b      	mov	r3, r1
 8017e22:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 8017e24:	78fb      	ldrb	r3, [r7, #3]
 8017e26:	2b0f      	cmp	r3, #15
 8017e28:	d867      	bhi.n	8017efa <RegionUS915Verify+0xe2>
 8017e2a:	a201      	add	r2, pc, #4	; (adr r2, 8017e30 <RegionUS915Verify+0x18>)
 8017e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e30:	08017e71 	.word	0x08017e71
 8017e34:	08017efb 	.word	0x08017efb
 8017e38:	08017efb 	.word	0x08017efb
 8017e3c:	08017efb 	.word	0x08017efb
 8017e40:	08017efb 	.word	0x08017efb
 8017e44:	08017e7f 	.word	0x08017e7f
 8017e48:	08017e9d 	.word	0x08017e9d
 8017e4c:	08017ebb 	.word	0x08017ebb
 8017e50:	08017efb 	.word	0x08017efb
 8017e54:	08017ed9 	.word	0x08017ed9
 8017e58:	08017ed9 	.word	0x08017ed9
 8017e5c:	08017efb 	.word	0x08017efb
 8017e60:	08017efb 	.word	0x08017efb
 8017e64:	08017efb 	.word	0x08017efb
 8017e68:	08017efb 	.word	0x08017efb
 8017e6c:	08017ef7 	.word	0x08017ef7
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	681b      	ldr	r3, [r3, #0]
 8017e74:	4618      	mov	r0, r3
 8017e76:	f7ff fca1 	bl	80177bc <VerifyRfFreq>
 8017e7a:	4603      	mov	r3, r0
 8017e7c:	e03e      	b.n	8017efc <RegionUS915Verify+0xe4>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	f993 3000 	ldrsb.w	r3, [r3]
 8017e84:	2204      	movs	r2, #4
 8017e86:	2100      	movs	r1, #0
 8017e88:	4618      	mov	r0, r3
 8017e8a:	f7fd fd40 	bl	801590e <RegionCommonValueInRange>
 8017e8e:	4603      	mov	r3, r0
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	bf14      	ite	ne
 8017e94:	2301      	movne	r3, #1
 8017e96:	2300      	moveq	r3, #0
 8017e98:	b2db      	uxtb	r3, r3
 8017e9a:	e02f      	b.n	8017efc <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	f993 3000 	ldrsb.w	r3, [r3]
 8017ea2:	2205      	movs	r2, #5
 8017ea4:	2100      	movs	r1, #0
 8017ea6:	4618      	mov	r0, r3
 8017ea8:	f7fd fd31 	bl	801590e <RegionCommonValueInRange>
 8017eac:	4603      	mov	r3, r0
 8017eae:	2b00      	cmp	r3, #0
 8017eb0:	bf14      	ite	ne
 8017eb2:	2301      	movne	r3, #1
 8017eb4:	2300      	moveq	r3, #0
 8017eb6:	b2db      	uxtb	r3, r3
 8017eb8:	e020      	b.n	8017efc <RegionUS915Verify+0xe4>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	f993 3000 	ldrsb.w	r3, [r3]
 8017ec0:	220d      	movs	r2, #13
 8017ec2:	2108      	movs	r1, #8
 8017ec4:	4618      	mov	r0, r3
 8017ec6:	f7fd fd22 	bl	801590e <RegionCommonValueInRange>
 8017eca:	4603      	mov	r3, r0
 8017ecc:	2b00      	cmp	r3, #0
 8017ece:	bf14      	ite	ne
 8017ed0:	2301      	movne	r3, #1
 8017ed2:	2300      	moveq	r3, #0
 8017ed4:	b2db      	uxtb	r3, r3
 8017ed6:	e011      	b.n	8017efc <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	f993 3000 	ldrsb.w	r3, [r3]
 8017ede:	220e      	movs	r2, #14
 8017ee0:	2100      	movs	r1, #0
 8017ee2:	4618      	mov	r0, r3
 8017ee4:	f7fd fd13 	bl	801590e <RegionCommonValueInRange>
 8017ee8:	4603      	mov	r3, r0
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	bf14      	ite	ne
 8017eee:	2301      	movne	r3, #1
 8017ef0:	2300      	moveq	r3, #0
 8017ef2:	b2db      	uxtb	r3, r3
 8017ef4:	e002      	b.n	8017efc <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 8017ef6:	2300      	movs	r3, #0
 8017ef8:	e000      	b.n	8017efc <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 8017efa:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 8017efc:	4618      	mov	r0, r3
 8017efe:	3708      	adds	r7, #8
 8017f00:	46bd      	mov	sp, r7
 8017f02:	bd80      	pop	{r7, pc}

08017f04 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8017f04:	b480      	push	{r7}
 8017f06:	b085      	sub	sp, #20
 8017f08:	af00      	add	r7, sp, #0
 8017f0a:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8017f0c:	687b      	ldr	r3, [r7, #4]
 8017f0e:	7a1b      	ldrb	r3, [r3, #8]
 8017f10:	2b10      	cmp	r3, #16
 8017f12:	d160      	bne.n	8017fd6 <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8017f14:	687b      	ldr	r3, [r7, #4]
 8017f16:	685b      	ldr	r3, [r3, #4]
 8017f18:	330f      	adds	r3, #15
 8017f1a:	781b      	ldrb	r3, [r3, #0]
 8017f1c:	2b01      	cmp	r3, #1
 8017f1e:	d15c      	bne.n	8017fda <RegionUS915ApplyCFList+0xd6>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8017f20:	2300      	movs	r3, #0
 8017f22:	73fb      	strb	r3, [r7, #15]
 8017f24:	2300      	movs	r3, #0
 8017f26:	73bb      	strb	r3, [r7, #14]
 8017f28:	e051      	b.n	8017fce <RegionUS915ApplyCFList+0xca>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8017f2a:	687b      	ldr	r3, [r7, #4]
 8017f2c:	685a      	ldr	r2, [r3, #4]
 8017f2e:	7bbb      	ldrb	r3, [r7, #14]
 8017f30:	4413      	add	r3, r2
 8017f32:	7819      	ldrb	r1, [r3, #0]
 8017f34:	4b2b      	ldr	r3, [pc, #172]	; (8017fe4 <RegionUS915ApplyCFList+0xe0>)
 8017f36:	681b      	ldr	r3, [r3, #0]
 8017f38:	7bfa      	ldrb	r2, [r7, #15]
 8017f3a:	b289      	uxth	r1, r1
 8017f3c:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017f40:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8017f44:	4b27      	ldr	r3, [pc, #156]	; (8017fe4 <RegionUS915ApplyCFList+0xe0>)
 8017f46:	681b      	ldr	r3, [r3, #0]
 8017f48:	7bfa      	ldrb	r2, [r7, #15]
 8017f4a:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017f4e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017f52:	687b      	ldr	r3, [r7, #4]
 8017f54:	685a      	ldr	r2, [r3, #4]
 8017f56:	7bbb      	ldrb	r3, [r7, #14]
 8017f58:	3301      	adds	r3, #1
 8017f5a:	4413      	add	r3, r2
 8017f5c:	781b      	ldrb	r3, [r3, #0]
 8017f5e:	b29b      	uxth	r3, r3
 8017f60:	021b      	lsls	r3, r3, #8
 8017f62:	b299      	uxth	r1, r3
 8017f64:	4b1f      	ldr	r3, [pc, #124]	; (8017fe4 <RegionUS915ApplyCFList+0xe0>)
 8017f66:	681b      	ldr	r3, [r3, #0]
 8017f68:	7bfa      	ldrb	r2, [r7, #15]
 8017f6a:	4301      	orrs	r1, r0
 8017f6c:	b289      	uxth	r1, r1
 8017f6e:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017f72:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 8017f76:	7bfb      	ldrb	r3, [r7, #15]
 8017f78:	2b04      	cmp	r3, #4
 8017f7a:	d10f      	bne.n	8017f9c <RegionUS915ApplyCFList+0x98>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8017f7c:	4b19      	ldr	r3, [pc, #100]	; (8017fe4 <RegionUS915ApplyCFList+0xe0>)
 8017f7e:	681b      	ldr	r3, [r3, #0]
 8017f80:	7bfa      	ldrb	r2, [r7, #15]
 8017f82:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017f86:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017f8a:	4b16      	ldr	r3, [pc, #88]	; (8017fe4 <RegionUS915ApplyCFList+0xe0>)
 8017f8c:	681b      	ldr	r3, [r3, #0]
 8017f8e:	7bfa      	ldrb	r2, [r7, #15]
 8017f90:	b2c9      	uxtb	r1, r1
 8017f92:	b289      	uxth	r1, r1
 8017f94:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017f98:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8017f9c:	4b12      	ldr	r3, [pc, #72]	; (8017fe8 <RegionUS915ApplyCFList+0xe4>)
 8017f9e:	681b      	ldr	r3, [r3, #0]
 8017fa0:	7bfa      	ldrb	r2, [r7, #15]
 8017fa2:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017fa6:	4b0f      	ldr	r3, [pc, #60]	; (8017fe4 <RegionUS915ApplyCFList+0xe0>)
 8017fa8:	681b      	ldr	r3, [r3, #0]
 8017faa:	7bfa      	ldrb	r2, [r7, #15]
 8017fac:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8017fb0:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017fb4:	4b0c      	ldr	r3, [pc, #48]	; (8017fe8 <RegionUS915ApplyCFList+0xe4>)
 8017fb6:	681b      	ldr	r3, [r3, #0]
 8017fb8:	7bfa      	ldrb	r2, [r7, #15]
 8017fba:	4001      	ands	r1, r0
 8017fbc:	b289      	uxth	r1, r1
 8017fbe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8017fc2:	7bfb      	ldrb	r3, [r7, #15]
 8017fc4:	3301      	adds	r3, #1
 8017fc6:	73fb      	strb	r3, [r7, #15]
 8017fc8:	7bbb      	ldrb	r3, [r7, #14]
 8017fca:	3302      	adds	r3, #2
 8017fcc:	73bb      	strb	r3, [r7, #14]
 8017fce:	7bfb      	ldrb	r3, [r7, #15]
 8017fd0:	2b04      	cmp	r3, #4
 8017fd2:	d9aa      	bls.n	8017f2a <RegionUS915ApplyCFList+0x26>
 8017fd4:	e002      	b.n	8017fdc <RegionUS915ApplyCFList+0xd8>
        return;
 8017fd6:	bf00      	nop
 8017fd8:	e000      	b.n	8017fdc <RegionUS915ApplyCFList+0xd8>
        return;
 8017fda:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 8017fdc:	3714      	adds	r7, #20
 8017fde:	46bd      	mov	sp, r7
 8017fe0:	bc80      	pop	{r7}
 8017fe2:	4770      	bx	lr
 8017fe4:	20001a9c 	.word	0x20001a9c
 8017fe8:	20001a98 	.word	0x20001a98

08017fec <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8017fec:	b580      	push	{r7, lr}
 8017fee:	b084      	sub	sp, #16
 8017ff0:	af00      	add	r7, sp, #0
 8017ff2:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	681b      	ldr	r3, [r3, #0]
 8017ff8:	2204      	movs	r2, #4
 8017ffa:	2100      	movs	r1, #0
 8017ffc:	4618      	mov	r0, r3
 8017ffe:	f7fd fcd7 	bl	80159b0 <RegionCommonCountChannels>
 8018002:	4603      	mov	r3, r0
 8018004:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8018006:	7bbb      	ldrb	r3, [r7, #14]
 8018008:	2b01      	cmp	r3, #1
 801800a:	d804      	bhi.n	8018016 <RegionUS915ChanMaskSet+0x2a>
 801800c:	7bbb      	ldrb	r3, [r7, #14]
 801800e:	2b00      	cmp	r3, #0
 8018010:	d001      	beq.n	8018016 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 8018012:	2300      	movs	r3, #0
 8018014:	e04a      	b.n	80180ac <RegionUS915ChanMaskSet+0xc0>
    }

    switch( chanMaskSet->ChannelsMaskType )
 8018016:	687b      	ldr	r3, [r7, #4]
 8018018:	791b      	ldrb	r3, [r3, #4]
 801801a:	2b00      	cmp	r3, #0
 801801c:	d002      	beq.n	8018024 <RegionUS915ChanMaskSet+0x38>
 801801e:	2b01      	cmp	r3, #1
 8018020:	d036      	beq.n	8018090 <RegionUS915ChanMaskSet+0xa4>
 8018022:	e040      	b.n	80180a6 <RegionUS915ChanMaskSet+0xba>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018024:	4b23      	ldr	r3, [pc, #140]	; (80180b4 <RegionUS915ChanMaskSet+0xc8>)
 8018026:	681b      	ldr	r3, [r3, #0]
 8018028:	f503 7058 	add.w	r0, r3, #864	; 0x360
 801802c:	687b      	ldr	r3, [r7, #4]
 801802e:	681b      	ldr	r3, [r3, #0]
 8018030:	2206      	movs	r2, #6
 8018032:	4619      	mov	r1, r3
 8018034:	f7fd fce8 	bl	8015a08 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8018038:	4b1e      	ldr	r3, [pc, #120]	; (80180b4 <RegionUS915ChanMaskSet+0xc8>)
 801803a:	681b      	ldr	r3, [r3, #0]
 801803c:	f8b3 2374 	ldrh.w	r2, [r3, #884]	; 0x374
 8018040:	4b1c      	ldr	r3, [pc, #112]	; (80180b4 <RegionUS915ChanMaskSet+0xc8>)
 8018042:	681b      	ldr	r3, [r3, #0]
 8018044:	b2d2      	uxtb	r2, r2
 8018046:	b292      	uxth	r2, r2
 8018048:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801804c:	4b19      	ldr	r3, [pc, #100]	; (80180b4 <RegionUS915ChanMaskSet+0xc8>)
 801804e:	681b      	ldr	r3, [r3, #0]
 8018050:	2200      	movs	r2, #0
 8018052:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8018056:	2300      	movs	r3, #0
 8018058:	73fb      	strb	r3, [r7, #15]
 801805a:	e015      	b.n	8018088 <RegionUS915ChanMaskSet+0x9c>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801805c:	4b16      	ldr	r3, [pc, #88]	; (80180b8 <RegionUS915ChanMaskSet+0xcc>)
 801805e:	681b      	ldr	r3, [r3, #0]
 8018060:	7bfa      	ldrb	r2, [r7, #15]
 8018062:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8018066:	4b13      	ldr	r3, [pc, #76]	; (80180b4 <RegionUS915ChanMaskSet+0xc8>)
 8018068:	681b      	ldr	r3, [r3, #0]
 801806a:	7bfa      	ldrb	r2, [r7, #15]
 801806c:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 8018070:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8018074:	4b10      	ldr	r3, [pc, #64]	; (80180b8 <RegionUS915ChanMaskSet+0xcc>)
 8018076:	681b      	ldr	r3, [r3, #0]
 8018078:	7bfa      	ldrb	r2, [r7, #15]
 801807a:	4001      	ands	r1, r0
 801807c:	b289      	uxth	r1, r1
 801807e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8018082:	7bfb      	ldrb	r3, [r7, #15]
 8018084:	3301      	adds	r3, #1
 8018086:	73fb      	strb	r3, [r7, #15]
 8018088:	7bfb      	ldrb	r3, [r7, #15]
 801808a:	2b05      	cmp	r3, #5
 801808c:	d9e6      	bls.n	801805c <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801808e:	e00c      	b.n	80180aa <RegionUS915ChanMaskSet+0xbe>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018090:	4b08      	ldr	r3, [pc, #32]	; (80180b4 <RegionUS915ChanMaskSet+0xc8>)
 8018092:	681b      	ldr	r3, [r3, #0]
 8018094:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8018098:	687b      	ldr	r3, [r7, #4]
 801809a:	681b      	ldr	r3, [r3, #0]
 801809c:	2206      	movs	r2, #6
 801809e:	4619      	mov	r1, r3
 80180a0:	f7fd fcb2 	bl	8015a08 <RegionCommonChanMaskCopy>
            break;
 80180a4:	e001      	b.n	80180aa <RegionUS915ChanMaskSet+0xbe>
        }
        default:
            return false;
 80180a6:	2300      	movs	r3, #0
 80180a8:	e000      	b.n	80180ac <RegionUS915ChanMaskSet+0xc0>
    }
    return true;
 80180aa:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 80180ac:	4618      	mov	r0, r3
 80180ae:	3710      	adds	r7, #16
 80180b0:	46bd      	mov	sp, r7
 80180b2:	bd80      	pop	{r7, pc}
 80180b4:	20001a9c 	.word	0x20001a9c
 80180b8:	20001a98 	.word	0x20001a98

080180bc <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80180bc:	b580      	push	{r7, lr}
 80180be:	b088      	sub	sp, #32
 80180c0:	af02      	add	r7, sp, #8
 80180c2:	60ba      	str	r2, [r7, #8]
 80180c4:	607b      	str	r3, [r7, #4]
 80180c6:	4603      	mov	r3, r0
 80180c8:	73fb      	strb	r3, [r7, #15]
 80180ca:	460b      	mov	r3, r1
 80180cc:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 80180ce:	2300      	movs	r3, #0
 80180d0:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 80180d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80180d6:	2b0d      	cmp	r3, #13
 80180d8:	bfa8      	it	ge
 80180da:	230d      	movge	r3, #13
 80180dc:	b25a      	sxtb	r2, r3
 80180de:	687b      	ldr	r3, [r7, #4]
 80180e0:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 80180e2:	687b      	ldr	r3, [r7, #4]
 80180e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80180e8:	4916      	ldr	r1, [pc, #88]	; (8018144 <RegionUS915ComputeRxWindowParameters+0x88>)
 80180ea:	4618      	mov	r0, r3
 80180ec:	f7fe f92c 	bl	8016348 <RegionCommonGetBandwidth>
 80180f0:	4603      	mov	r3, r0
 80180f2:	b2da      	uxtb	r2, r3
 80180f4:	687b      	ldr	r3, [r7, #4]
 80180f6:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80180fe:	461a      	mov	r2, r3
 8018100:	4b11      	ldr	r3, [pc, #68]	; (8018148 <RegionUS915ComputeRxWindowParameters+0x8c>)
 8018102:	5c9a      	ldrb	r2, [r3, r2]
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801810a:	4619      	mov	r1, r3
 801810c:	4b0d      	ldr	r3, [pc, #52]	; (8018144 <RegionUS915ComputeRxWindowParameters+0x88>)
 801810e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018112:	4619      	mov	r1, r3
 8018114:	4610      	mov	r0, r2
 8018116:	f7fd fe95 	bl	8015e44 <RegionCommonComputeSymbolTimeLoRa>
 801811a:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801811c:	4b0b      	ldr	r3, [pc, #44]	; (801814c <RegionUS915ComputeRxWindowParameters+0x90>)
 801811e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8018120:	4798      	blx	r3
 8018122:	687b      	ldr	r3, [r7, #4]
 8018124:	3308      	adds	r3, #8
 8018126:	687a      	ldr	r2, [r7, #4]
 8018128:	320c      	adds	r2, #12
 801812a:	7bb9      	ldrb	r1, [r7, #14]
 801812c:	9201      	str	r2, [sp, #4]
 801812e:	9300      	str	r3, [sp, #0]
 8018130:	4603      	mov	r3, r0
 8018132:	68ba      	ldr	r2, [r7, #8]
 8018134:	6978      	ldr	r0, [r7, #20]
 8018136:	f7fd feab 	bl	8015e90 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801813a:	bf00      	nop
 801813c:	3718      	adds	r7, #24
 801813e:	46bd      	mov	sp, r7
 8018140:	bd80      	pop	{r7, pc}
 8018142:	bf00      	nop
 8018144:	0801ecfc 	.word	0x0801ecfc
 8018148:	0801ecec 	.word	0x0801ecec
 801814c:	0801ed70 	.word	0x0801ed70

08018150 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018150:	b590      	push	{r4, r7, lr}
 8018152:	b091      	sub	sp, #68	; 0x44
 8018154:	af0a      	add	r7, sp, #40	; 0x28
 8018156:	6078      	str	r0, [r7, #4]
 8018158:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	785b      	ldrb	r3, [r3, #1]
 801815e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8018160:	2300      	movs	r3, #0
 8018162:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8018164:	2300      	movs	r3, #0
 8018166:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8018168:	687b      	ldr	r3, [r7, #4]
 801816a:	685b      	ldr	r3, [r3, #4]
 801816c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801816e:	4b34      	ldr	r3, [pc, #208]	; (8018240 <RegionUS915RxConfig+0xf0>)
 8018170:	685b      	ldr	r3, [r3, #4]
 8018172:	4798      	blx	r3
 8018174:	4603      	mov	r3, r0
 8018176:	2b00      	cmp	r3, #0
 8018178:	d001      	beq.n	801817e <RegionUS915RxConfig+0x2e>
    {
        return false;
 801817a:	2300      	movs	r3, #0
 801817c:	e05c      	b.n	8018238 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801817e:	687b      	ldr	r3, [r7, #4]
 8018180:	7cdb      	ldrb	r3, [r3, #19]
 8018182:	2b00      	cmp	r3, #0
 8018184:	d109      	bne.n	801819a <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8018186:	687b      	ldr	r3, [r7, #4]
 8018188:	781b      	ldrb	r3, [r3, #0]
 801818a:	f003 0307 	and.w	r3, r3, #7
 801818e:	4a2d      	ldr	r2, [pc, #180]	; (8018244 <RegionUS915RxConfig+0xf4>)
 8018190:	fb03 f202 	mul.w	r2, r3, r2
 8018194:	4b2c      	ldr	r3, [pc, #176]	; (8018248 <RegionUS915RxConfig+0xf8>)
 8018196:	4413      	add	r3, r2
 8018198:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801819a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801819e:	4a2b      	ldr	r2, [pc, #172]	; (801824c <RegionUS915RxConfig+0xfc>)
 80181a0:	5cd3      	ldrb	r3, [r2, r3]
 80181a2:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80181a4:	4b26      	ldr	r3, [pc, #152]	; (8018240 <RegionUS915RxConfig+0xf0>)
 80181a6:	68db      	ldr	r3, [r3, #12]
 80181a8:	6938      	ldr	r0, [r7, #16]
 80181aa:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80181ac:	4b24      	ldr	r3, [pc, #144]	; (8018240 <RegionUS915RxConfig+0xf0>)
 80181ae:	699c      	ldr	r4, [r3, #24]
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	789b      	ldrb	r3, [r3, #2]
 80181b4:	4618      	mov	r0, r3
 80181b6:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80181ba:	687b      	ldr	r3, [r7, #4]
 80181bc:	689b      	ldr	r3, [r3, #8]
 80181be:	b29b      	uxth	r3, r3
 80181c0:	687a      	ldr	r2, [r7, #4]
 80181c2:	7c92      	ldrb	r2, [r2, #18]
 80181c4:	9209      	str	r2, [sp, #36]	; 0x24
 80181c6:	2201      	movs	r2, #1
 80181c8:	9208      	str	r2, [sp, #32]
 80181ca:	2200      	movs	r2, #0
 80181cc:	9207      	str	r2, [sp, #28]
 80181ce:	2200      	movs	r2, #0
 80181d0:	9206      	str	r2, [sp, #24]
 80181d2:	2200      	movs	r2, #0
 80181d4:	9205      	str	r2, [sp, #20]
 80181d6:	2200      	movs	r2, #0
 80181d8:	9204      	str	r2, [sp, #16]
 80181da:	2200      	movs	r2, #0
 80181dc:	9203      	str	r2, [sp, #12]
 80181de:	9302      	str	r3, [sp, #8]
 80181e0:	2308      	movs	r3, #8
 80181e2:	9301      	str	r3, [sp, #4]
 80181e4:	2300      	movs	r3, #0
 80181e6:	9300      	str	r3, [sp, #0]
 80181e8:	2301      	movs	r3, #1
 80181ea:	460a      	mov	r2, r1
 80181ec:	4601      	mov	r1, r0
 80181ee:	2001      	movs	r0, #1
 80181f0:	47a0      	blx	r4

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 80181f2:	687b      	ldr	r3, [r7, #4]
 80181f4:	7c5b      	ldrb	r3, [r3, #17]
 80181f6:	2b00      	cmp	r3, #0
 80181f8:	d005      	beq.n	8018206 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 80181fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80181fe:	4a14      	ldr	r2, [pc, #80]	; (8018250 <RegionUS915RxConfig+0x100>)
 8018200:	5cd3      	ldrb	r3, [r2, r3]
 8018202:	75fb      	strb	r3, [r7, #23]
 8018204:	e004      	b.n	8018210 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 8018206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801820a:	4a12      	ldr	r2, [pc, #72]	; (8018254 <RegionUS915RxConfig+0x104>)
 801820c:	5cd3      	ldrb	r3, [r2, r3]
 801820e:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8018210:	4b0b      	ldr	r3, [pc, #44]	; (8018240 <RegionUS915RxConfig+0xf0>)
 8018212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8018214:	7dfa      	ldrb	r2, [r7, #23]
 8018216:	320d      	adds	r2, #13
 8018218:	b2d2      	uxtb	r2, r2
 801821a:	4611      	mov	r1, r2
 801821c:	2001      	movs	r0, #1
 801821e:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8018220:	687b      	ldr	r3, [r7, #4]
 8018222:	7cdb      	ldrb	r3, [r3, #19]
 8018224:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018228:	6939      	ldr	r1, [r7, #16]
 801822a:	4618      	mov	r0, r3
 801822c:	f7fe f8aa 	bl	8016384 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8018230:	683b      	ldr	r3, [r7, #0]
 8018232:	7bfa      	ldrb	r2, [r7, #15]
 8018234:	701a      	strb	r2, [r3, #0]
    return true;
 8018236:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 8018238:	4618      	mov	r0, r3
 801823a:	371c      	adds	r7, #28
 801823c:	46bd      	mov	sp, r7
 801823e:	bd90      	pop	{r4, r7, pc}
 8018240:	0801ed70 	.word	0x0801ed70
 8018244:	000927c0 	.word	0x000927c0
 8018248:	370870a0 	.word	0x370870a0
 801824c:	0801ecec 	.word	0x0801ecec
 8018250:	0801ed60 	.word	0x0801ed60
 8018254:	0801ed50 	.word	0x0801ed50

08018258 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8018258:	b590      	push	{r4, r7, lr}
 801825a:	b093      	sub	sp, #76	; 0x4c
 801825c:	af0a      	add	r7, sp, #40	; 0x28
 801825e:	60f8      	str	r0, [r7, #12]
 8018260:	60b9      	str	r1, [r7, #8]
 8018262:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8018264:	68fb      	ldr	r3, [r7, #12]
 8018266:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801826a:	461a      	mov	r2, r3
 801826c:	4b49      	ldr	r3, [pc, #292]	; (8018394 <RegionUS915TxConfig+0x13c>)
 801826e:	5c9b      	ldrb	r3, [r3, r2]
 8018270:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 8018272:	68fb      	ldr	r3, [r7, #12]
 8018274:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8018278:	4b47      	ldr	r3, [pc, #284]	; (8018398 <RegionUS915TxConfig+0x140>)
 801827a:	681a      	ldr	r2, [r3, #0]
 801827c:	4b47      	ldr	r3, [pc, #284]	; (801839c <RegionUS915TxConfig+0x144>)
 801827e:	6819      	ldr	r1, [r3, #0]
 8018280:	68fb      	ldr	r3, [r7, #12]
 8018282:	781b      	ldrb	r3, [r3, #0]
 8018284:	461c      	mov	r4, r3
 8018286:	4623      	mov	r3, r4
 8018288:	005b      	lsls	r3, r3, #1
 801828a:	4423      	add	r3, r4
 801828c:	009b      	lsls	r3, r3, #2
 801828e:	440b      	add	r3, r1
 8018290:	3309      	adds	r3, #9
 8018292:	781b      	ldrb	r3, [r3, #0]
 8018294:	4619      	mov	r1, r3
 8018296:	460b      	mov	r3, r1
 8018298:	005b      	lsls	r3, r3, #1
 801829a:	440b      	add	r3, r1
 801829c:	00db      	lsls	r3, r3, #3
 801829e:	4413      	add	r3, r2
 80182a0:	f993 1002 	ldrsb.w	r1, [r3, #2]
 80182a4:	68fb      	ldr	r3, [r7, #12]
 80182a6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80182aa:	4b3c      	ldr	r3, [pc, #240]	; (801839c <RegionUS915TxConfig+0x144>)
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80182b2:	f7ff fa4d 	bl	8017750 <LimitTxPower>
 80182b6:	4603      	mov	r3, r0
 80182b8:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 80182ba:	68fb      	ldr	r3, [r7, #12]
 80182bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80182c0:	4937      	ldr	r1, [pc, #220]	; (80183a0 <RegionUS915TxConfig+0x148>)
 80182c2:	4618      	mov	r0, r3
 80182c4:	f7fe f840 	bl	8016348 <RegionCommonGetBandwidth>
 80182c8:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80182ca:	2300      	movs	r3, #0
 80182cc:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 80182ce:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80182d2:	f04f 0200 	mov.w	r2, #0
 80182d6:	4933      	ldr	r1, [pc, #204]	; (80183a4 <RegionUS915TxConfig+0x14c>)
 80182d8:	4618      	mov	r0, r3
 80182da:	f7fd fe91 	bl	8016000 <RegionCommonComputeTxPower>
 80182de:	4603      	mov	r3, r0
 80182e0:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80182e2:	4b31      	ldr	r3, [pc, #196]	; (80183a8 <RegionUS915TxConfig+0x150>)
 80182e4:	68da      	ldr	r2, [r3, #12]
 80182e6:	4b2d      	ldr	r3, [pc, #180]	; (801839c <RegionUS915TxConfig+0x144>)
 80182e8:	6819      	ldr	r1, [r3, #0]
 80182ea:	68fb      	ldr	r3, [r7, #12]
 80182ec:	781b      	ldrb	r3, [r3, #0]
 80182ee:	4618      	mov	r0, r3
 80182f0:	4603      	mov	r3, r0
 80182f2:	005b      	lsls	r3, r3, #1
 80182f4:	4403      	add	r3, r0
 80182f6:	009b      	lsls	r3, r3, #2
 80182f8:	440b      	add	r3, r1
 80182fa:	681b      	ldr	r3, [r3, #0]
 80182fc:	4618      	mov	r0, r3
 80182fe:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8018300:	4b29      	ldr	r3, [pc, #164]	; (80183a8 <RegionUS915TxConfig+0x150>)
 8018302:	69dc      	ldr	r4, [r3, #28]
 8018304:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8018308:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801830c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8018310:	9208      	str	r2, [sp, #32]
 8018312:	2200      	movs	r2, #0
 8018314:	9207      	str	r2, [sp, #28]
 8018316:	2200      	movs	r2, #0
 8018318:	9206      	str	r2, [sp, #24]
 801831a:	2200      	movs	r2, #0
 801831c:	9205      	str	r2, [sp, #20]
 801831e:	2201      	movs	r2, #1
 8018320:	9204      	str	r2, [sp, #16]
 8018322:	2200      	movs	r2, #0
 8018324:	9203      	str	r2, [sp, #12]
 8018326:	2208      	movs	r2, #8
 8018328:	9202      	str	r2, [sp, #8]
 801832a:	2201      	movs	r2, #1
 801832c:	9201      	str	r2, [sp, #4]
 801832e:	9300      	str	r3, [sp, #0]
 8018330:	69bb      	ldr	r3, [r7, #24]
 8018332:	2200      	movs	r2, #0
 8018334:	2001      	movs	r0, #1
 8018336:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8018338:	4b18      	ldr	r3, [pc, #96]	; (801839c <RegionUS915TxConfig+0x144>)
 801833a:	681a      	ldr	r2, [r3, #0]
 801833c:	68fb      	ldr	r3, [r7, #12]
 801833e:	781b      	ldrb	r3, [r3, #0]
 8018340:	4619      	mov	r1, r3
 8018342:	460b      	mov	r3, r1
 8018344:	005b      	lsls	r3, r3, #1
 8018346:	440b      	add	r3, r1
 8018348:	009b      	lsls	r3, r3, #2
 801834a:	4413      	add	r3, r2
 801834c:	681a      	ldr	r2, [r3, #0]
 801834e:	68fb      	ldr	r3, [r7, #12]
 8018350:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018354:	4619      	mov	r1, r3
 8018356:	4610      	mov	r0, r2
 8018358:	f7fe f846 	bl	80163e8 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801835c:	4b12      	ldr	r3, [pc, #72]	; (80183a8 <RegionUS915TxConfig+0x150>)
 801835e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8018360:	68fa      	ldr	r2, [r7, #12]
 8018362:	8992      	ldrh	r2, [r2, #12]
 8018364:	b2d2      	uxtb	r2, r2
 8018366:	4611      	mov	r1, r2
 8018368:	2001      	movs	r0, #1
 801836a:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801836c:	68fb      	ldr	r3, [r7, #12]
 801836e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8018372:	68fb      	ldr	r3, [r7, #12]
 8018374:	899b      	ldrh	r3, [r3, #12]
 8018376:	4619      	mov	r1, r3
 8018378:	4610      	mov	r0, r2
 801837a:	f7ff fa63 	bl	8017844 <GetTimeOnAir>
 801837e:	4602      	mov	r2, r0
 8018380:	687b      	ldr	r3, [r7, #4]
 8018382:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8018384:	68bb      	ldr	r3, [r7, #8]
 8018386:	7fba      	ldrb	r2, [r7, #30]
 8018388:	701a      	strb	r2, [r3, #0]
    return true;
 801838a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801838c:	4618      	mov	r0, r3
 801838e:	3724      	adds	r7, #36	; 0x24
 8018390:	46bd      	mov	sp, r7
 8018392:	bd90      	pop	{r4, r7, pc}
 8018394:	0801ecec 	.word	0x0801ecec
 8018398:	20001aa0 	.word	0x20001aa0
 801839c:	20001a9c 	.word	0x20001a9c
 80183a0:	0801ecfc 	.word	0x0801ecfc
 80183a4:	41f00000 	.word	0x41f00000
 80183a8:	0801ed70 	.word	0x0801ed70

080183ac <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80183ac:	b590      	push	{r4, r7, lr}
 80183ae:	b097      	sub	sp, #92	; 0x5c
 80183b0:	af00      	add	r7, sp, #0
 80183b2:	60f8      	str	r0, [r7, #12]
 80183b4:	60b9      	str	r1, [r7, #8]
 80183b6:	607a      	str	r2, [r7, #4]
 80183b8:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80183ba:	2307      	movs	r3, #7
 80183bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80183c0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80183c4:	2200      	movs	r2, #0
 80183c6:	601a      	str	r2, [r3, #0]
 80183c8:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80183ca:	2300      	movs	r3, #0
 80183cc:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 80183d0:	2300      	movs	r3, #0
 80183d2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 80183d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80183da:	2200      	movs	r2, #0
 80183dc:	601a      	str	r2, [r3, #0]
 80183de:	605a      	str	r2, [r3, #4]
 80183e0:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 80183e2:	4b97      	ldr	r3, [pc, #604]	; (8018640 <RegionUS915LinkAdrReq+0x294>)
 80183e4:	681b      	ldr	r3, [r3, #0]
 80183e6:	f503 7158 	add.w	r1, r3, #864	; 0x360
 80183ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80183ee:	2206      	movs	r2, #6
 80183f0:	4618      	mov	r0, r3
 80183f2:	f7fd fb09 	bl	8015a08 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80183f6:	e11b      	b.n	8018630 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80183f8:	68fb      	ldr	r3, [r7, #12]
 80183fa:	685a      	ldr	r2, [r3, #4]
 80183fc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8018400:	4413      	add	r3, r2
 8018402:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8018406:	4611      	mov	r1, r2
 8018408:	4618      	mov	r0, r3
 801840a:	f7fd fc41 	bl	8015c90 <RegionCommonParseLinkAdrReq>
 801840e:	4603      	mov	r3, r0
 8018410:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 8018414:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8018418:	2b00      	cmp	r3, #0
 801841a:	f000 8113 	beq.w	8018644 <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801841e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8018422:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8018426:	4413      	add	r3, r2
 8018428:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801842c:	2307      	movs	r3, #7
 801842e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8018432:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018436:	2b06      	cmp	r3, #6
 8018438:	d116      	bne.n	8018468 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801843a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801843e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 8018442:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018446:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801844a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801844e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8018452:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018456:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801845a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801845e:	b2db      	uxtb	r3, r3
 8018460:	b29b      	uxth	r3, r3
 8018462:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8018466:	e0e3      	b.n	8018630 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8018468:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801846c:	2b07      	cmp	r3, #7
 801846e:	d112      	bne.n	8018496 <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8018470:	2300      	movs	r3, #0
 8018472:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 8018476:	2300      	movs	r3, #0
 8018478:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 801847c:	2300      	movs	r3, #0
 801847e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8018482:	2300      	movs	r3, #0
 8018484:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8018488:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801848c:	b2db      	uxtb	r3, r3
 801848e:	b29b      	uxth	r3, r3
 8018490:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8018494:	e0cc      	b.n	8018630 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8018496:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801849a:	2b05      	cmp	r3, #5
 801849c:	f040 80bf 	bne.w	801861e <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 80184a0:	2301      	movs	r3, #1
 80184a2:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 80184a6:	2300      	movs	r3, #0
 80184a8:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 80184ac:	2300      	movs	r3, #0
 80184ae:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 80184b2:	e0ae      	b.n	8018612 <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 80184b4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80184b8:	b2da      	uxtb	r2, r3
 80184ba:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80184be:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80184c2:	fa01 f303 	lsl.w	r3, r1, r3
 80184c6:	4013      	ands	r3, r2
 80184c8:	2b00      	cmp	r3, #0
 80184ca:	d04d      	beq.n	8018568 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 80184cc:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80184d0:	f003 0301 	and.w	r3, r3, #1
 80184d4:	b2db      	uxtb	r3, r3
 80184d6:	2b00      	cmp	r3, #0
 80184d8:	d120      	bne.n	801851c <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 80184da:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80184de:	005b      	lsls	r3, r3, #1
 80184e0:	3358      	adds	r3, #88	; 0x58
 80184e2:	443b      	add	r3, r7
 80184e4:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80184e8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80184ec:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 80184f0:	b292      	uxth	r2, r2
 80184f2:	005b      	lsls	r3, r3, #1
 80184f4:	3358      	adds	r3, #88	; 0x58
 80184f6:	443b      	add	r3, r7
 80184f8:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80184fc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8018500:	b21a      	sxth	r2, r3
 8018502:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8018506:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801850a:	fa01 f303 	lsl.w	r3, r1, r3
 801850e:	b21b      	sxth	r3, r3
 8018510:	4313      	orrs	r3, r2
 8018512:	b21b      	sxth	r3, r3
 8018514:	b29b      	uxth	r3, r3
 8018516:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801851a:	e075      	b.n	8018608 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801851c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018520:	005b      	lsls	r3, r3, #1
 8018522:	3358      	adds	r3, #88	; 0x58
 8018524:	443b      	add	r3, r7
 8018526:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801852a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801852e:	f062 02ff 	orn	r2, r2, #255	; 0xff
 8018532:	b292      	uxth	r2, r2
 8018534:	005b      	lsls	r3, r3, #1
 8018536:	3358      	adds	r3, #88	; 0x58
 8018538:	443b      	add	r3, r7
 801853a:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801853e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8018542:	b21a      	sxth	r2, r3
 8018544:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8018548:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801854c:	fa01 f303 	lsl.w	r3, r1, r3
 8018550:	b21b      	sxth	r3, r3
 8018552:	4313      	orrs	r3, r2
 8018554:	b21b      	sxth	r3, r3
 8018556:	b29b      	uxth	r3, r3
 8018558:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801855c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018560:	3301      	adds	r3, #1
 8018562:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8018566:	e04f      	b.n	8018608 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8018568:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801856c:	f003 0301 	and.w	r3, r3, #1
 8018570:	b2db      	uxtb	r3, r3
 8018572:	2b00      	cmp	r3, #0
 8018574:	d122      	bne.n	80185bc <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8018576:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801857a:	005b      	lsls	r3, r3, #1
 801857c:	3358      	adds	r3, #88	; 0x58
 801857e:	443b      	add	r3, r7
 8018580:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8018584:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018588:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801858c:	b292      	uxth	r2, r2
 801858e:	005b      	lsls	r3, r3, #1
 8018590:	3358      	adds	r3, #88	; 0x58
 8018592:	443b      	add	r3, r7
 8018594:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8018598:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801859c:	b21a      	sxth	r2, r3
 801859e:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80185a2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80185a6:	fa01 f303 	lsl.w	r3, r1, r3
 80185aa:	b21b      	sxth	r3, r3
 80185ac:	43db      	mvns	r3, r3
 80185ae:	b21b      	sxth	r3, r3
 80185b0:	4013      	ands	r3, r2
 80185b2:	b21b      	sxth	r3, r3
 80185b4:	b29b      	uxth	r3, r3
 80185b6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80185ba:	e025      	b.n	8018608 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 80185bc:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80185c0:	005b      	lsls	r3, r3, #1
 80185c2:	3358      	adds	r3, #88	; 0x58
 80185c4:	443b      	add	r3, r7
 80185c6:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80185ca:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80185ce:	b2d2      	uxtb	r2, r2
 80185d0:	b292      	uxth	r2, r2
 80185d2:	005b      	lsls	r3, r3, #1
 80185d4:	3358      	adds	r3, #88	; 0x58
 80185d6:	443b      	add	r3, r7
 80185d8:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80185dc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80185e0:	b21a      	sxth	r2, r3
 80185e2:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80185e6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80185ea:	fa01 f303 	lsl.w	r3, r1, r3
 80185ee:	b21b      	sxth	r3, r3
 80185f0:	43db      	mvns	r3, r3
 80185f2:	b21b      	sxth	r3, r3
 80185f4:	4013      	ands	r3, r2
 80185f6:	b21b      	sxth	r3, r3
 80185f8:	b29b      	uxth	r3, r3
 80185fa:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80185fe:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8018602:	3301      	adds	r3, #1
 8018604:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8018608:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801860c:	3301      	adds	r3, #1
 801860e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8018612:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018616:	2b07      	cmp	r3, #7
 8018618:	f67f af4c 	bls.w	80184b4 <RegionUS915LinkAdrReq+0x108>
 801861c:	e008      	b.n	8018630 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801861e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8018622:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8018626:	005b      	lsls	r3, r3, #1
 8018628:	3358      	adds	r3, #88	; 0x58
 801862a:	443b      	add	r3, r7
 801862c:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8018630:	68fb      	ldr	r3, [r7, #12]
 8018632:	7a1b      	ldrb	r3, [r3, #8]
 8018634:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8018638:	429a      	cmp	r2, r3
 801863a:	f4ff aedd 	bcc.w	80183f8 <RegionUS915LinkAdrReq+0x4c>
 801863e:	e002      	b.n	8018646 <RegionUS915LinkAdrReq+0x29a>
 8018640:	20001a9c 	.word	0x20001a9c
            break; // break loop, since no more request has been found
 8018644:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8018646:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801864a:	2b03      	cmp	r3, #3
 801864c:	dc0f      	bgt.n	801866e <RegionUS915LinkAdrReq+0x2c2>
 801864e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018652:	2204      	movs	r2, #4
 8018654:	2100      	movs	r1, #0
 8018656:	4618      	mov	r0, r3
 8018658:	f7fd f9aa 	bl	80159b0 <RegionCommonCountChannels>
 801865c:	4603      	mov	r3, r0
 801865e:	2b01      	cmp	r3, #1
 8018660:	d805      	bhi.n	801866e <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8018662:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8018666:	f023 0301 	bic.w	r3, r3, #1
 801866a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801866e:	2302      	movs	r3, #2
 8018670:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8018674:	68fb      	ldr	r3, [r7, #12]
 8018676:	7a5b      	ldrb	r3, [r3, #9]
 8018678:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801867c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018680:	4618      	mov	r0, r3
 8018682:	f7ff f90f 	bl	80178a4 <RegionUS915GetPhyParam>
 8018686:	4603      	mov	r3, r0
 8018688:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801868a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801868e:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8018690:	68fb      	ldr	r3, [r7, #12]
 8018692:	7a9b      	ldrb	r3, [r3, #10]
 8018694:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8018696:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801869a:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801869c:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 80186a0:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80186a2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80186a6:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80186a8:	68fb      	ldr	r3, [r7, #12]
 80186aa:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80186ae:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80186b0:	68fb      	ldr	r3, [r7, #12]
 80186b2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80186b6:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80186b8:	68fb      	ldr	r3, [r7, #12]
 80186ba:	7b5b      	ldrb	r3, [r3, #13]
 80186bc:	b25b      	sxtb	r3, r3
 80186be:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 80186c0:	2348      	movs	r3, #72	; 0x48
 80186c2:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 80186c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80186ca:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80186cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186ce:	b25b      	sxtb	r3, r3
 80186d0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 80186d4:	2304      	movs	r3, #4
 80186d6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80186da:	4b3f      	ldr	r3, [pc, #252]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 80186dc:	681b      	ldr	r3, [r3, #0]
 80186de:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 80186e0:	230e      	movs	r3, #14
 80186e2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 80186e6:	2300      	movs	r3, #0
 80186e8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80186ec:	68fb      	ldr	r3, [r7, #12]
 80186ee:	681b      	ldr	r3, [r3, #0]
 80186f0:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80186f2:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80186f6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80186fa:	1c9a      	adds	r2, r3, #2
 80186fc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8018700:	1c59      	adds	r1, r3, #1
 8018702:	f107 0014 	add.w	r0, r7, #20
 8018706:	4623      	mov	r3, r4
 8018708:	f7fd fb13 	bl	8015d32 <RegionCommonLinkAdrReqVerifyParams>
 801870c:	4603      	mov	r3, r0
 801870e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8018712:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8018716:	2b07      	cmp	r3, #7
 8018718:	d147      	bne.n	80187aa <RegionUS915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801871a:	4b2f      	ldr	r3, [pc, #188]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 801871c:	681b      	ldr	r3, [r3, #0]
 801871e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8018722:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8018726:	2206      	movs	r2, #6
 8018728:	4618      	mov	r0, r3
 801872a:	f7fd f96d 	bl	8015a08 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801872e:	4b2b      	ldr	r3, [pc, #172]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 8018730:	681b      	ldr	r3, [r3, #0]
 8018732:	8819      	ldrh	r1, [r3, #0]
 8018734:	4b28      	ldr	r3, [pc, #160]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 8018736:	681b      	ldr	r3, [r3, #0]
 8018738:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 801873c:	4b27      	ldr	r3, [pc, #156]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 801873e:	681b      	ldr	r3, [r3, #0]
 8018740:	400a      	ands	r2, r1
 8018742:	b292      	uxth	r2, r2
 8018744:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 8018746:	4b25      	ldr	r3, [pc, #148]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 8018748:	681b      	ldr	r3, [r3, #0]
 801874a:	8859      	ldrh	r1, [r3, #2]
 801874c:	4b22      	ldr	r3, [pc, #136]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 801874e:	681b      	ldr	r3, [r3, #0]
 8018750:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 8018754:	4b21      	ldr	r3, [pc, #132]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 8018756:	681b      	ldr	r3, [r3, #0]
 8018758:	400a      	ands	r2, r1
 801875a:	b292      	uxth	r2, r2
 801875c:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801875e:	4b1f      	ldr	r3, [pc, #124]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 8018760:	681b      	ldr	r3, [r3, #0]
 8018762:	8899      	ldrh	r1, [r3, #4]
 8018764:	4b1c      	ldr	r3, [pc, #112]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 8018766:	681b      	ldr	r3, [r3, #0]
 8018768:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 801876c:	4b1b      	ldr	r3, [pc, #108]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 801876e:	681b      	ldr	r3, [r3, #0]
 8018770:	400a      	ands	r2, r1
 8018772:	b292      	uxth	r2, r2
 8018774:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8018776:	4b19      	ldr	r3, [pc, #100]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 8018778:	681b      	ldr	r3, [r3, #0]
 801877a:	88d9      	ldrh	r1, [r3, #6]
 801877c:	4b16      	ldr	r3, [pc, #88]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 801877e:	681b      	ldr	r3, [r3, #0]
 8018780:	f8b3 2366 	ldrh.w	r2, [r3, #870]	; 0x366
 8018784:	4b15      	ldr	r3, [pc, #84]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 8018786:	681b      	ldr	r3, [r3, #0]
 8018788:	400a      	ands	r2, r1
 801878a:	b292      	uxth	r2, r2
 801878c:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801878e:	4b12      	ldr	r3, [pc, #72]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 8018790:	681a      	ldr	r2, [r3, #0]
 8018792:	4b12      	ldr	r3, [pc, #72]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 8018794:	681b      	ldr	r3, [r3, #0]
 8018796:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 801879a:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801879c:	4b0e      	ldr	r3, [pc, #56]	; (80187d8 <RegionUS915LinkAdrReq+0x42c>)
 801879e:	681a      	ldr	r2, [r3, #0]
 80187a0:	4b0e      	ldr	r3, [pc, #56]	; (80187dc <RegionUS915LinkAdrReq+0x430>)
 80187a2:	681b      	ldr	r3, [r3, #0]
 80187a4:	f8b2 236a 	ldrh.w	r2, [r2, #874]	; 0x36a
 80187a8:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80187aa:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 80187ae:	68bb      	ldr	r3, [r7, #8]
 80187b0:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80187b2:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 80187b6:	687b      	ldr	r3, [r7, #4]
 80187b8:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80187ba:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80187be:	683b      	ldr	r3, [r7, #0]
 80187c0:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80187c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80187c4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80187c8:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 80187ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80187ce:	4618      	mov	r0, r3
 80187d0:	375c      	adds	r7, #92	; 0x5c
 80187d2:	46bd      	mov	sp, r7
 80187d4:	bd90      	pop	{r4, r7, pc}
 80187d6:	bf00      	nop
 80187d8:	20001a9c 	.word	0x20001a9c
 80187dc:	20001a98 	.word	0x20001a98

080187e0 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80187e0:	b580      	push	{r7, lr}
 80187e2:	b084      	sub	sp, #16
 80187e4:	af00      	add	r7, sp, #0
 80187e6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80187e8:	2307      	movs	r3, #7
 80187ea:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 80187ec:	687b      	ldr	r3, [r7, #4]
 80187ee:	685b      	ldr	r3, [r3, #4]
 80187f0:	4618      	mov	r0, r3
 80187f2:	f7fe ffe3 	bl	80177bc <VerifyRfFreq>
 80187f6:	4603      	mov	r3, r0
 80187f8:	f083 0301 	eor.w	r3, r3, #1
 80187fc:	b2db      	uxtb	r3, r3
 80187fe:	2b00      	cmp	r3, #0
 8018800:	d003      	beq.n	801880a <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8018802:	7bfb      	ldrb	r3, [r7, #15]
 8018804:	f023 0301 	bic.w	r3, r3, #1
 8018808:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801880a:	687b      	ldr	r3, [r7, #4]
 801880c:	f993 3000 	ldrsb.w	r3, [r3]
 8018810:	220d      	movs	r2, #13
 8018812:	2108      	movs	r1, #8
 8018814:	4618      	mov	r0, r3
 8018816:	f7fd f87a 	bl	801590e <RegionCommonValueInRange>
 801881a:	4603      	mov	r3, r0
 801881c:	2b00      	cmp	r3, #0
 801881e:	d103      	bne.n	8018828 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8018820:	7bfb      	ldrb	r3, [r7, #15]
 8018822:	f023 0302 	bic.w	r3, r3, #2
 8018826:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8018828:	687b      	ldr	r3, [r7, #4]
 801882a:	f993 3000 	ldrsb.w	r3, [r3]
 801882e:	2207      	movs	r2, #7
 8018830:	2105      	movs	r1, #5
 8018832:	4618      	mov	r0, r3
 8018834:	f7fd f86b 	bl	801590e <RegionCommonValueInRange>
 8018838:	4603      	mov	r3, r0
 801883a:	2b01      	cmp	r3, #1
 801883c:	d004      	beq.n	8018848 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801883e:	687b      	ldr	r3, [r7, #4]
 8018840:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8018844:	2b0d      	cmp	r3, #13
 8018846:	dd03      	ble.n	8018850 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8018848:	7bfb      	ldrb	r3, [r7, #15]
 801884a:	f023 0302 	bic.w	r3, r3, #2
 801884e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8018850:	687b      	ldr	r3, [r7, #4]
 8018852:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018856:	2203      	movs	r2, #3
 8018858:	2100      	movs	r1, #0
 801885a:	4618      	mov	r0, r3
 801885c:	f7fd f857 	bl	801590e <RegionCommonValueInRange>
 8018860:	4603      	mov	r3, r0
 8018862:	2b00      	cmp	r3, #0
 8018864:	d103      	bne.n	801886e <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8018866:	7bfb      	ldrb	r3, [r7, #15]
 8018868:	f023 0304 	bic.w	r3, r3, #4
 801886c:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801886e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018870:	4618      	mov	r0, r3
 8018872:	3710      	adds	r7, #16
 8018874:	46bd      	mov	sp, r7
 8018876:	bd80      	pop	{r7, pc}

08018878 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8018878:	b480      	push	{r7}
 801887a:	b083      	sub	sp, #12
 801887c:	af00      	add	r7, sp, #0
 801887e:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018880:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018884:	4618      	mov	r0, r3
 8018886:	370c      	adds	r7, #12
 8018888:	46bd      	mov	sp, r7
 801888a:	bc80      	pop	{r7}
 801888c:	4770      	bx	lr

0801888e <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801888e:	b480      	push	{r7}
 8018890:	b083      	sub	sp, #12
 8018892:	af00      	add	r7, sp, #0
 8018894:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8018896:	f04f 33ff 	mov.w	r3, #4294967295
}
 801889a:	4618      	mov	r0, r3
 801889c:	370c      	adds	r7, #12
 801889e:	46bd      	mov	sp, r7
 80188a0:	bc80      	pop	{r7}
 80188a2:	4770      	bx	lr

080188a4 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80188a4:	b480      	push	{r7}
 80188a6:	b083      	sub	sp, #12
 80188a8:	af00      	add	r7, sp, #0
 80188aa:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80188ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80188b0:	4618      	mov	r0, r3
 80188b2:	370c      	adds	r7, #12
 80188b4:	46bd      	mov	sp, r7
 80188b6:	bc80      	pop	{r7}
 80188b8:	4770      	bx	lr
	...

080188bc <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80188bc:	b480      	push	{r7}
 80188be:	b083      	sub	sp, #12
 80188c0:	af00      	add	r7, sp, #0
 80188c2:	4603      	mov	r3, r0
 80188c4:	460a      	mov	r2, r1
 80188c6:	71fb      	strb	r3, [r7, #7]
 80188c8:	4613      	mov	r3, r2
 80188ca:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 80188cc:	79bb      	ldrb	r3, [r7, #6]
 80188ce:	2b00      	cmp	r3, #0
 80188d0:	d106      	bne.n	80188e0 <RegionUS915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 80188d2:	4b13      	ldr	r3, [pc, #76]	; (8018920 <RegionUS915AlternateDr+0x64>)
 80188d4:	681b      	ldr	r3, [r3, #0]
 80188d6:	7b5a      	ldrb	r2, [r3, #13]
 80188d8:	3201      	adds	r2, #1
 80188da:	b2d2      	uxtb	r2, r2
 80188dc:	735a      	strb	r2, [r3, #13]
 80188de:	e005      	b.n	80188ec <RegionUS915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 80188e0:	4b0f      	ldr	r3, [pc, #60]	; (8018920 <RegionUS915AlternateDr+0x64>)
 80188e2:	681b      	ldr	r3, [r3, #0]
 80188e4:	7b5a      	ldrb	r2, [r3, #13]
 80188e6:	3a01      	subs	r2, #1
 80188e8:	b2d2      	uxtb	r2, r2
 80188ea:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 80188ec:	4b0c      	ldr	r3, [pc, #48]	; (8018920 <RegionUS915AlternateDr+0x64>)
 80188ee:	681b      	ldr	r3, [r3, #0]
 80188f0:	7b5a      	ldrb	r2, [r3, #13]
 80188f2:	4b0c      	ldr	r3, [pc, #48]	; (8018924 <RegionUS915AlternateDr+0x68>)
 80188f4:	fba3 1302 	umull	r1, r3, r3, r2
 80188f8:	0859      	lsrs	r1, r3, #1
 80188fa:	460b      	mov	r3, r1
 80188fc:	00db      	lsls	r3, r3, #3
 80188fe:	440b      	add	r3, r1
 8018900:	1ad3      	subs	r3, r2, r3
 8018902:	b2db      	uxtb	r3, r3
 8018904:	2b00      	cmp	r3, #0
 8018906:	d102      	bne.n	801890e <RegionUS915AlternateDr+0x52>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 8018908:	2304      	movs	r3, #4
 801890a:	71fb      	strb	r3, [r7, #7]
 801890c:	e001      	b.n	8018912 <RegionUS915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_0;
 801890e:	2300      	movs	r3, #0
 8018910:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8018912:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 8018916:	4618      	mov	r0, r3
 8018918:	370c      	adds	r7, #12
 801891a:	46bd      	mov	sp, r7
 801891c:	bc80      	pop	{r7}
 801891e:	4770      	bx	lr
 8018920:	20001a98 	.word	0x20001a98
 8018924:	38e38e39 	.word	0x38e38e39

08018928 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8018928:	b580      	push	{r7, lr}
 801892a:	b0a8      	sub	sp, #160	; 0xa0
 801892c:	af02      	add	r7, sp, #8
 801892e:	60f8      	str	r0, [r7, #12]
 8018930:	60b9      	str	r1, [r7, #8]
 8018932:	607a      	str	r2, [r7, #4]
 8018934:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 8018936:	2300      	movs	r3, #0
 8018938:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 801893c:	2300      	movs	r3, #0
 801893e:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8018942:	2300      	movs	r3, #0
 8018944:	64fb      	str	r3, [r7, #76]	; 0x4c
 8018946:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801894a:	2244      	movs	r2, #68	; 0x44
 801894c:	2100      	movs	r1, #0
 801894e:	4618      	mov	r0, r3
 8018950:	f004 fdfa 	bl	801d548 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018954:	230c      	movs	r3, #12
 8018956:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801895a:	4b67      	ldr	r3, [pc, #412]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 801895c:	681b      	ldr	r3, [r3, #0]
 801895e:	2204      	movs	r2, #4
 8018960:	2100      	movs	r1, #0
 8018962:	4618      	mov	r0, r3
 8018964:	f7fd f824 	bl	80159b0 <RegionCommonCountChannels>
 8018968:	4603      	mov	r3, r0
 801896a:	2b00      	cmp	r3, #0
 801896c:	d10e      	bne.n	801898c <RegionUS915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801896e:	4b62      	ldr	r3, [pc, #392]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 8018970:	681b      	ldr	r3, [r3, #0]
 8018972:	4618      	mov	r0, r3
 8018974:	4b61      	ldr	r3, [pc, #388]	; (8018afc <RegionUS915NextChannel+0x1d4>)
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801897c:	2204      	movs	r2, #4
 801897e:	4619      	mov	r1, r3
 8018980:	f7fd f842 	bl	8015a08 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8018984:	4b5c      	ldr	r3, [pc, #368]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 8018986:	681b      	ldr	r3, [r3, #0]
 8018988:	2200      	movs	r2, #0
 801898a:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801898c:	68fb      	ldr	r3, [r7, #12]
 801898e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018992:	2b03      	cmp	r3, #3
 8018994:	dd0c      	ble.n	80189b0 <RegionUS915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8018996:	4b58      	ldr	r3, [pc, #352]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 8018998:	681b      	ldr	r3, [r3, #0]
 801899a:	891b      	ldrh	r3, [r3, #8]
 801899c:	b2db      	uxtb	r3, r3
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d106      	bne.n	80189b0 <RegionUS915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 80189a2:	4b56      	ldr	r3, [pc, #344]	; (8018afc <RegionUS915NextChannel+0x1d4>)
 80189a4:	681a      	ldr	r2, [r3, #0]
 80189a6:	4b54      	ldr	r3, [pc, #336]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 80189a8:	681b      	ldr	r3, [r3, #0]
 80189aa:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 80189ae:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80189b0:	68fb      	ldr	r3, [r7, #12]
 80189b2:	7a5b      	ldrb	r3, [r3, #9]
 80189b4:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80189b6:	68fb      	ldr	r3, [r7, #12]
 80189b8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80189bc:	b2db      	uxtb	r3, r3
 80189be:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 80189c0:	4b4d      	ldr	r3, [pc, #308]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 80189c2:	681b      	ldr	r3, [r3, #0]
 80189c4:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80189c6:	4b4d      	ldr	r3, [pc, #308]	; (8018afc <RegionUS915NextChannel+0x1d4>)
 80189c8:	681b      	ldr	r3, [r3, #0]
 80189ca:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 80189cc:	4b4c      	ldr	r3, [pc, #304]	; (8018b00 <RegionUS915NextChannel+0x1d8>)
 80189ce:	681b      	ldr	r3, [r3, #0]
 80189d0:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 80189d2:	2348      	movs	r3, #72	; 0x48
 80189d4:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = NULL;
 80189d6:	2300      	movs	r3, #0
 80189d8:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80189da:	68fb      	ldr	r3, [r7, #12]
 80189dc:	681b      	ldr	r3, [r3, #0]
 80189de:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80189e0:	68fb      	ldr	r3, [r7, #12]
 80189e2:	685b      	ldr	r3, [r3, #4]
 80189e4:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80189e6:	68fb      	ldr	r3, [r7, #12]
 80189e8:	7a9b      	ldrb	r3, [r3, #10]
 80189ea:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 80189ee:	2301      	movs	r3, #1
 80189f0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80189f4:	f107 0314 	add.w	r3, r7, #20
 80189f8:	64bb      	str	r3, [r7, #72]	; 0x48

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80189fa:	68fa      	ldr	r2, [r7, #12]
 80189fc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018a00:	320c      	adds	r2, #12
 8018a02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018a06:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8018a0a:	68fb      	ldr	r3, [r7, #12]
 8018a0c:	7d1b      	ldrb	r3, [r3, #20]
 8018a0e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8018a12:	68fb      	ldr	r3, [r7, #12]
 8018a14:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018a18:	68fb      	ldr	r3, [r7, #12]
 8018a1a:	8adb      	ldrh	r3, [r3, #22]
 8018a1c:	4619      	mov	r1, r3
 8018a1e:	4610      	mov	r0, r2
 8018a20:	f7fe ff10 	bl	8017844 <GetTimeOnAir>
 8018a24:	4603      	mov	r3, r0
 8018a26:	647b      	str	r3, [r7, #68]	; 0x44
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8018a28:	f107 0195 	add.w	r1, r7, #149	; 0x95
 8018a2c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8018a30:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	9301      	str	r3, [sp, #4]
 8018a38:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8018a3c:	9300      	str	r3, [sp, #0]
 8018a3e:	460b      	mov	r3, r1
 8018a40:	6839      	ldr	r1, [r7, #0]
 8018a42:	f7fd fbcc 	bl	80161de <RegionCommonIdentifyChannels>
 8018a46:	4603      	mov	r3, r0
 8018a48:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8018a4c:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	d14a      	bne.n	8018aea <RegionUS915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 8018a54:	68fb      	ldr	r3, [r7, #12]
 8018a56:	7a5b      	ldrb	r3, [r3, #9]
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	d00e      	beq.n	8018a7a <RegionUS915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8018a5c:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8018a60:	3b01      	subs	r3, #1
 8018a62:	4619      	mov	r1, r3
 8018a64:	2000      	movs	r0, #0
 8018a66:	f000 f89f 	bl	8018ba8 <randr>
 8018a6a:	4603      	mov	r3, r0
 8018a6c:	3398      	adds	r3, #152	; 0x98
 8018a6e:	443b      	add	r3, r7
 8018a70:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8018a74:	68bb      	ldr	r3, [r7, #8]
 8018a76:	701a      	strb	r2, [r3, #0]
 8018a78:	e02e      	b.n	8018ad8 <RegionUS915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 8018a7a:	68fb      	ldr	r3, [r7, #12]
 8018a7c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018a80:	2b00      	cmp	r3, #0
 8018a82:	d10e      	bne.n	8018aa2 <RegionUS915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8018a84:	4b1c      	ldr	r3, [pc, #112]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 8018a86:	681b      	ldr	r3, [r3, #0]
 8018a88:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8018a8a:	4b1b      	ldr	r3, [pc, #108]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 8018a8c:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8018a8e:	330c      	adds	r3, #12
 8018a90:	68ba      	ldr	r2, [r7, #8]
 8018a92:	4619      	mov	r1, r3
 8018a94:	f7fc fcf6 	bl	8015484 <RegionBaseUSComputeNext125kHzJoinChannel>
 8018a98:	4603      	mov	r3, r0
 8018a9a:	2b03      	cmp	r3, #3
 8018a9c:	d11c      	bne.n	8018ad8 <RegionUS915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8018a9e:	2303      	movs	r3, #3
 8018aa0:	e025      	b.n	8018aee <RegionUS915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8018aa2:	2300      	movs	r3, #0
 8018aa4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8018aa8:	e004      	b.n	8018ab4 <RegionUS915NextChannel+0x18c>
                {
                    i++;
 8018aaa:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018aae:	3301      	adds	r3, #1
 8018ab0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8018ab4:	4b10      	ldr	r3, [pc, #64]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 8018ab6:	681b      	ldr	r3, [r3, #0]
 8018ab8:	891b      	ldrh	r3, [r3, #8]
 8018aba:	b2da      	uxtb	r2, r3
 8018abc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018ac0:	fa42 f303 	asr.w	r3, r2, r3
 8018ac4:	f003 0301 	and.w	r3, r3, #1
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d0ee      	beq.n	8018aaa <RegionUS915NextChannel+0x182>
                }
                *channel = 64 + i;
 8018acc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8018ad0:	3340      	adds	r3, #64	; 0x40
 8018ad2:	b2da      	uxtb	r2, r3
 8018ad4:	68bb      	ldr	r3, [r7, #8]
 8018ad6:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8018ad8:	4b07      	ldr	r3, [pc, #28]	; (8018af8 <RegionUS915NextChannel+0x1d0>)
 8018ada:	681b      	ldr	r3, [r3, #0]
 8018adc:	4618      	mov	r0, r3
 8018ade:	68bb      	ldr	r3, [r7, #8]
 8018ae0:	781b      	ldrb	r3, [r3, #0]
 8018ae2:	2248      	movs	r2, #72	; 0x48
 8018ae4:	4619      	mov	r1, r3
 8018ae6:	f7fc ff2f 	bl	8015948 <RegionCommonChanDisable>
    }
    return status;
 8018aea:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 8018aee:	4618      	mov	r0, r3
 8018af0:	3798      	adds	r7, #152	; 0x98
 8018af2:	46bd      	mov	sp, r7
 8018af4:	bd80      	pop	{r7, pc}
 8018af6:	bf00      	nop
 8018af8:	20001a98 	.word	0x20001a98
 8018afc:	20001a9c 	.word	0x20001a9c
 8018b00:	20001aa0 	.word	0x20001aa0

08018b04 <RegionUS915ApplyDrOffset>:
#endif /* REGION_US915 */
}
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8018b04:	b480      	push	{r7}
 8018b06:	b085      	sub	sp, #20
 8018b08:	af00      	add	r7, sp, #0
 8018b0a:	4603      	mov	r3, r0
 8018b0c:	71fb      	strb	r3, [r7, #7]
 8018b0e:	460b      	mov	r3, r1
 8018b10:	71bb      	strb	r3, [r7, #6]
 8018b12:	4613      	mov	r3, r2
 8018b14:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 8018b16:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018b1a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8018b1e:	4909      	ldr	r1, [pc, #36]	; (8018b44 <RegionUS915ApplyDrOffset+0x40>)
 8018b20:	0092      	lsls	r2, r2, #2
 8018b22:	440a      	add	r2, r1
 8018b24:	4413      	add	r3, r2
 8018b26:	781b      	ldrb	r3, [r3, #0]
 8018b28:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8018b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018b2e:	2b00      	cmp	r3, #0
 8018b30:	da01      	bge.n	8018b36 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 8018b32:	2300      	movs	r3, #0
 8018b34:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8018b36:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 8018b38:	4618      	mov	r0, r3
 8018b3a:	3714      	adds	r7, #20
 8018b3c:	46bd      	mov	sp, r7
 8018b3e:	bc80      	pop	{r7}
 8018b40:	4770      	bx	lr
 8018b42:	bf00      	nop
 8018b44:	0801ed3c 	.word	0x0801ed3c

08018b48 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8018b48:	b480      	push	{r7}
 8018b4a:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8018b4c:	4b0d      	ldr	r3, [pc, #52]	; (8018b84 <rand1+0x3c>)
 8018b4e:	681b      	ldr	r3, [r3, #0]
 8018b50:	4a0d      	ldr	r2, [pc, #52]	; (8018b88 <rand1+0x40>)
 8018b52:	fb02 f303 	mul.w	r3, r2, r3
 8018b56:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8018b5a:	3339      	adds	r3, #57	; 0x39
 8018b5c:	4a09      	ldr	r2, [pc, #36]	; (8018b84 <rand1+0x3c>)
 8018b5e:	6013      	str	r3, [r2, #0]
 8018b60:	4b08      	ldr	r3, [pc, #32]	; (8018b84 <rand1+0x3c>)
 8018b62:	681a      	ldr	r2, [r3, #0]
 8018b64:	2303      	movs	r3, #3
 8018b66:	fba3 1302 	umull	r1, r3, r3, r2
 8018b6a:	1ad1      	subs	r1, r2, r3
 8018b6c:	0849      	lsrs	r1, r1, #1
 8018b6e:	440b      	add	r3, r1
 8018b70:	0f99      	lsrs	r1, r3, #30
 8018b72:	460b      	mov	r3, r1
 8018b74:	07db      	lsls	r3, r3, #31
 8018b76:	1a5b      	subs	r3, r3, r1
 8018b78:	1ad1      	subs	r1, r2, r3
 8018b7a:	460b      	mov	r3, r1
}
 8018b7c:	4618      	mov	r0, r3
 8018b7e:	46bd      	mov	sp, r7
 8018b80:	bc80      	pop	{r7}
 8018b82:	4770      	bx	lr
 8018b84:	20000140 	.word	0x20000140
 8018b88:	41c64e6d 	.word	0x41c64e6d

08018b8c <srand1>:

void srand1( uint32_t seed )
{
 8018b8c:	b480      	push	{r7}
 8018b8e:	b083      	sub	sp, #12
 8018b90:	af00      	add	r7, sp, #0
 8018b92:	6078      	str	r0, [r7, #4]
    next = seed;
 8018b94:	4a03      	ldr	r2, [pc, #12]	; (8018ba4 <srand1+0x18>)
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	6013      	str	r3, [r2, #0]
}
 8018b9a:	bf00      	nop
 8018b9c:	370c      	adds	r7, #12
 8018b9e:	46bd      	mov	sp, r7
 8018ba0:	bc80      	pop	{r7}
 8018ba2:	4770      	bx	lr
 8018ba4:	20000140 	.word	0x20000140

08018ba8 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8018ba8:	b580      	push	{r7, lr}
 8018baa:	b082      	sub	sp, #8
 8018bac:	af00      	add	r7, sp, #0
 8018bae:	6078      	str	r0, [r7, #4]
 8018bb0:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8018bb2:	f7ff ffc9 	bl	8018b48 <rand1>
 8018bb6:	4602      	mov	r2, r0
 8018bb8:	6839      	ldr	r1, [r7, #0]
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	1acb      	subs	r3, r1, r3
 8018bbe:	3301      	adds	r3, #1
 8018bc0:	fb92 f1f3 	sdiv	r1, r2, r3
 8018bc4:	fb01 f303 	mul.w	r3, r1, r3
 8018bc8:	1ad2      	subs	r2, r2, r3
 8018bca:	687b      	ldr	r3, [r7, #4]
 8018bcc:	4413      	add	r3, r2
}
 8018bce:	4618      	mov	r0, r3
 8018bd0:	3708      	adds	r7, #8
 8018bd2:	46bd      	mov	sp, r7
 8018bd4:	bd80      	pop	{r7, pc}

08018bd6 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018bd6:	b480      	push	{r7}
 8018bd8:	b085      	sub	sp, #20
 8018bda:	af00      	add	r7, sp, #0
 8018bdc:	60f8      	str	r0, [r7, #12]
 8018bde:	60b9      	str	r1, [r7, #8]
 8018be0:	4613      	mov	r3, r2
 8018be2:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8018be4:	e007      	b.n	8018bf6 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8018be6:	68ba      	ldr	r2, [r7, #8]
 8018be8:	1c53      	adds	r3, r2, #1
 8018bea:	60bb      	str	r3, [r7, #8]
 8018bec:	68fb      	ldr	r3, [r7, #12]
 8018bee:	1c59      	adds	r1, r3, #1
 8018bf0:	60f9      	str	r1, [r7, #12]
 8018bf2:	7812      	ldrb	r2, [r2, #0]
 8018bf4:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018bf6:	88fb      	ldrh	r3, [r7, #6]
 8018bf8:	1e5a      	subs	r2, r3, #1
 8018bfa:	80fa      	strh	r2, [r7, #6]
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	d1f2      	bne.n	8018be6 <memcpy1+0x10>
    }
}
 8018c00:	bf00      	nop
 8018c02:	bf00      	nop
 8018c04:	3714      	adds	r7, #20
 8018c06:	46bd      	mov	sp, r7
 8018c08:	bc80      	pop	{r7}
 8018c0a:	4770      	bx	lr

08018c0c <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018c0c:	b480      	push	{r7}
 8018c0e:	b085      	sub	sp, #20
 8018c10:	af00      	add	r7, sp, #0
 8018c12:	60f8      	str	r0, [r7, #12]
 8018c14:	60b9      	str	r1, [r7, #8]
 8018c16:	4613      	mov	r3, r2
 8018c18:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8018c1a:	88fb      	ldrh	r3, [r7, #6]
 8018c1c:	3b01      	subs	r3, #1
 8018c1e:	68fa      	ldr	r2, [r7, #12]
 8018c20:	4413      	add	r3, r2
 8018c22:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8018c24:	e007      	b.n	8018c36 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8018c26:	68ba      	ldr	r2, [r7, #8]
 8018c28:	1c53      	adds	r3, r2, #1
 8018c2a:	60bb      	str	r3, [r7, #8]
 8018c2c:	68fb      	ldr	r3, [r7, #12]
 8018c2e:	1e59      	subs	r1, r3, #1
 8018c30:	60f9      	str	r1, [r7, #12]
 8018c32:	7812      	ldrb	r2, [r2, #0]
 8018c34:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018c36:	88fb      	ldrh	r3, [r7, #6]
 8018c38:	1e5a      	subs	r2, r3, #1
 8018c3a:	80fa      	strh	r2, [r7, #6]
 8018c3c:	2b00      	cmp	r3, #0
 8018c3e:	d1f2      	bne.n	8018c26 <memcpyr+0x1a>
    }
}
 8018c40:	bf00      	nop
 8018c42:	bf00      	nop
 8018c44:	3714      	adds	r7, #20
 8018c46:	46bd      	mov	sp, r7
 8018c48:	bc80      	pop	{r7}
 8018c4a:	4770      	bx	lr

08018c4c <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8018c4c:	b480      	push	{r7}
 8018c4e:	b083      	sub	sp, #12
 8018c50:	af00      	add	r7, sp, #0
 8018c52:	6078      	str	r0, [r7, #4]
 8018c54:	460b      	mov	r3, r1
 8018c56:	70fb      	strb	r3, [r7, #3]
 8018c58:	4613      	mov	r3, r2
 8018c5a:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8018c5c:	e004      	b.n	8018c68 <memset1+0x1c>
    {
        *dst++ = value;
 8018c5e:	687b      	ldr	r3, [r7, #4]
 8018c60:	1c5a      	adds	r2, r3, #1
 8018c62:	607a      	str	r2, [r7, #4]
 8018c64:	78fa      	ldrb	r2, [r7, #3]
 8018c66:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018c68:	883b      	ldrh	r3, [r7, #0]
 8018c6a:	1e5a      	subs	r2, r3, #1
 8018c6c:	803a      	strh	r2, [r7, #0]
 8018c6e:	2b00      	cmp	r3, #0
 8018c70:	d1f5      	bne.n	8018c5e <memset1+0x12>
    }
}
 8018c72:	bf00      	nop
 8018c74:	bf00      	nop
 8018c76:	370c      	adds	r7, #12
 8018c78:	46bd      	mov	sp, r7
 8018c7a:	bc80      	pop	{r7}
 8018c7c:	4770      	bx	lr
	...

08018c80 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8018c80:	b480      	push	{r7}
 8018c82:	b085      	sub	sp, #20
 8018c84:	af00      	add	r7, sp, #0
 8018c86:	6078      	str	r0, [r7, #4]
 8018c88:	460b      	mov	r3, r1
 8018c8a:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8018c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8018c90:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	2b00      	cmp	r3, #0
 8018c96:	d101      	bne.n	8018c9c <Crc32+0x1c>
    {
        return 0;
 8018c98:	2300      	movs	r3, #0
 8018c9a:	e026      	b.n	8018cea <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8018c9c:	2300      	movs	r3, #0
 8018c9e:	817b      	strh	r3, [r7, #10]
 8018ca0:	e01d      	b.n	8018cde <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8018ca2:	897b      	ldrh	r3, [r7, #10]
 8018ca4:	687a      	ldr	r2, [r7, #4]
 8018ca6:	4413      	add	r3, r2
 8018ca8:	781b      	ldrb	r3, [r3, #0]
 8018caa:	461a      	mov	r2, r3
 8018cac:	68fb      	ldr	r3, [r7, #12]
 8018cae:	4053      	eors	r3, r2
 8018cb0:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018cb2:	2300      	movs	r3, #0
 8018cb4:	813b      	strh	r3, [r7, #8]
 8018cb6:	e00c      	b.n	8018cd2 <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8018cb8:	68fb      	ldr	r3, [r7, #12]
 8018cba:	085a      	lsrs	r2, r3, #1
 8018cbc:	68fb      	ldr	r3, [r7, #12]
 8018cbe:	f003 0301 	and.w	r3, r3, #1
 8018cc2:	425b      	negs	r3, r3
 8018cc4:	490b      	ldr	r1, [pc, #44]	; (8018cf4 <Crc32+0x74>)
 8018cc6:	400b      	ands	r3, r1
 8018cc8:	4053      	eors	r3, r2
 8018cca:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018ccc:	893b      	ldrh	r3, [r7, #8]
 8018cce:	3301      	adds	r3, #1
 8018cd0:	813b      	strh	r3, [r7, #8]
 8018cd2:	893b      	ldrh	r3, [r7, #8]
 8018cd4:	2b07      	cmp	r3, #7
 8018cd6:	d9ef      	bls.n	8018cb8 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 8018cd8:	897b      	ldrh	r3, [r7, #10]
 8018cda:	3301      	adds	r3, #1
 8018cdc:	817b      	strh	r3, [r7, #10]
 8018cde:	897a      	ldrh	r2, [r7, #10]
 8018ce0:	887b      	ldrh	r3, [r7, #2]
 8018ce2:	429a      	cmp	r2, r3
 8018ce4:	d3dd      	bcc.n	8018ca2 <Crc32+0x22>
        }
    }

    return ~crc;
 8018ce6:	68fb      	ldr	r3, [r7, #12]
 8018ce8:	43db      	mvns	r3, r3
}
 8018cea:	4618      	mov	r0, r3
 8018cec:	3714      	adds	r7, #20
 8018cee:	46bd      	mov	sp, r7
 8018cf0:	bc80      	pop	{r7}
 8018cf2:	4770      	bx	lr
 8018cf4:	edb88320 	.word	0xedb88320

08018cf8 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8018cf8:	b580      	push	{r7, lr}
 8018cfa:	b084      	sub	sp, #16
 8018cfc:	af02      	add	r7, sp, #8
 8018cfe:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8018d00:	4a24      	ldr	r2, [pc, #144]	; (8018d94 <RadioInit+0x9c>)
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8018d06:	4b24      	ldr	r3, [pc, #144]	; (8018d98 <RadioInit+0xa0>)
 8018d08:	2200      	movs	r2, #0
 8018d0a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8018d0c:	4b22      	ldr	r3, [pc, #136]	; (8018d98 <RadioInit+0xa0>)
 8018d0e:	2200      	movs	r2, #0
 8018d10:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8018d12:	4b21      	ldr	r3, [pc, #132]	; (8018d98 <RadioInit+0xa0>)
 8018d14:	2200      	movs	r2, #0
 8018d16:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8018d18:	4b1f      	ldr	r3, [pc, #124]	; (8018d98 <RadioInit+0xa0>)
 8018d1a:	2200      	movs	r2, #0
 8018d1c:	659a      	str	r2, [r3, #88]	; 0x58

    SUBGRF_Init( RadioOnDioIrq );
 8018d1e:	481f      	ldr	r0, [pc, #124]	; (8018d9c <RadioInit+0xa4>)
 8018d20:	f001 ff88 	bl	801ac34 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8018d24:	4b1c      	ldr	r3, [pc, #112]	; (8018d98 <RadioInit+0xa0>)
 8018d26:	2200      	movs	r2, #0
 8018d28:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8018d2a:	4b1b      	ldr	r3, [pc, #108]	; (8018d98 <RadioInit+0xa0>)
 8018d2c:	2200      	movs	r2, #0
 8018d2e:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8018d30:	f002 fa16 	bl	801b160 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8018d34:	2100      	movs	r1, #0
 8018d36:	2000      	movs	r0, #0
 8018d38:	f002 fdde 	bl	801b8f8 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8018d3c:	2204      	movs	r2, #4
 8018d3e:	2100      	movs	r1, #0
 8018d40:	2001      	movs	r0, #1
 8018d42:	f002 fb9b 	bl	801b47c <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018d46:	2300      	movs	r3, #0
 8018d48:	2200      	movs	r2, #0
 8018d4a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8018d4e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018d52:	f002 facb 	bl	801b2ec <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8018d56:	f000 fe83 	bl	8019a60 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8018d5a:	2300      	movs	r3, #0
 8018d5c:	9300      	str	r3, [sp, #0]
 8018d5e:	4b10      	ldr	r3, [pc, #64]	; (8018da0 <RadioInit+0xa8>)
 8018d60:	2200      	movs	r2, #0
 8018d62:	f04f 31ff 	mov.w	r1, #4294967295
 8018d66:	480f      	ldr	r0, [pc, #60]	; (8018da4 <RadioInit+0xac>)
 8018d68:	f003 fe9e 	bl	801caa8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8018d6c:	2300      	movs	r3, #0
 8018d6e:	9300      	str	r3, [sp, #0]
 8018d70:	4b0d      	ldr	r3, [pc, #52]	; (8018da8 <RadioInit+0xb0>)
 8018d72:	2200      	movs	r2, #0
 8018d74:	f04f 31ff 	mov.w	r1, #4294967295
 8018d78:	480c      	ldr	r0, [pc, #48]	; (8018dac <RadioInit+0xb4>)
 8018d7a:	f003 fe95 	bl	801caa8 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8018d7e:	4809      	ldr	r0, [pc, #36]	; (8018da4 <RadioInit+0xac>)
 8018d80:	f003 ff36 	bl	801cbf0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8018d84:	4809      	ldr	r0, [pc, #36]	; (8018dac <RadioInit+0xb4>)
 8018d86:	f003 ff33 	bl	801cbf0 <UTIL_TIMER_Stop>
}
 8018d8a:	bf00      	nop
 8018d8c:	3708      	adds	r7, #8
 8018d8e:	46bd      	mov	sp, r7
 8018d90:	bd80      	pop	{r7, pc}
 8018d92:	bf00      	nop
 8018d94:	20001ba4 	.word	0x20001ba4
 8018d98:	20001ba8 	.word	0x20001ba8
 8018d9c:	08019e4d 	.word	0x08019e4d
 8018da0:	08019dd5 	.word	0x08019dd5
 8018da4:	20001c04 	.word	0x20001c04
 8018da8:	08019de9 	.word	0x08019de9
 8018dac:	20001c1c 	.word	0x20001c1c

08018db0 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8018db0:	b580      	push	{r7, lr}
 8018db2:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8018db4:	f001 ff80 	bl	801acb8 <SUBGRF_GetOperatingMode>
 8018db8:	4603      	mov	r3, r0
 8018dba:	2b07      	cmp	r3, #7
 8018dbc:	d00a      	beq.n	8018dd4 <RadioGetStatus+0x24>
 8018dbe:	2b07      	cmp	r3, #7
 8018dc0:	dc0a      	bgt.n	8018dd8 <RadioGetStatus+0x28>
 8018dc2:	2b04      	cmp	r3, #4
 8018dc4:	d002      	beq.n	8018dcc <RadioGetStatus+0x1c>
 8018dc6:	2b05      	cmp	r3, #5
 8018dc8:	d002      	beq.n	8018dd0 <RadioGetStatus+0x20>
 8018dca:	e005      	b.n	8018dd8 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8018dcc:	2302      	movs	r3, #2
 8018dce:	e004      	b.n	8018dda <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8018dd0:	2301      	movs	r3, #1
 8018dd2:	e002      	b.n	8018dda <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8018dd4:	2303      	movs	r3, #3
 8018dd6:	e000      	b.n	8018dda <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8018dd8:	2300      	movs	r3, #0
    }
}
 8018dda:	4618      	mov	r0, r3
 8018ddc:	bd80      	pop	{r7, pc}
	...

08018de0 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8018de0:	b580      	push	{r7, lr}
 8018de2:	b082      	sub	sp, #8
 8018de4:	af00      	add	r7, sp, #0
 8018de6:	4603      	mov	r3, r0
 8018de8:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8018dea:	4a2a      	ldr	r2, [pc, #168]	; (8018e94 <RadioSetModem+0xb4>)
 8018dec:	79fb      	ldrb	r3, [r7, #7]
 8018dee:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8018df0:	79fb      	ldrb	r3, [r7, #7]
 8018df2:	4618      	mov	r0, r3
 8018df4:	f003 f943 	bl	801c07e <RFW_SetRadioModem>
    switch( modem )
 8018df8:	79fb      	ldrb	r3, [r7, #7]
 8018dfa:	2b05      	cmp	r3, #5
 8018dfc:	d80e      	bhi.n	8018e1c <RadioSetModem+0x3c>
 8018dfe:	a201      	add	r2, pc, #4	; (adr r2, 8018e04 <RadioSetModem+0x24>)
 8018e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018e04:	08018e2b 	.word	0x08018e2b
 8018e08:	08018e39 	.word	0x08018e39
 8018e0c:	08018e1d 	.word	0x08018e1d
 8018e10:	08018e5f 	.word	0x08018e5f
 8018e14:	08018e6d 	.word	0x08018e6d
 8018e18:	08018e7b 	.word	0x08018e7b
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8018e1c:	2003      	movs	r0, #3
 8018e1e:	f002 fb07 	bl	801b430 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018e22:	4b1c      	ldr	r3, [pc, #112]	; (8018e94 <RadioSetModem+0xb4>)
 8018e24:	2200      	movs	r2, #0
 8018e26:	735a      	strb	r2, [r3, #13]
        break;
 8018e28:	e02f      	b.n	8018e8a <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8018e2a:	2000      	movs	r0, #0
 8018e2c:	f002 fb00 	bl	801b430 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018e30:	4b18      	ldr	r3, [pc, #96]	; (8018e94 <RadioSetModem+0xb4>)
 8018e32:	2200      	movs	r2, #0
 8018e34:	735a      	strb	r2, [r3, #13]
        break;
 8018e36:	e028      	b.n	8018e8a <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8018e38:	2001      	movs	r0, #1
 8018e3a:	f002 faf9 	bl	801b430 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8018e3e:	4b15      	ldr	r3, [pc, #84]	; (8018e94 <RadioSetModem+0xb4>)
 8018e40:	7b5a      	ldrb	r2, [r3, #13]
 8018e42:	4b14      	ldr	r3, [pc, #80]	; (8018e94 <RadioSetModem+0xb4>)
 8018e44:	7b1b      	ldrb	r3, [r3, #12]
 8018e46:	429a      	cmp	r2, r3
 8018e48:	d01e      	beq.n	8018e88 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8018e4a:	4b12      	ldr	r3, [pc, #72]	; (8018e94 <RadioSetModem+0xb4>)
 8018e4c:	7b1a      	ldrb	r2, [r3, #12]
 8018e4e:	4b11      	ldr	r3, [pc, #68]	; (8018e94 <RadioSetModem+0xb4>)
 8018e50:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8018e52:	4b10      	ldr	r3, [pc, #64]	; (8018e94 <RadioSetModem+0xb4>)
 8018e54:	7b5b      	ldrb	r3, [r3, #13]
 8018e56:	4618      	mov	r0, r3
 8018e58:	f000 ff86 	bl	8019d68 <RadioSetPublicNetwork>
        }
        break;
 8018e5c:	e014      	b.n	8018e88 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8018e5e:	2002      	movs	r0, #2
 8018e60:	f002 fae6 	bl	801b430 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018e64:	4b0b      	ldr	r3, [pc, #44]	; (8018e94 <RadioSetModem+0xb4>)
 8018e66:	2200      	movs	r2, #0
 8018e68:	735a      	strb	r2, [r3, #13]
        break;
 8018e6a:	e00e      	b.n	8018e8a <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8018e6c:	2002      	movs	r0, #2
 8018e6e:	f002 fadf 	bl	801b430 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018e72:	4b08      	ldr	r3, [pc, #32]	; (8018e94 <RadioSetModem+0xb4>)
 8018e74:	2200      	movs	r2, #0
 8018e76:	735a      	strb	r2, [r3, #13]
        break;
 8018e78:	e007      	b.n	8018e8a <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8018e7a:	2000      	movs	r0, #0
 8018e7c:	f002 fad8 	bl	801b430 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8018e80:	4b04      	ldr	r3, [pc, #16]	; (8018e94 <RadioSetModem+0xb4>)
 8018e82:	2200      	movs	r2, #0
 8018e84:	735a      	strb	r2, [r3, #13]
        break;
 8018e86:	e000      	b.n	8018e8a <RadioSetModem+0xaa>
        break;
 8018e88:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8018e8a:	bf00      	nop
 8018e8c:	3708      	adds	r7, #8
 8018e8e:	46bd      	mov	sp, r7
 8018e90:	bd80      	pop	{r7, pc}
 8018e92:	bf00      	nop
 8018e94:	20001ba8 	.word	0x20001ba8

08018e98 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8018e98:	b580      	push	{r7, lr}
 8018e9a:	b082      	sub	sp, #8
 8018e9c:	af00      	add	r7, sp, #0
 8018e9e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8018ea0:	6878      	ldr	r0, [r7, #4]
 8018ea2:	f002 fa7f 	bl	801b3a4 <SUBGRF_SetRfFrequency>
}
 8018ea6:	bf00      	nop
 8018ea8:	3708      	adds	r7, #8
 8018eaa:	46bd      	mov	sp, r7
 8018eac:	bd80      	pop	{r7, pc}

08018eae <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8018eae:	b580      	push	{r7, lr}
 8018eb0:	b090      	sub	sp, #64	; 0x40
 8018eb2:	af0a      	add	r7, sp, #40	; 0x28
 8018eb4:	60f8      	str	r0, [r7, #12]
 8018eb6:	60b9      	str	r1, [r7, #8]
 8018eb8:	603b      	str	r3, [r7, #0]
 8018eba:	4613      	mov	r3, r2
 8018ebc:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8018ebe:	2301      	movs	r3, #1
 8018ec0:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8018ec2:	2300      	movs	r3, #0
 8018ec4:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8018ec6:	2300      	movs	r3, #0
 8018ec8:	613b      	str	r3, [r7, #16]

    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8018eca:	f000 fddc 	bl	8019a86 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8018ece:	2000      	movs	r0, #0
 8018ed0:	f7ff ff86 	bl	8018de0 <RadioSetModem>

    RadioSetChannel( freq );
 8018ed4:	68f8      	ldr	r0, [r7, #12]
 8018ed6:	f7ff ffdf 	bl	8018e98 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8018eda:	2301      	movs	r3, #1
 8018edc:	9309      	str	r3, [sp, #36]	; 0x24
 8018ede:	2300      	movs	r3, #0
 8018ee0:	9308      	str	r3, [sp, #32]
 8018ee2:	2300      	movs	r3, #0
 8018ee4:	9307      	str	r3, [sp, #28]
 8018ee6:	2300      	movs	r3, #0
 8018ee8:	9306      	str	r3, [sp, #24]
 8018eea:	2300      	movs	r3, #0
 8018eec:	9305      	str	r3, [sp, #20]
 8018eee:	2300      	movs	r3, #0
 8018ef0:	9304      	str	r3, [sp, #16]
 8018ef2:	2300      	movs	r3, #0
 8018ef4:	9303      	str	r3, [sp, #12]
 8018ef6:	2300      	movs	r3, #0
 8018ef8:	9302      	str	r3, [sp, #8]
 8018efa:	2303      	movs	r3, #3
 8018efc:	9301      	str	r3, [sp, #4]
 8018efe:	68bb      	ldr	r3, [r7, #8]
 8018f00:	9300      	str	r3, [sp, #0]
 8018f02:	2300      	movs	r3, #0
 8018f04:	f44f 7216 	mov.w	r2, #600	; 0x258
 8018f08:	68b9      	ldr	r1, [r7, #8]
 8018f0a:	2000      	movs	r0, #0
 8018f0c:	f000 f83c 	bl	8018f88 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8018f10:	2000      	movs	r0, #0
 8018f12:	f000 fdbf 	bl	8019a94 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8018f16:	f000 ff55 	bl	8019dc4 <RadioGetWakeupTime>
 8018f1a:	4603      	mov	r3, r0
 8018f1c:	4618      	mov	r0, r3
 8018f1e:	f7e8 ff3d 	bl	8001d9c <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8018f22:	f003 ff7f 	bl	801ce24 <UTIL_TIMER_GetCurrentTime>
 8018f26:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8018f28:	e00d      	b.n	8018f46 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8018f2a:	2000      	movs	r0, #0
 8018f2c:	f000 fe9a 	bl	8019c64 <RadioRssi>
 8018f30:	4603      	mov	r3, r0
 8018f32:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8018f34:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8018f38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8018f3c:	429a      	cmp	r2, r3
 8018f3e:	dd02      	ble.n	8018f46 <RadioIsChannelFree+0x98>
        {
            status = false;
 8018f40:	2300      	movs	r3, #0
 8018f42:	75fb      	strb	r3, [r7, #23]
            break;
 8018f44:	e006      	b.n	8018f54 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8018f46:	6938      	ldr	r0, [r7, #16]
 8018f48:	f003 ff7e 	bl	801ce48 <UTIL_TIMER_GetElapsedTime>
 8018f4c:	4602      	mov	r2, r0
 8018f4e:	683b      	ldr	r3, [r7, #0]
 8018f50:	4293      	cmp	r3, r2
 8018f52:	d8ea      	bhi.n	8018f2a <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 8018f54:	f000 fd97 	bl	8019a86 <RadioStandby>

    return status;
 8018f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8018f5a:	4618      	mov	r0, r3
 8018f5c:	3718      	adds	r7, #24
 8018f5e:	46bd      	mov	sp, r7
 8018f60:	bd80      	pop	{r7, pc}

08018f62 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8018f62:	b580      	push	{r7, lr}
 8018f64:	b082      	sub	sp, #8
 8018f66:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8018f68:	2300      	movs	r3, #0
 8018f6a:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018f6c:	2300      	movs	r3, #0
 8018f6e:	2200      	movs	r2, #0
 8018f70:	2100      	movs	r1, #0
 8018f72:	2000      	movs	r0, #0
 8018f74:	f002 f9ba 	bl	801b2ec <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8018f78:	f001 ff6f 	bl	801ae5a <SUBGRF_GetRandom>
 8018f7c:	6078      	str	r0, [r7, #4]

    return rnd;
 8018f7e:	687b      	ldr	r3, [r7, #4]
}
 8018f80:	4618      	mov	r0, r3
 8018f82:	3708      	adds	r7, #8
 8018f84:	46bd      	mov	sp, r7
 8018f86:	bd80      	pop	{r7, pc}

08018f88 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8018f88:	b580      	push	{r7, lr}
 8018f8a:	b08a      	sub	sp, #40	; 0x28
 8018f8c:	af00      	add	r7, sp, #0
 8018f8e:	60b9      	str	r1, [r7, #8]
 8018f90:	607a      	str	r2, [r7, #4]
 8018f92:	461a      	mov	r2, r3
 8018f94:	4603      	mov	r3, r0
 8018f96:	73fb      	strb	r3, [r7, #15]
 8018f98:	4613      	mov	r3, r2
 8018f9a:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8018f9c:	4ab9      	ldr	r2, [pc, #740]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8018f9e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018fa2:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8018fa4:	f003 f829 	bl	801bffa <RFW_DeInit>
    if( rxContinuous == true )
 8018fa8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	d001      	beq.n	8018fb4 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8018fb0:	2300      	movs	r3, #0
 8018fb2:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8018fb4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8018fb8:	2b00      	cmp	r3, #0
 8018fba:	d004      	beq.n	8018fc6 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8018fbc:	4ab2      	ldr	r2, [pc, #712]	; (8019288 <RadioSetRxConfig+0x300>)
 8018fbe:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8018fc2:	7013      	strb	r3, [r2, #0]
 8018fc4:	e002      	b.n	8018fcc <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8018fc6:	4bb0      	ldr	r3, [pc, #704]	; (8019288 <RadioSetRxConfig+0x300>)
 8018fc8:	22ff      	movs	r2, #255	; 0xff
 8018fca:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8018fcc:	7bfb      	ldrb	r3, [r7, #15]
 8018fce:	2b05      	cmp	r3, #5
 8018fd0:	d009      	beq.n	8018fe6 <RadioSetRxConfig+0x5e>
 8018fd2:	2b05      	cmp	r3, #5
 8018fd4:	f300 81ca 	bgt.w	801936c <RadioSetRxConfig+0x3e4>
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	f000 80bf 	beq.w	801915c <RadioSetRxConfig+0x1d4>
 8018fde:	2b01      	cmp	r3, #1
 8018fe0:	f000 8124 	beq.w	801922c <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8018fe4:	e1c2      	b.n	801936c <RadioSetRxConfig+0x3e4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8018fe6:	2001      	movs	r0, #1
 8018fe8:	f002 f87c 	bl	801b0e4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018fec:	4ba5      	ldr	r3, [pc, #660]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8018fee:	2200      	movs	r2, #0
 8018ff0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8018ff4:	4aa3      	ldr	r2, [pc, #652]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8018ff6:	687b      	ldr	r3, [r7, #4]
 8018ff8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8018ffa:	4ba2      	ldr	r3, [pc, #648]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8018ffc:	2209      	movs	r2, #9
 8018ffe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8019002:	4ba0      	ldr	r3, [pc, #640]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019004:	f44f 7248 	mov.w	r2, #800	; 0x320
 8019008:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801900a:	68b8      	ldr	r0, [r7, #8]
 801900c:	f002 ff28 	bl	801be60 <SUBGRF_GetFskBandwidthRegValue>
 8019010:	4603      	mov	r3, r0
 8019012:	461a      	mov	r2, r3
 8019014:	4b9b      	ldr	r3, [pc, #620]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019016:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801901a:	4b9a      	ldr	r3, [pc, #616]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801901c:	2200      	movs	r2, #0
 801901e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019020:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019022:	00db      	lsls	r3, r3, #3
 8019024:	b29a      	uxth	r2, r3
 8019026:	4b97      	ldr	r3, [pc, #604]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019028:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801902a:	4b96      	ldr	r3, [pc, #600]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801902c:	2200      	movs	r2, #0
 801902e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8019030:	4b94      	ldr	r3, [pc, #592]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019032:	2210      	movs	r2, #16
 8019034:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8019036:	4b93      	ldr	r3, [pc, #588]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019038:	2200      	movs	r2, #0
 801903a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801903c:	4b91      	ldr	r3, [pc, #580]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801903e:	2200      	movs	r2, #0
 8019040:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8019042:	4b91      	ldr	r3, [pc, #580]	; (8019288 <RadioSetRxConfig+0x300>)
 8019044:	781a      	ldrb	r2, [r3, #0]
 8019046:	4b8f      	ldr	r3, [pc, #572]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019048:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801904a:	4b8e      	ldr	r3, [pc, #568]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801904c:	2201      	movs	r2, #1
 801904e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8019050:	4b8c      	ldr	r3, [pc, #560]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019052:	2200      	movs	r2, #0
 8019054:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8019056:	2005      	movs	r0, #5
 8019058:	f7ff fec2 	bl	8018de0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801905c:	488b      	ldr	r0, [pc, #556]	; (801928c <RadioSetRxConfig+0x304>)
 801905e:	f002 fadb 	bl	801b618 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019062:	488b      	ldr	r0, [pc, #556]	; (8019290 <RadioSetRxConfig+0x308>)
 8019064:	f002 fbaa 	bl	801b7bc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019068:	4a8a      	ldr	r2, [pc, #552]	; (8019294 <RadioSetRxConfig+0x30c>)
 801906a:	f107 031c 	add.w	r3, r7, #28
 801906e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019072:	e883 0003 	stmia.w	r3, {r0, r1}
 8019076:	f107 031c 	add.w	r3, r7, #28
 801907a:	4618      	mov	r0, r3
 801907c:	f001 fe6b 	bl	801ad56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019080:	f240 10ff 	movw	r0, #511	; 0x1ff
 8019084:	f001 feb6 	bl	801adf4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8019088:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801908c:	f000 fe09 	bl	8019ca2 <RadioRead>
 8019090:	4603      	mov	r3, r0
 8019092:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8019096:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801909a:	f023 0310 	bic.w	r3, r3, #16
 801909e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 80190a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80190a6:	4619      	mov	r1, r3
 80190a8:	f640 00b8 	movw	r0, #2232	; 0x8b8
 80190ac:	f000 fde7 	bl	8019c7e <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 80190b0:	2104      	movs	r1, #4
 80190b2:	f640 00b9 	movw	r0, #2233	; 0x8b9
 80190b6:	f000 fde2 	bl	8019c7e <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 80190ba:	f640 009b 	movw	r0, #2203	; 0x89b
 80190be:	f000 fdf0 	bl	8019ca2 <RadioRead>
 80190c2:	4603      	mov	r3, r0
 80190c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80190c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80190cc:	f023 031c 	bic.w	r3, r3, #28
 80190d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 80190d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80190d8:	f043 0308 	orr.w	r3, r3, #8
 80190dc:	b2db      	uxtb	r3, r3
 80190de:	4619      	mov	r1, r3
 80190e0:	f640 009b 	movw	r0, #2203	; 0x89b
 80190e4:	f000 fdcb 	bl	8019c7e <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 80190e8:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80190ec:	f000 fdd9 	bl	8019ca2 <RadioRead>
 80190f0:	4603      	mov	r3, r0
 80190f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80190f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80190fa:	f023 0318 	bic.w	r3, r3, #24
 80190fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8019102:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019106:	f043 0318 	orr.w	r3, r3, #24
 801910a:	b2db      	uxtb	r3, r3
 801910c:	4619      	mov	r1, r3
 801910e:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8019112:	f000 fdb4 	bl	8019c7e <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8019116:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801911a:	f000 fdc2 	bl	8019ca2 <RadioRead>
 801911e:	4603      	mov	r3, r0
 8019120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8019124:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019128:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801912c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8019130:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019134:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8019138:	b2db      	uxtb	r3, r3
 801913a:	4619      	mov	r1, r3
 801913c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8019140:	f000 fd9d 	bl	8019c7e <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8019144:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8019146:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801914a:	fb02 f303 	mul.w	r3, r2, r3
 801914e:	461a      	mov	r2, r3
 8019150:	687b      	ldr	r3, [r7, #4]
 8019152:	fbb2 f3f3 	udiv	r3, r2, r3
 8019156:	4a4b      	ldr	r2, [pc, #300]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019158:	6093      	str	r3, [r2, #8]
            break;
 801915a:	e108      	b.n	801936e <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801915c:	2000      	movs	r0, #0
 801915e:	f001 ffc1 	bl	801b0e4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019162:	4b48      	ldr	r3, [pc, #288]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019164:	2200      	movs	r2, #0
 8019166:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801916a:	4a46      	ldr	r2, [pc, #280]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801916c:	687b      	ldr	r3, [r7, #4]
 801916e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019170:	4b44      	ldr	r3, [pc, #272]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019172:	220b      	movs	r2, #11
 8019174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8019178:	68b8      	ldr	r0, [r7, #8]
 801917a:	f002 fe71 	bl	801be60 <SUBGRF_GetFskBandwidthRegValue>
 801917e:	4603      	mov	r3, r0
 8019180:	461a      	mov	r2, r3
 8019182:	4b40      	ldr	r3, [pc, #256]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019188:	4b3e      	ldr	r3, [pc, #248]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801918a:	2200      	movs	r2, #0
 801918c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801918e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019190:	00db      	lsls	r3, r3, #3
 8019192:	b29a      	uxth	r2, r3
 8019194:	4b3b      	ldr	r3, [pc, #236]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019196:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8019198:	4b3a      	ldr	r3, [pc, #232]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801919a:	2204      	movs	r2, #4
 801919c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801919e:	4b39      	ldr	r3, [pc, #228]	; (8019284 <RadioSetRxConfig+0x2fc>)
 80191a0:	2218      	movs	r2, #24
 80191a2:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80191a4:	4b37      	ldr	r3, [pc, #220]	; (8019284 <RadioSetRxConfig+0x2fc>)
 80191a6:	2200      	movs	r2, #0
 80191a8:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80191aa:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80191ae:	f083 0301 	eor.w	r3, r3, #1
 80191b2:	b2db      	uxtb	r3, r3
 80191b4:	461a      	mov	r2, r3
 80191b6:	4b33      	ldr	r3, [pc, #204]	; (8019284 <RadioSetRxConfig+0x2fc>)
 80191b8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80191ba:	4b33      	ldr	r3, [pc, #204]	; (8019288 <RadioSetRxConfig+0x300>)
 80191bc:	781a      	ldrb	r2, [r3, #0]
 80191be:	4b31      	ldr	r3, [pc, #196]	; (8019284 <RadioSetRxConfig+0x2fc>)
 80191c0:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 80191c2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80191c6:	2b00      	cmp	r3, #0
 80191c8:	d003      	beq.n	80191d2 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80191ca:	4b2e      	ldr	r3, [pc, #184]	; (8019284 <RadioSetRxConfig+0x2fc>)
 80191cc:	22f2      	movs	r2, #242	; 0xf2
 80191ce:	75da      	strb	r2, [r3, #23]
 80191d0:	e002      	b.n	80191d8 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80191d2:	4b2c      	ldr	r3, [pc, #176]	; (8019284 <RadioSetRxConfig+0x2fc>)
 80191d4:	2201      	movs	r2, #1
 80191d6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80191d8:	4b2a      	ldr	r3, [pc, #168]	; (8019284 <RadioSetRxConfig+0x2fc>)
 80191da:	2201      	movs	r2, #1
 80191dc:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80191de:	f000 fc52 	bl	8019a86 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 80191e2:	2000      	movs	r0, #0
 80191e4:	f7ff fdfc 	bl	8018de0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80191e8:	4828      	ldr	r0, [pc, #160]	; (801928c <RadioSetRxConfig+0x304>)
 80191ea:	f002 fa15 	bl	801b618 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80191ee:	4828      	ldr	r0, [pc, #160]	; (8019290 <RadioSetRxConfig+0x308>)
 80191f0:	f002 fae4 	bl	801b7bc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80191f4:	4a28      	ldr	r2, [pc, #160]	; (8019298 <RadioSetRxConfig+0x310>)
 80191f6:	f107 0314 	add.w	r3, r7, #20
 80191fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80191fe:	e883 0003 	stmia.w	r3, {r0, r1}
 8019202:	f107 0314 	add.w	r3, r7, #20
 8019206:	4618      	mov	r0, r3
 8019208:	f001 fda5 	bl	801ad56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801920c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8019210:	f001 fdf0 	bl	801adf4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8019214:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8019216:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801921a:	fb02 f303 	mul.w	r3, r2, r3
 801921e:	461a      	mov	r2, r3
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	fbb2 f3f3 	udiv	r3, r2, r3
 8019226:	4a17      	ldr	r2, [pc, #92]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019228:	6093      	str	r3, [r2, #8]
            break;
 801922a:	e0a0      	b.n	801936e <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801922c:	2000      	movs	r0, #0
 801922e:	f001 ff59 	bl	801b0e4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019232:	4b14      	ldr	r3, [pc, #80]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019234:	2201      	movs	r2, #1
 8019236:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801923a:	687b      	ldr	r3, [r7, #4]
 801923c:	b2da      	uxtb	r2, r3
 801923e:	4b11      	ldr	r3, [pc, #68]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019240:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8019244:	4a15      	ldr	r2, [pc, #84]	; (801929c <RadioSetRxConfig+0x314>)
 8019246:	68bb      	ldr	r3, [r7, #8]
 8019248:	4413      	add	r3, r2
 801924a:	781a      	ldrb	r2, [r3, #0]
 801924c:	4b0d      	ldr	r3, [pc, #52]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801924e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8019252:	4a0c      	ldr	r2, [pc, #48]	; (8019284 <RadioSetRxConfig+0x2fc>)
 8019254:	7bbb      	ldrb	r3, [r7, #14]
 8019256:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801925a:	68bb      	ldr	r3, [r7, #8]
 801925c:	2b00      	cmp	r3, #0
 801925e:	d105      	bne.n	801926c <RadioSetRxConfig+0x2e4>
 8019260:	687b      	ldr	r3, [r7, #4]
 8019262:	2b0b      	cmp	r3, #11
 8019264:	d008      	beq.n	8019278 <RadioSetRxConfig+0x2f0>
 8019266:	687b      	ldr	r3, [r7, #4]
 8019268:	2b0c      	cmp	r3, #12
 801926a:	d005      	beq.n	8019278 <RadioSetRxConfig+0x2f0>
 801926c:	68bb      	ldr	r3, [r7, #8]
 801926e:	2b01      	cmp	r3, #1
 8019270:	d116      	bne.n	80192a0 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019272:	687b      	ldr	r3, [r7, #4]
 8019274:	2b0c      	cmp	r3, #12
 8019276:	d113      	bne.n	80192a0 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019278:	4b02      	ldr	r3, [pc, #8]	; (8019284 <RadioSetRxConfig+0x2fc>)
 801927a:	2201      	movs	r2, #1
 801927c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8019280:	e012      	b.n	80192a8 <RadioSetRxConfig+0x320>
 8019282:	bf00      	nop
 8019284:	20001ba8 	.word	0x20001ba8
 8019288:	20000144 	.word	0x20000144
 801928c:	20001be0 	.word	0x20001be0
 8019290:	20001bb6 	.word	0x20001bb6
 8019294:	0801e78c 	.word	0x0801e78c
 8019298:	0801e794 	.word	0x0801e794
 801929c:	0801edf4 	.word	0x0801edf4
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80192a0:	4b35      	ldr	r3, [pc, #212]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192a2:	2200      	movs	r2, #0
 80192a4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80192a8:	4b33      	ldr	r3, [pc, #204]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192aa:	2201      	movs	r2, #1
 80192ac:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80192ae:	4b32      	ldr	r3, [pc, #200]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80192b4:	2b05      	cmp	r3, #5
 80192b6:	d004      	beq.n	80192c2 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80192b8:	4b2f      	ldr	r3, [pc, #188]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80192be:	2b06      	cmp	r3, #6
 80192c0:	d10a      	bne.n	80192d8 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 80192c2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80192c4:	2b0b      	cmp	r3, #11
 80192c6:	d803      	bhi.n	80192d0 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80192c8:	4b2b      	ldr	r3, [pc, #172]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192ca:	220c      	movs	r2, #12
 80192cc:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80192ce:	e006      	b.n	80192de <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80192d0:	4a29      	ldr	r2, [pc, #164]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192d2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80192d4:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80192d6:	e002      	b.n	80192de <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80192d8:	4a27      	ldr	r2, [pc, #156]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80192dc:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80192de:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80192e2:	4b25      	ldr	r3, [pc, #148]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192e4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80192e6:	4b25      	ldr	r3, [pc, #148]	; (801937c <RadioSetRxConfig+0x3f4>)
 80192e8:	781a      	ldrb	r2, [r3, #0]
 80192ea:	4b23      	ldr	r3, [pc, #140]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192ec:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80192ee:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80192f2:	4b21      	ldr	r3, [pc, #132]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192f4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80192f8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80192fc:	4b1e      	ldr	r3, [pc, #120]	; (8019378 <RadioSetRxConfig+0x3f0>)
 80192fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8019302:	f000 fbc0 	bl	8019a86 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8019306:	2001      	movs	r0, #1
 8019308:	f7ff fd6a 	bl	8018de0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801930c:	481c      	ldr	r0, [pc, #112]	; (8019380 <RadioSetRxConfig+0x3f8>)
 801930e:	f002 f983 	bl	801b618 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019312:	481c      	ldr	r0, [pc, #112]	; (8019384 <RadioSetRxConfig+0x3fc>)
 8019314:	f002 fa52 	bl	801b7bc <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8019318:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801931a:	b2db      	uxtb	r3, r3
 801931c:	4618      	mov	r0, r3
 801931e:	f001 fef0 	bl	801b102 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8019322:	4b15      	ldr	r3, [pc, #84]	; (8019378 <RadioSetRxConfig+0x3f0>)
 8019324:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8019328:	2b01      	cmp	r3, #1
 801932a:	d10d      	bne.n	8019348 <RadioSetRxConfig+0x3c0>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801932c:	f240 7036 	movw	r0, #1846	; 0x736
 8019330:	f002 fba0 	bl	801ba74 <SUBGRF_ReadRegister>
 8019334:	4603      	mov	r3, r0
 8019336:	f023 0304 	bic.w	r3, r3, #4
 801933a:	b2db      	uxtb	r3, r3
 801933c:	4619      	mov	r1, r3
 801933e:	f240 7036 	movw	r0, #1846	; 0x736
 8019342:	f002 fb83 	bl	801ba4c <SUBGRF_WriteRegister>
 8019346:	e00c      	b.n	8019362 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8019348:	f240 7036 	movw	r0, #1846	; 0x736
 801934c:	f002 fb92 	bl	801ba74 <SUBGRF_ReadRegister>
 8019350:	4603      	mov	r3, r0
 8019352:	f043 0304 	orr.w	r3, r3, #4
 8019356:	b2db      	uxtb	r3, r3
 8019358:	4619      	mov	r1, r3
 801935a:	f240 7036 	movw	r0, #1846	; 0x736
 801935e:	f002 fb75 	bl	801ba4c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8019362:	4b05      	ldr	r3, [pc, #20]	; (8019378 <RadioSetRxConfig+0x3f0>)
 8019364:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019368:	609a      	str	r2, [r3, #8]
            break;
 801936a:	e000      	b.n	801936e <RadioSetRxConfig+0x3e6>
            break;
 801936c:	bf00      	nop
    }
}
 801936e:	bf00      	nop
 8019370:	3728      	adds	r7, #40	; 0x28
 8019372:	46bd      	mov	sp, r7
 8019374:	bd80      	pop	{r7, pc}
 8019376:	bf00      	nop
 8019378:	20001ba8 	.word	0x20001ba8
 801937c:	20000144 	.word	0x20000144
 8019380:	20001be0 	.word	0x20001be0
 8019384:	20001bb6 	.word	0x20001bb6

08019388 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8019388:	b580      	push	{r7, lr}
 801938a:	b086      	sub	sp, #24
 801938c:	af00      	add	r7, sp, #0
 801938e:	60ba      	str	r2, [r7, #8]
 8019390:	607b      	str	r3, [r7, #4]
 8019392:	4603      	mov	r3, r0
 8019394:	73fb      	strb	r3, [r7, #15]
 8019396:	460b      	mov	r3, r1
 8019398:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 801939a:	f002 fe2e 	bl	801bffa <RFW_DeInit>
    switch( modem )
 801939e:	7bfb      	ldrb	r3, [r7, #15]
 80193a0:	2b04      	cmp	r3, #4
 80193a2:	f000 80c7 	beq.w	8019534 <RadioSetTxConfig+0x1ac>
 80193a6:	2b04      	cmp	r3, #4
 80193a8:	f300 80d6 	bgt.w	8019558 <RadioSetTxConfig+0x1d0>
 80193ac:	2b00      	cmp	r3, #0
 80193ae:	d002      	beq.n	80193b6 <RadioSetTxConfig+0x2e>
 80193b0:	2b01      	cmp	r3, #1
 80193b2:	d059      	beq.n	8019468 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 80193b4:	e0d0      	b.n	8019558 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80193b6:	4b74      	ldr	r3, [pc, #464]	; (8019588 <RadioSetTxConfig+0x200>)
 80193b8:	2200      	movs	r2, #0
 80193ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80193be:	4a72      	ldr	r2, [pc, #456]	; (8019588 <RadioSetTxConfig+0x200>)
 80193c0:	6a3b      	ldr	r3, [r7, #32]
 80193c2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80193c4:	4b70      	ldr	r3, [pc, #448]	; (8019588 <RadioSetTxConfig+0x200>)
 80193c6:	220b      	movs	r2, #11
 80193c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80193cc:	6878      	ldr	r0, [r7, #4]
 80193ce:	f002 fd47 	bl	801be60 <SUBGRF_GetFskBandwidthRegValue>
 80193d2:	4603      	mov	r3, r0
 80193d4:	461a      	mov	r2, r3
 80193d6:	4b6c      	ldr	r3, [pc, #432]	; (8019588 <RadioSetTxConfig+0x200>)
 80193d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80193dc:	4a6a      	ldr	r2, [pc, #424]	; (8019588 <RadioSetTxConfig+0x200>)
 80193de:	68bb      	ldr	r3, [r7, #8]
 80193e0:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80193e2:	4b69      	ldr	r3, [pc, #420]	; (8019588 <RadioSetTxConfig+0x200>)
 80193e4:	2200      	movs	r2, #0
 80193e6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80193e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80193ea:	00db      	lsls	r3, r3, #3
 80193ec:	b29a      	uxth	r2, r3
 80193ee:	4b66      	ldr	r3, [pc, #408]	; (8019588 <RadioSetTxConfig+0x200>)
 80193f0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80193f2:	4b65      	ldr	r3, [pc, #404]	; (8019588 <RadioSetTxConfig+0x200>)
 80193f4:	2204      	movs	r2, #4
 80193f6:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80193f8:	4b63      	ldr	r3, [pc, #396]	; (8019588 <RadioSetTxConfig+0x200>)
 80193fa:	2218      	movs	r2, #24
 80193fc:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80193fe:	4b62      	ldr	r3, [pc, #392]	; (8019588 <RadioSetTxConfig+0x200>)
 8019400:	2200      	movs	r2, #0
 8019402:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8019404:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019408:	f083 0301 	eor.w	r3, r3, #1
 801940c:	b2db      	uxtb	r3, r3
 801940e:	461a      	mov	r2, r3
 8019410:	4b5d      	ldr	r3, [pc, #372]	; (8019588 <RadioSetTxConfig+0x200>)
 8019412:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8019414:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8019418:	2b00      	cmp	r3, #0
 801941a:	d003      	beq.n	8019424 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801941c:	4b5a      	ldr	r3, [pc, #360]	; (8019588 <RadioSetTxConfig+0x200>)
 801941e:	22f2      	movs	r2, #242	; 0xf2
 8019420:	75da      	strb	r2, [r3, #23]
 8019422:	e002      	b.n	801942a <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019424:	4b58      	ldr	r3, [pc, #352]	; (8019588 <RadioSetTxConfig+0x200>)
 8019426:	2201      	movs	r2, #1
 8019428:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801942a:	4b57      	ldr	r3, [pc, #348]	; (8019588 <RadioSetTxConfig+0x200>)
 801942c:	2201      	movs	r2, #1
 801942e:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019430:	f000 fb29 	bl	8019a86 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8019434:	2000      	movs	r0, #0
 8019436:	f7ff fcd3 	bl	8018de0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801943a:	4854      	ldr	r0, [pc, #336]	; (801958c <RadioSetTxConfig+0x204>)
 801943c:	f002 f8ec 	bl	801b618 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019440:	4853      	ldr	r0, [pc, #332]	; (8019590 <RadioSetTxConfig+0x208>)
 8019442:	f002 f9bb 	bl	801b7bc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019446:	4a53      	ldr	r2, [pc, #332]	; (8019594 <RadioSetTxConfig+0x20c>)
 8019448:	f107 0310 	add.w	r3, r7, #16
 801944c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019450:	e883 0003 	stmia.w	r3, {r0, r1}
 8019454:	f107 0310 	add.w	r3, r7, #16
 8019458:	4618      	mov	r0, r3
 801945a:	f001 fc7c 	bl	801ad56 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801945e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8019462:	f001 fcc7 	bl	801adf4 <SUBGRF_SetWhiteningSeed>
            break;
 8019466:	e078      	b.n	801955a <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019468:	4b47      	ldr	r3, [pc, #284]	; (8019588 <RadioSetTxConfig+0x200>)
 801946a:	2201      	movs	r2, #1
 801946c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8019470:	6a3b      	ldr	r3, [r7, #32]
 8019472:	b2da      	uxtb	r2, r3
 8019474:	4b44      	ldr	r3, [pc, #272]	; (8019588 <RadioSetTxConfig+0x200>)
 8019476:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801947a:	4a47      	ldr	r2, [pc, #284]	; (8019598 <RadioSetTxConfig+0x210>)
 801947c:	687b      	ldr	r3, [r7, #4]
 801947e:	4413      	add	r3, r2
 8019480:	781a      	ldrb	r2, [r3, #0]
 8019482:	4b41      	ldr	r3, [pc, #260]	; (8019588 <RadioSetTxConfig+0x200>)
 8019484:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8019488:	4a3f      	ldr	r2, [pc, #252]	; (8019588 <RadioSetTxConfig+0x200>)
 801948a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801948e:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	2b00      	cmp	r3, #0
 8019496:	d105      	bne.n	80194a4 <RadioSetTxConfig+0x11c>
 8019498:	6a3b      	ldr	r3, [r7, #32]
 801949a:	2b0b      	cmp	r3, #11
 801949c:	d008      	beq.n	80194b0 <RadioSetTxConfig+0x128>
 801949e:	6a3b      	ldr	r3, [r7, #32]
 80194a0:	2b0c      	cmp	r3, #12
 80194a2:	d005      	beq.n	80194b0 <RadioSetTxConfig+0x128>
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	2b01      	cmp	r3, #1
 80194a8:	d107      	bne.n	80194ba <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80194aa:	6a3b      	ldr	r3, [r7, #32]
 80194ac:	2b0c      	cmp	r3, #12
 80194ae:	d104      	bne.n	80194ba <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80194b0:	4b35      	ldr	r3, [pc, #212]	; (8019588 <RadioSetTxConfig+0x200>)
 80194b2:	2201      	movs	r2, #1
 80194b4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80194b8:	e003      	b.n	80194c2 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80194ba:	4b33      	ldr	r3, [pc, #204]	; (8019588 <RadioSetTxConfig+0x200>)
 80194bc:	2200      	movs	r2, #0
 80194be:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80194c2:	4b31      	ldr	r3, [pc, #196]	; (8019588 <RadioSetTxConfig+0x200>)
 80194c4:	2201      	movs	r2, #1
 80194c6:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80194c8:	4b2f      	ldr	r3, [pc, #188]	; (8019588 <RadioSetTxConfig+0x200>)
 80194ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80194ce:	2b05      	cmp	r3, #5
 80194d0:	d004      	beq.n	80194dc <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80194d2:	4b2d      	ldr	r3, [pc, #180]	; (8019588 <RadioSetTxConfig+0x200>)
 80194d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80194d8:	2b06      	cmp	r3, #6
 80194da:	d10a      	bne.n	80194f2 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 80194dc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80194de:	2b0b      	cmp	r3, #11
 80194e0:	d803      	bhi.n	80194ea <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80194e2:	4b29      	ldr	r3, [pc, #164]	; (8019588 <RadioSetTxConfig+0x200>)
 80194e4:	220c      	movs	r2, #12
 80194e6:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80194e8:	e006      	b.n	80194f8 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80194ea:	4a27      	ldr	r2, [pc, #156]	; (8019588 <RadioSetTxConfig+0x200>)
 80194ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80194ee:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80194f0:	e002      	b.n	80194f8 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80194f2:	4a25      	ldr	r2, [pc, #148]	; (8019588 <RadioSetTxConfig+0x200>)
 80194f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80194f6:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80194f8:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80194fc:	4b22      	ldr	r3, [pc, #136]	; (8019588 <RadioSetTxConfig+0x200>)
 80194fe:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8019500:	4b26      	ldr	r3, [pc, #152]	; (801959c <RadioSetTxConfig+0x214>)
 8019502:	781a      	ldrb	r2, [r3, #0]
 8019504:	4b20      	ldr	r3, [pc, #128]	; (8019588 <RadioSetTxConfig+0x200>)
 8019506:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019508:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801950c:	4b1e      	ldr	r3, [pc, #120]	; (8019588 <RadioSetTxConfig+0x200>)
 801950e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8019512:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8019516:	4b1c      	ldr	r3, [pc, #112]	; (8019588 <RadioSetTxConfig+0x200>)
 8019518:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801951c:	f000 fab3 	bl	8019a86 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8019520:	2001      	movs	r0, #1
 8019522:	f7ff fc5d 	bl	8018de0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019526:	4819      	ldr	r0, [pc, #100]	; (801958c <RadioSetTxConfig+0x204>)
 8019528:	f002 f876 	bl	801b618 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801952c:	4818      	ldr	r0, [pc, #96]	; (8019590 <RadioSetTxConfig+0x208>)
 801952e:	f002 f945 	bl	801b7bc <SUBGRF_SetPacketParams>
            break;
 8019532:	e012      	b.n	801955a <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8019534:	2004      	movs	r0, #4
 8019536:	f7ff fc53 	bl	8018de0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801953a:	4b13      	ldr	r3, [pc, #76]	; (8019588 <RadioSetTxConfig+0x200>)
 801953c:	2202      	movs	r2, #2
 801953e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8019542:	4a11      	ldr	r2, [pc, #68]	; (8019588 <RadioSetTxConfig+0x200>)
 8019544:	6a3b      	ldr	r3, [r7, #32]
 8019546:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019548:	4b0f      	ldr	r3, [pc, #60]	; (8019588 <RadioSetTxConfig+0x200>)
 801954a:	2216      	movs	r2, #22
 801954c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019550:	480e      	ldr	r0, [pc, #56]	; (801958c <RadioSetTxConfig+0x204>)
 8019552:	f002 f861 	bl	801b618 <SUBGRF_SetModulationParams>
            break;
 8019556:	e000      	b.n	801955a <RadioSetTxConfig+0x1d2>
            break;
 8019558:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801955a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801955e:	4618      	mov	r0, r3
 8019560:	f002 fb90 	bl	801bc84 <SUBGRF_SetRfTxPower>
 8019564:	4603      	mov	r3, r0
 8019566:	461a      	mov	r2, r3
 8019568:	4b07      	ldr	r3, [pc, #28]	; (8019588 <RadioSetTxConfig+0x200>)
 801956a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 801956e:	4b06      	ldr	r3, [pc, #24]	; (8019588 <RadioSetTxConfig+0x200>)
 8019570:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019574:	4618      	mov	r0, r3
 8019576:	f002 fd54 	bl	801c022 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801957a:	4a03      	ldr	r2, [pc, #12]	; (8019588 <RadioSetTxConfig+0x200>)
 801957c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801957e:	6053      	str	r3, [r2, #4]
}
 8019580:	bf00      	nop
 8019582:	3718      	adds	r7, #24
 8019584:	46bd      	mov	sp, r7
 8019586:	bd80      	pop	{r7, pc}
 8019588:	20001ba8 	.word	0x20001ba8
 801958c:	20001be0 	.word	0x20001be0
 8019590:	20001bb6 	.word	0x20001bb6
 8019594:	0801e794 	.word	0x0801e794
 8019598:	0801edf4 	.word	0x0801edf4
 801959c:	20000144 	.word	0x20000144

080195a0 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80195a0:	b480      	push	{r7}
 80195a2:	b083      	sub	sp, #12
 80195a4:	af00      	add	r7, sp, #0
 80195a6:	6078      	str	r0, [r7, #4]
    return true;
 80195a8:	2301      	movs	r3, #1
}
 80195aa:	4618      	mov	r0, r3
 80195ac:	370c      	adds	r7, #12
 80195ae:	46bd      	mov	sp, r7
 80195b0:	bc80      	pop	{r7}
 80195b2:	4770      	bx	lr

080195b4 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80195b4:	b480      	push	{r7}
 80195b6:	b085      	sub	sp, #20
 80195b8:	af00      	add	r7, sp, #0
 80195ba:	4603      	mov	r3, r0
 80195bc:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80195be:	2300      	movs	r3, #0
 80195c0:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80195c2:	79fb      	ldrb	r3, [r7, #7]
 80195c4:	2b0a      	cmp	r3, #10
 80195c6:	d83e      	bhi.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
 80195c8:	a201      	add	r2, pc, #4	; (adr r2, 80195d0 <RadioGetLoRaBandwidthInHz+0x1c>)
 80195ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80195ce:	bf00      	nop
 80195d0:	080195fd 	.word	0x080195fd
 80195d4:	0801960d 	.word	0x0801960d
 80195d8:	0801961d 	.word	0x0801961d
 80195dc:	0801962d 	.word	0x0801962d
 80195e0:	08019635 	.word	0x08019635
 80195e4:	0801963b 	.word	0x0801963b
 80195e8:	08019641 	.word	0x08019641
 80195ec:	08019647 	.word	0x08019647
 80195f0:	08019605 	.word	0x08019605
 80195f4:	08019615 	.word	0x08019615
 80195f8:	08019625 	.word	0x08019625
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80195fc:	f641 6384 	movw	r3, #7812	; 0x1e84
 8019600:	60fb      	str	r3, [r7, #12]
        break;
 8019602:	e020      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8019604:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8019608:	60fb      	str	r3, [r7, #12]
        break;
 801960a:	e01c      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801960c:	f643 5309 	movw	r3, #15625	; 0x3d09
 8019610:	60fb      	str	r3, [r7, #12]
        break;
 8019612:	e018      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8019614:	f245 1361 	movw	r3, #20833	; 0x5161
 8019618:	60fb      	str	r3, [r7, #12]
        break;
 801961a:	e014      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801961c:	f647 2312 	movw	r3, #31250	; 0x7a12
 8019620:	60fb      	str	r3, [r7, #12]
        break;
 8019622:	e010      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8019624:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8019628:	60fb      	str	r3, [r7, #12]
        break;
 801962a:	e00c      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801962c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8019630:	60fb      	str	r3, [r7, #12]
        break;
 8019632:	e008      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8019634:	4b07      	ldr	r3, [pc, #28]	; (8019654 <RadioGetLoRaBandwidthInHz+0xa0>)
 8019636:	60fb      	str	r3, [r7, #12]
        break;
 8019638:	e005      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801963a:	4b07      	ldr	r3, [pc, #28]	; (8019658 <RadioGetLoRaBandwidthInHz+0xa4>)
 801963c:	60fb      	str	r3, [r7, #12]
        break;
 801963e:	e002      	b.n	8019646 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8019640:	4b06      	ldr	r3, [pc, #24]	; (801965c <RadioGetLoRaBandwidthInHz+0xa8>)
 8019642:	60fb      	str	r3, [r7, #12]
        break;
 8019644:	bf00      	nop
    }

    return bandwidthInHz;
 8019646:	68fb      	ldr	r3, [r7, #12]
}
 8019648:	4618      	mov	r0, r3
 801964a:	3714      	adds	r7, #20
 801964c:	46bd      	mov	sp, r7
 801964e:	bc80      	pop	{r7}
 8019650:	4770      	bx	lr
 8019652:	bf00      	nop
 8019654:	0001e848 	.word	0x0001e848
 8019658:	0003d090 	.word	0x0003d090
 801965c:	0007a120 	.word	0x0007a120

08019660 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8019660:	b480      	push	{r7}
 8019662:	b083      	sub	sp, #12
 8019664:	af00      	add	r7, sp, #0
 8019666:	6078      	str	r0, [r7, #4]
 8019668:	4608      	mov	r0, r1
 801966a:	4611      	mov	r1, r2
 801966c:	461a      	mov	r2, r3
 801966e:	4603      	mov	r3, r0
 8019670:	70fb      	strb	r3, [r7, #3]
 8019672:	460b      	mov	r3, r1
 8019674:	803b      	strh	r3, [r7, #0]
 8019676:	4613      	mov	r3, r2
 8019678:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801967a:	883b      	ldrh	r3, [r7, #0]
 801967c:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801967e:	78ba      	ldrb	r2, [r7, #2]
 8019680:	f082 0201 	eor.w	r2, r2, #1
 8019684:	b2d2      	uxtb	r2, r2
 8019686:	2a00      	cmp	r2, #0
 8019688:	d001      	beq.n	801968e <RadioGetGfskTimeOnAirNumerator+0x2e>
 801968a:	2208      	movs	r2, #8
 801968c:	e000      	b.n	8019690 <RadioGetGfskTimeOnAirNumerator+0x30>
 801968e:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8019690:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019692:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8019696:	7c3b      	ldrb	r3, [r7, #16]
 8019698:	7d39      	ldrb	r1, [r7, #20]
 801969a:	2900      	cmp	r1, #0
 801969c:	d001      	beq.n	80196a2 <RadioGetGfskTimeOnAirNumerator+0x42>
 801969e:	2102      	movs	r1, #2
 80196a0:	e000      	b.n	80196a4 <RadioGetGfskTimeOnAirNumerator+0x44>
 80196a2:	2100      	movs	r1, #0
 80196a4:	440b      	add	r3, r1
 80196a6:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80196a8:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80196aa:	4618      	mov	r0, r3
 80196ac:	370c      	adds	r7, #12
 80196ae:	46bd      	mov	sp, r7
 80196b0:	bc80      	pop	{r7}
 80196b2:	4770      	bx	lr

080196b4 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80196b4:	b480      	push	{r7}
 80196b6:	b08b      	sub	sp, #44	; 0x2c
 80196b8:	af00      	add	r7, sp, #0
 80196ba:	60f8      	str	r0, [r7, #12]
 80196bc:	60b9      	str	r1, [r7, #8]
 80196be:	4611      	mov	r1, r2
 80196c0:	461a      	mov	r2, r3
 80196c2:	460b      	mov	r3, r1
 80196c4:	71fb      	strb	r3, [r7, #7]
 80196c6:	4613      	mov	r3, r2
 80196c8:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80196ca:	79fb      	ldrb	r3, [r7, #7]
 80196cc:	3304      	adds	r3, #4
 80196ce:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80196d0:	2300      	movs	r3, #0
 80196d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80196d6:	68bb      	ldr	r3, [r7, #8]
 80196d8:	2b05      	cmp	r3, #5
 80196da:	d002      	beq.n	80196e2 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80196dc:	68bb      	ldr	r3, [r7, #8]
 80196de:	2b06      	cmp	r3, #6
 80196e0:	d104      	bne.n	80196ec <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80196e2:	88bb      	ldrh	r3, [r7, #4]
 80196e4:	2b0b      	cmp	r3, #11
 80196e6:	d801      	bhi.n	80196ec <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80196e8:	230c      	movs	r3, #12
 80196ea:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80196ec:	68fb      	ldr	r3, [r7, #12]
 80196ee:	2b00      	cmp	r3, #0
 80196f0:	d105      	bne.n	80196fe <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80196f2:	68bb      	ldr	r3, [r7, #8]
 80196f4:	2b0b      	cmp	r3, #11
 80196f6:	d008      	beq.n	801970a <RadioGetLoRaTimeOnAirNumerator+0x56>
 80196f8:	68bb      	ldr	r3, [r7, #8]
 80196fa:	2b0c      	cmp	r3, #12
 80196fc:	d005      	beq.n	801970a <RadioGetLoRaTimeOnAirNumerator+0x56>
 80196fe:	68fb      	ldr	r3, [r7, #12]
 8019700:	2b01      	cmp	r3, #1
 8019702:	d105      	bne.n	8019710 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019704:	68bb      	ldr	r3, [r7, #8]
 8019706:	2b0c      	cmp	r3, #12
 8019708:	d102      	bne.n	8019710 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801970a:	2301      	movs	r3, #1
 801970c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019710:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8019714:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8019716:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801971a:	2a00      	cmp	r2, #0
 801971c:	d001      	beq.n	8019722 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801971e:	2210      	movs	r2, #16
 8019720:	e000      	b.n	8019724 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8019722:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019724:	4413      	add	r3, r2
 8019726:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8019728:	68bb      	ldr	r3, [r7, #8]
 801972a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801972c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801972e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8019732:	2a00      	cmp	r2, #0
 8019734:	d001      	beq.n	801973a <RadioGetLoRaTimeOnAirNumerator+0x86>
 8019736:	2200      	movs	r2, #0
 8019738:	e000      	b.n	801973c <RadioGetLoRaTimeOnAirNumerator+0x88>
 801973a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801973c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801973e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8019740:	68bb      	ldr	r3, [r7, #8]
 8019742:	2b06      	cmp	r3, #6
 8019744:	d803      	bhi.n	801974e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8019746:	68bb      	ldr	r3, [r7, #8]
 8019748:	009b      	lsls	r3, r3, #2
 801974a:	623b      	str	r3, [r7, #32]
 801974c:	e00e      	b.n	801976c <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801974e:	69fb      	ldr	r3, [r7, #28]
 8019750:	3308      	adds	r3, #8
 8019752:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8019754:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019758:	2b00      	cmp	r3, #0
 801975a:	d004      	beq.n	8019766 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801975c:	68bb      	ldr	r3, [r7, #8]
 801975e:	3b02      	subs	r3, #2
 8019760:	009b      	lsls	r3, r3, #2
 8019762:	623b      	str	r3, [r7, #32]
 8019764:	e002      	b.n	801976c <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8019766:	68bb      	ldr	r3, [r7, #8]
 8019768:	009b      	lsls	r3, r3, #2
 801976a:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801976c:	69fb      	ldr	r3, [r7, #28]
 801976e:	2b00      	cmp	r3, #0
 8019770:	da01      	bge.n	8019776 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8019772:	2300      	movs	r3, #0
 8019774:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8019776:	69fa      	ldr	r2, [r7, #28]
 8019778:	6a3b      	ldr	r3, [r7, #32]
 801977a:	4413      	add	r3, r2
 801977c:	1e5a      	subs	r2, r3, #1
 801977e:	6a3b      	ldr	r3, [r7, #32]
 8019780:	fb92 f3f3 	sdiv	r3, r2, r3
 8019784:	697a      	ldr	r2, [r7, #20]
 8019786:	fb03 f202 	mul.w	r2, r3, r2
 801978a:	88bb      	ldrh	r3, [r7, #4]
 801978c:	4413      	add	r3, r2
    int32_t intermediate =
 801978e:	330c      	adds	r3, #12
 8019790:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8019792:	68bb      	ldr	r3, [r7, #8]
 8019794:	2b06      	cmp	r3, #6
 8019796:	d802      	bhi.n	801979e <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8019798:	69bb      	ldr	r3, [r7, #24]
 801979a:	3302      	adds	r3, #2
 801979c:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801979e:	69bb      	ldr	r3, [r7, #24]
 80197a0:	009b      	lsls	r3, r3, #2
 80197a2:	1c5a      	adds	r2, r3, #1
 80197a4:	68bb      	ldr	r3, [r7, #8]
 80197a6:	3b02      	subs	r3, #2
 80197a8:	fa02 f303 	lsl.w	r3, r2, r3
}
 80197ac:	4618      	mov	r0, r3
 80197ae:	372c      	adds	r7, #44	; 0x2c
 80197b0:	46bd      	mov	sp, r7
 80197b2:	bc80      	pop	{r7}
 80197b4:	4770      	bx	lr
	...

080197b8 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80197b8:	b580      	push	{r7, lr}
 80197ba:	b08a      	sub	sp, #40	; 0x28
 80197bc:	af04      	add	r7, sp, #16
 80197be:	60b9      	str	r1, [r7, #8]
 80197c0:	607a      	str	r2, [r7, #4]
 80197c2:	461a      	mov	r2, r3
 80197c4:	4603      	mov	r3, r0
 80197c6:	73fb      	strb	r3, [r7, #15]
 80197c8:	4613      	mov	r3, r2
 80197ca:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80197cc:	2300      	movs	r3, #0
 80197ce:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 80197d0:	2301      	movs	r3, #1
 80197d2:	613b      	str	r3, [r7, #16]

    switch( modem )
 80197d4:	7bfb      	ldrb	r3, [r7, #15]
 80197d6:	2b00      	cmp	r3, #0
 80197d8:	d002      	beq.n	80197e0 <RadioTimeOnAir+0x28>
 80197da:	2b01      	cmp	r3, #1
 80197dc:	d017      	beq.n	801980e <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 80197de:	e035      	b.n	801984c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80197e0:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 80197e4:	8c3a      	ldrh	r2, [r7, #32]
 80197e6:	7bb9      	ldrb	r1, [r7, #14]
 80197e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80197ec:	9301      	str	r3, [sp, #4]
 80197ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80197f2:	9300      	str	r3, [sp, #0]
 80197f4:	4603      	mov	r3, r0
 80197f6:	6878      	ldr	r0, [r7, #4]
 80197f8:	f7ff ff32 	bl	8019660 <RadioGetGfskTimeOnAirNumerator>
 80197fc:	4603      	mov	r3, r0
 80197fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019802:	fb02 f303 	mul.w	r3, r2, r3
 8019806:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8019808:	687b      	ldr	r3, [r7, #4]
 801980a:	613b      	str	r3, [r7, #16]
        break;
 801980c:	e01e      	b.n	801984c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801980e:	8c39      	ldrh	r1, [r7, #32]
 8019810:	7bba      	ldrb	r2, [r7, #14]
 8019812:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019816:	9302      	str	r3, [sp, #8]
 8019818:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801981c:	9301      	str	r3, [sp, #4]
 801981e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019822:	9300      	str	r3, [sp, #0]
 8019824:	460b      	mov	r3, r1
 8019826:	6879      	ldr	r1, [r7, #4]
 8019828:	68b8      	ldr	r0, [r7, #8]
 801982a:	f7ff ff43 	bl	80196b4 <RadioGetLoRaTimeOnAirNumerator>
 801982e:	4603      	mov	r3, r0
 8019830:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019834:	fb02 f303 	mul.w	r3, r2, r3
 8019838:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801983a:	4a0a      	ldr	r2, [pc, #40]	; (8019864 <RadioTimeOnAir+0xac>)
 801983c:	68bb      	ldr	r3, [r7, #8]
 801983e:	4413      	add	r3, r2
 8019840:	781b      	ldrb	r3, [r3, #0]
 8019842:	4618      	mov	r0, r3
 8019844:	f7ff feb6 	bl	80195b4 <RadioGetLoRaBandwidthInHz>
 8019848:	6138      	str	r0, [r7, #16]
        break;
 801984a:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 801984c:	697a      	ldr	r2, [r7, #20]
 801984e:	693b      	ldr	r3, [r7, #16]
 8019850:	4413      	add	r3, r2
 8019852:	1e5a      	subs	r2, r3, #1
 8019854:	693b      	ldr	r3, [r7, #16]
 8019856:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801985a:	4618      	mov	r0, r3
 801985c:	3718      	adds	r7, #24
 801985e:	46bd      	mov	sp, r7
 8019860:	bd80      	pop	{r7, pc}
 8019862:	bf00      	nop
 8019864:	0801edf4 	.word	0x0801edf4

08019868 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8019868:	b580      	push	{r7, lr}
 801986a:	b084      	sub	sp, #16
 801986c:	af00      	add	r7, sp, #0
 801986e:	6078      	str	r0, [r7, #4]
 8019870:	460b      	mov	r3, r1
 8019872:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8019874:	2300      	movs	r3, #0
 8019876:	2200      	movs	r2, #0
 8019878:	f240 2101 	movw	r1, #513	; 0x201
 801987c:	f240 2001 	movw	r0, #513	; 0x201
 8019880:	f001 fd34 	bl	801b2ec <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8019884:	4b71      	ldr	r3, [pc, #452]	; (8019a4c <RadioSend+0x1e4>)
 8019886:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801988a:	2101      	movs	r1, #1
 801988c:	4618      	mov	r0, r3
 801988e:	f002 f9d1 	bl	801bc34 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8019892:	4b6e      	ldr	r3, [pc, #440]	; (8019a4c <RadioSend+0x1e4>)
 8019894:	781b      	ldrb	r3, [r3, #0]
 8019896:	2b01      	cmp	r3, #1
 8019898:	d112      	bne.n	80198c0 <RadioSend+0x58>
 801989a:	4b6c      	ldr	r3, [pc, #432]	; (8019a4c <RadioSend+0x1e4>)
 801989c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80198a0:	2b06      	cmp	r3, #6
 80198a2:	d10d      	bne.n	80198c0 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 80198a4:	f640 0089 	movw	r0, #2185	; 0x889
 80198a8:	f002 f8e4 	bl	801ba74 <SUBGRF_ReadRegister>
 80198ac:	4603      	mov	r3, r0
 80198ae:	f023 0304 	bic.w	r3, r3, #4
 80198b2:	b2db      	uxtb	r3, r3
 80198b4:	4619      	mov	r1, r3
 80198b6:	f640 0089 	movw	r0, #2185	; 0x889
 80198ba:	f002 f8c7 	bl	801ba4c <SUBGRF_WriteRegister>
 80198be:	e00c      	b.n	80198da <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 80198c0:	f640 0089 	movw	r0, #2185	; 0x889
 80198c4:	f002 f8d6 	bl	801ba74 <SUBGRF_ReadRegister>
 80198c8:	4603      	mov	r3, r0
 80198ca:	f043 0304 	orr.w	r3, r3, #4
 80198ce:	b2db      	uxtb	r3, r3
 80198d0:	4619      	mov	r1, r3
 80198d2:	f640 0089 	movw	r0, #2185	; 0x889
 80198d6:	f002 f8b9 	bl	801ba4c <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch( SubgRf.Modem )
 80198da:	4b5c      	ldr	r3, [pc, #368]	; (8019a4c <RadioSend+0x1e4>)
 80198dc:	781b      	ldrb	r3, [r3, #0]
 80198de:	2b04      	cmp	r3, #4
 80198e0:	f200 80a7 	bhi.w	8019a32 <RadioSend+0x1ca>
 80198e4:	a201      	add	r2, pc, #4	; (adr r2, 80198ec <RadioSend+0x84>)
 80198e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80198ea:	bf00      	nop
 80198ec:	0801991b 	.word	0x0801991b
 80198f0:	08019901 	.word	0x08019901
 80198f4:	0801991b 	.word	0x0801991b
 80198f8:	0801997b 	.word	0x0801997b
 80198fc:	0801999b 	.word	0x0801999b
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8019900:	4a52      	ldr	r2, [pc, #328]	; (8019a4c <RadioSend+0x1e4>)
 8019902:	78fb      	ldrb	r3, [r7, #3]
 8019904:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019906:	4852      	ldr	r0, [pc, #328]	; (8019a50 <RadioSend+0x1e8>)
 8019908:	f001 ff58 	bl	801b7bc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801990c:	78fb      	ldrb	r3, [r7, #3]
 801990e:	2200      	movs	r2, #0
 8019910:	4619      	mov	r1, r3
 8019912:	6878      	ldr	r0, [r7, #4]
 8019914:	f001 fa0c 	bl	801ad30 <SUBGRF_SendPayload>
            break;
 8019918:	e08c      	b.n	8019a34 <RadioSend+0x1cc>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801991a:	f002 fb74 	bl	801c006 <RFW_Is_Init>
 801991e:	4603      	mov	r3, r0
 8019920:	2b01      	cmp	r3, #1
 8019922:	d11d      	bne.n	8019960 <RadioSend+0xf8>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8019924:	f107 020d 	add.w	r2, r7, #13
 8019928:	78fb      	ldrb	r3, [r7, #3]
 801992a:	4619      	mov	r1, r3
 801992c:	6878      	ldr	r0, [r7, #4]
 801992e:	f002 fb82 	bl	801c036 <RFW_TransmitInit>
 8019932:	4603      	mov	r3, r0
 8019934:	2b00      	cmp	r3, #0
 8019936:	d10c      	bne.n	8019952 <RadioSend+0xea>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8019938:	7b7a      	ldrb	r2, [r7, #13]
 801993a:	4b44      	ldr	r3, [pc, #272]	; (8019a4c <RadioSend+0x1e4>)
 801993c:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801993e:	4844      	ldr	r0, [pc, #272]	; (8019a50 <RadioSend+0x1e8>)
 8019940:	f001 ff3c 	bl	801b7bc <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8019944:	7b7b      	ldrb	r3, [r7, #13]
 8019946:	2200      	movs	r2, #0
 8019948:	4619      	mov	r1, r3
 801994a:	6878      	ldr	r0, [r7, #4]
 801994c:	f001 f9f0 	bl	801ad30 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8019950:	e070      	b.n	8019a34 <RadioSend+0x1cc>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 8019952:	4b40      	ldr	r3, [pc, #256]	; (8019a54 <RadioSend+0x1ec>)
 8019954:	2201      	movs	r2, #1
 8019956:	2100      	movs	r1, #0
 8019958:	2002      	movs	r0, #2
 801995a:	f003 fb53 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
 801995e:	e072      	b.n	8019a46 <RadioSend+0x1de>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8019960:	4a3a      	ldr	r2, [pc, #232]	; (8019a4c <RadioSend+0x1e4>)
 8019962:	78fb      	ldrb	r3, [r7, #3]
 8019964:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019966:	483a      	ldr	r0, [pc, #232]	; (8019a50 <RadioSend+0x1e8>)
 8019968:	f001 ff28 	bl	801b7bc <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 801996c:	78fb      	ldrb	r3, [r7, #3]
 801996e:	2200      	movs	r2, #0
 8019970:	4619      	mov	r1, r3
 8019972:	6878      	ldr	r0, [r7, #4]
 8019974:	f001 f9dc 	bl	801ad30 <SUBGRF_SendPayload>
            break;
 8019978:	e05c      	b.n	8019a34 <RadioSend+0x1cc>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801997a:	4b34      	ldr	r3, [pc, #208]	; (8019a4c <RadioSend+0x1e4>)
 801997c:	2202      	movs	r2, #2
 801997e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8019980:	4a32      	ldr	r2, [pc, #200]	; (8019a4c <RadioSend+0x1e4>)
 8019982:	78fb      	ldrb	r3, [r7, #3]
 8019984:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019986:	4832      	ldr	r0, [pc, #200]	; (8019a50 <RadioSend+0x1e8>)
 8019988:	f001 ff18 	bl	801b7bc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801998c:	78fb      	ldrb	r3, [r7, #3]
 801998e:	2200      	movs	r2, #0
 8019990:	4619      	mov	r1, r3
 8019992:	6878      	ldr	r0, [r7, #4]
 8019994:	f001 f9cc 	bl	801ad30 <SUBGRF_SendPayload>
            break;
 8019998:	e04c      	b.n	8019a34 <RadioSend+0x1cc>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801999a:	78fb      	ldrb	r3, [r7, #3]
 801999c:	461a      	mov	r2, r3
 801999e:	6879      	ldr	r1, [r7, #4]
 80199a0:	482d      	ldr	r0, [pc, #180]	; (8019a58 <RadioSend+0x1f0>)
 80199a2:	f000 fcbc 	bl	801a31e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80199a6:	4b29      	ldr	r3, [pc, #164]	; (8019a4c <RadioSend+0x1e4>)
 80199a8:	2202      	movs	r2, #2
 80199aa:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 80199ac:	78fb      	ldrb	r3, [r7, #3]
 80199ae:	3301      	adds	r3, #1
 80199b0:	b2da      	uxtb	r2, r3
 80199b2:	4b26      	ldr	r3, [pc, #152]	; (8019a4c <RadioSend+0x1e4>)
 80199b4:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80199b6:	4826      	ldr	r0, [pc, #152]	; (8019a50 <RadioSend+0x1e8>)
 80199b8:	f001 ff00 	bl	801b7bc <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 80199bc:	2100      	movs	r1, #0
 80199be:	20f1      	movs	r0, #241	; 0xf1
 80199c0:	f000 f95d 	bl	8019c7e <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 80199c4:	2100      	movs	r1, #0
 80199c6:	20f0      	movs	r0, #240	; 0xf0
 80199c8:	f000 f959 	bl	8019c7e <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 80199cc:	4b1f      	ldr	r3, [pc, #124]	; (8019a4c <RadioSend+0x1e4>)
 80199ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80199d0:	2b64      	cmp	r3, #100	; 0x64
 80199d2:	d108      	bne.n	80199e6 <RadioSend+0x17e>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 80199d4:	2170      	movs	r1, #112	; 0x70
 80199d6:	20f3      	movs	r0, #243	; 0xf3
 80199d8:	f000 f951 	bl	8019c7e <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 80199dc:	211d      	movs	r1, #29
 80199de:	20f2      	movs	r0, #242	; 0xf2
 80199e0:	f000 f94d 	bl	8019c7e <RadioWrite>
 80199e4:	e007      	b.n	80199f6 <RadioSend+0x18e>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 80199e6:	21e1      	movs	r1, #225	; 0xe1
 80199e8:	20f3      	movs	r0, #243	; 0xf3
 80199ea:	f000 f948 	bl	8019c7e <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 80199ee:	2104      	movs	r1, #4
 80199f0:	20f2      	movs	r0, #242	; 0xf2
 80199f2:	f000 f944 	bl	8019c7e <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 80199f6:	78fb      	ldrb	r3, [r7, #3]
 80199f8:	b29b      	uxth	r3, r3
 80199fa:	00db      	lsls	r3, r3, #3
 80199fc:	b29b      	uxth	r3, r3
 80199fe:	3302      	adds	r3, #2
 8019a00:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8019a02:	89fb      	ldrh	r3, [r7, #14]
 8019a04:	0a1b      	lsrs	r3, r3, #8
 8019a06:	b29b      	uxth	r3, r3
 8019a08:	b2db      	uxtb	r3, r3
 8019a0a:	4619      	mov	r1, r3
 8019a0c:	20f4      	movs	r0, #244	; 0xf4
 8019a0e:	f000 f936 	bl	8019c7e <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8019a12:	89fb      	ldrh	r3, [r7, #14]
 8019a14:	b2db      	uxtb	r3, r3
 8019a16:	4619      	mov	r1, r3
 8019a18:	20f5      	movs	r0, #245	; 0xf5
 8019a1a:	f000 f930 	bl	8019c7e <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8019a1e:	78fb      	ldrb	r3, [r7, #3]
 8019a20:	3301      	adds	r3, #1
 8019a22:	b2db      	uxtb	r3, r3
 8019a24:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8019a28:	4619      	mov	r1, r3
 8019a2a:	480b      	ldr	r0, [pc, #44]	; (8019a58 <RadioSend+0x1f0>)
 8019a2c:	f001 f980 	bl	801ad30 <SUBGRF_SendPayload>
            break;
 8019a30:	e000      	b.n	8019a34 <RadioSend+0x1cc>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019a32:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8019a34:	4b05      	ldr	r3, [pc, #20]	; (8019a4c <RadioSend+0x1e4>)
 8019a36:	685b      	ldr	r3, [r3, #4]
 8019a38:	4619      	mov	r1, r3
 8019a3a:	4808      	ldr	r0, [pc, #32]	; (8019a5c <RadioSend+0x1f4>)
 8019a3c:	f003 f948 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019a40:	4806      	ldr	r0, [pc, #24]	; (8019a5c <RadioSend+0x1f4>)
 8019a42:	f003 f867 	bl	801cb14 <UTIL_TIMER_Start>
}
 8019a46:	3710      	adds	r7, #16
 8019a48:	46bd      	mov	sp, r7
 8019a4a:	bd80      	pop	{r7, pc}
 8019a4c:	20001ba8 	.word	0x20001ba8
 8019a50:	20001bb6 	.word	0x20001bb6
 8019a54:	0801e79c 	.word	0x0801e79c
 8019a58:	20001aa4 	.word	0x20001aa4
 8019a5c:	20001c04 	.word	0x20001c04

08019a60 <RadioSleep>:

static void RadioSleep( void )
{
 8019a60:	b580      	push	{r7, lr}
 8019a62:	b082      	sub	sp, #8
 8019a64:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8019a66:	2300      	movs	r3, #0
 8019a68:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8019a6a:	793b      	ldrb	r3, [r7, #4]
 8019a6c:	f043 0304 	orr.w	r3, r3, #4
 8019a70:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8019a72:	7938      	ldrb	r0, [r7, #4]
 8019a74:	f001 fa38 	bl	801aee8 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8019a78:	2002      	movs	r0, #2
 8019a7a:	f7e8 f98f 	bl	8001d9c <HAL_Delay>
}
 8019a7e:	bf00      	nop
 8019a80:	3708      	adds	r7, #8
 8019a82:	46bd      	mov	sp, r7
 8019a84:	bd80      	pop	{r7, pc}

08019a86 <RadioStandby>:

static void RadioStandby( void )
{
 8019a86:	b580      	push	{r7, lr}
 8019a88:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8019a8a:	2000      	movs	r0, #0
 8019a8c:	f001 fa5e 	bl	801af4c <SUBGRF_SetStandby>
}
 8019a90:	bf00      	nop
 8019a92:	bd80      	pop	{r7, pc}

08019a94 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8019a94:	b580      	push	{r7, lr}
 8019a96:	b082      	sub	sp, #8
 8019a98:	af00      	add	r7, sp, #0
 8019a9a:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init( ) )
 8019a9c:	f002 fab3 	bl	801c006 <RFW_Is_Init>
 8019aa0:	4603      	mov	r3, r0
 8019aa2:	2b01      	cmp	r3, #1
 8019aa4:	d102      	bne.n	8019aac <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8019aa6:	f002 fad6 	bl	801c056 <RFW_ReceiveInit>
 8019aaa:	e007      	b.n	8019abc <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019aac:	2300      	movs	r3, #0
 8019aae:	2200      	movs	r2, #0
 8019ab0:	f240 2162 	movw	r1, #610	; 0x262
 8019ab4:	f240 2062 	movw	r0, #610	; 0x262
 8019ab8:	f001 fc18 	bl	801b2ec <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8019abc:	687b      	ldr	r3, [r7, #4]
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d006      	beq.n	8019ad0 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019ac2:	6879      	ldr	r1, [r7, #4]
 8019ac4:	4811      	ldr	r0, [pc, #68]	; (8019b0c <RadioRx+0x78>)
 8019ac6:	f003 f903 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019aca:	4810      	ldr	r0, [pc, #64]	; (8019b0c <RadioRx+0x78>)
 8019acc:	f003 f822 	bl	801cb14 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019ad0:	4b0f      	ldr	r3, [pc, #60]	; (8019b10 <RadioRx+0x7c>)
 8019ad2:	2200      	movs	r2, #0
 8019ad4:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019ad6:	4b0e      	ldr	r3, [pc, #56]	; (8019b10 <RadioRx+0x7c>)
 8019ad8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019adc:	2100      	movs	r1, #0
 8019ade:	4618      	mov	r0, r3
 8019ae0:	f002 f8a8 	bl	801bc34 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8019ae4:	4b0a      	ldr	r3, [pc, #40]	; (8019b10 <RadioRx+0x7c>)
 8019ae6:	785b      	ldrb	r3, [r3, #1]
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	d004      	beq.n	8019af6 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019aec:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8019af0:	f001 fa68 	bl	801afc4 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8019af4:	e005      	b.n	8019b02 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8019af6:	4b06      	ldr	r3, [pc, #24]	; (8019b10 <RadioRx+0x7c>)
 8019af8:	689b      	ldr	r3, [r3, #8]
 8019afa:	019b      	lsls	r3, r3, #6
 8019afc:	4618      	mov	r0, r3
 8019afe:	f001 fa61 	bl	801afc4 <SUBGRF_SetRx>
}
 8019b02:	bf00      	nop
 8019b04:	3708      	adds	r7, #8
 8019b06:	46bd      	mov	sp, r7
 8019b08:	bd80      	pop	{r7, pc}
 8019b0a:	bf00      	nop
 8019b0c:	20001c1c 	.word	0x20001c1c
 8019b10:	20001ba8 	.word	0x20001ba8

08019b14 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8019b14:	b580      	push	{r7, lr}
 8019b16:	b082      	sub	sp, #8
 8019b18:	af00      	add	r7, sp, #0
 8019b1a:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init() )
 8019b1c:	f002 fa73 	bl	801c006 <RFW_Is_Init>
 8019b20:	4603      	mov	r3, r0
 8019b22:	2b01      	cmp	r3, #1
 8019b24:	d102      	bne.n	8019b2c <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8019b26:	f002 fa96 	bl	801c056 <RFW_ReceiveInit>
 8019b2a:	e007      	b.n	8019b3c <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019b2c:	2300      	movs	r3, #0
 8019b2e:	2200      	movs	r2, #0
 8019b30:	f240 2162 	movw	r1, #610	; 0x262
 8019b34:	f240 2062 	movw	r0, #610	; 0x262
 8019b38:	f001 fbd8 	bl	801b2ec <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8019b3c:	687b      	ldr	r3, [r7, #4]
 8019b3e:	2b00      	cmp	r3, #0
 8019b40:	d006      	beq.n	8019b50 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019b42:	6879      	ldr	r1, [r7, #4]
 8019b44:	4811      	ldr	r0, [pc, #68]	; (8019b8c <RadioRxBoosted+0x78>)
 8019b46:	f003 f8c3 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019b4a:	4810      	ldr	r0, [pc, #64]	; (8019b8c <RadioRxBoosted+0x78>)
 8019b4c:	f002 ffe2 	bl	801cb14 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019b50:	4b0f      	ldr	r3, [pc, #60]	; (8019b90 <RadioRxBoosted+0x7c>)
 8019b52:	2200      	movs	r2, #0
 8019b54:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019b56:	4b0e      	ldr	r3, [pc, #56]	; (8019b90 <RadioRxBoosted+0x7c>)
 8019b58:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019b5c:	2100      	movs	r1, #0
 8019b5e:	4618      	mov	r0, r3
 8019b60:	f002 f868 	bl	801bc34 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8019b64:	4b0a      	ldr	r3, [pc, #40]	; (8019b90 <RadioRxBoosted+0x7c>)
 8019b66:	785b      	ldrb	r3, [r3, #1]
 8019b68:	2b00      	cmp	r3, #0
 8019b6a:	d004      	beq.n	8019b76 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8019b6c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8019b70:	f001 fa48 	bl	801b004 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8019b74:	e005      	b.n	8019b82 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8019b76:	4b06      	ldr	r3, [pc, #24]	; (8019b90 <RadioRxBoosted+0x7c>)
 8019b78:	689b      	ldr	r3, [r3, #8]
 8019b7a:	019b      	lsls	r3, r3, #6
 8019b7c:	4618      	mov	r0, r3
 8019b7e:	f001 fa41 	bl	801b004 <SUBGRF_SetRxBoosted>
}
 8019b82:	bf00      	nop
 8019b84:	3708      	adds	r7, #8
 8019b86:	46bd      	mov	sp, r7
 8019b88:	bd80      	pop	{r7, pc}
 8019b8a:	bf00      	nop
 8019b8c:	20001c1c 	.word	0x20001c1c
 8019b90:	20001ba8 	.word	0x20001ba8

08019b94 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8019b94:	b580      	push	{r7, lr}
 8019b96:	b082      	sub	sp, #8
 8019b98:	af00      	add	r7, sp, #0
 8019b9a:	6078      	str	r0, [r7, #4]
 8019b9c:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	005a      	lsls	r2, r3, #1
 8019ba2:	683b      	ldr	r3, [r7, #0]
 8019ba4:	4413      	add	r3, r2
 8019ba6:	4a0c      	ldr	r2, [pc, #48]	; (8019bd8 <RadioSetRxDutyCycle+0x44>)
 8019ba8:	6593      	str	r3, [r2, #88]	; 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8019baa:	2300      	movs	r3, #0
 8019bac:	2200      	movs	r2, #0
 8019bae:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8019bb2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8019bb6:	f001 fb99 	bl	801b2ec <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019bba:	4b07      	ldr	r3, [pc, #28]	; (8019bd8 <RadioSetRxDutyCycle+0x44>)
 8019bbc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019bc0:	2100      	movs	r1, #0
 8019bc2:	4618      	mov	r0, r3
 8019bc4:	f002 f836 	bl	801bc34 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8019bc8:	6839      	ldr	r1, [r7, #0]
 8019bca:	6878      	ldr	r0, [r7, #4]
 8019bcc:	f001 fa3e 	bl	801b04c <SUBGRF_SetRxDutyCycle>
}
 8019bd0:	bf00      	nop
 8019bd2:	3708      	adds	r7, #8
 8019bd4:	46bd      	mov	sp, r7
 8019bd6:	bd80      	pop	{r7, pc}
 8019bd8:	20001ba8 	.word	0x20001ba8

08019bdc <RadioStartCad>:

static void RadioStartCad( void )
{
 8019bdc:	b580      	push	{r7, lr}
 8019bde:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019be0:	4b09      	ldr	r3, [pc, #36]	; (8019c08 <RadioStartCad+0x2c>)
 8019be2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8019be6:	2100      	movs	r1, #0
 8019be8:	4618      	mov	r0, r3
 8019bea:	f002 f823 	bl	801bc34 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8019bee:	2300      	movs	r3, #0
 8019bf0:	2200      	movs	r2, #0
 8019bf2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8019bf6:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8019bfa:	f001 fb77 	bl	801b2ec <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8019bfe:	f001 fa51 	bl	801b0a4 <SUBGRF_SetCad>
}
 8019c02:	bf00      	nop
 8019c04:	bd80      	pop	{r7, pc}
 8019c06:	bf00      	nop
 8019c08:	20001ba8 	.word	0x20001ba8

08019c0c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8019c0c:	b580      	push	{r7, lr}
 8019c0e:	b084      	sub	sp, #16
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	6078      	str	r0, [r7, #4]
 8019c14:	460b      	mov	r3, r1
 8019c16:	70fb      	strb	r3, [r7, #3]
 8019c18:	4613      	mov	r3, r2
 8019c1a:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 8019c1c:	883b      	ldrh	r3, [r7, #0]
 8019c1e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8019c22:	fb02 f303 	mul.w	r3, r2, r3
 8019c26:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8019c28:	6878      	ldr	r0, [r7, #4]
 8019c2a:	f001 fbbb 	bl	801b3a4 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8019c2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019c32:	4618      	mov	r0, r3
 8019c34:	f002 f826 	bl	801bc84 <SUBGRF_SetRfTxPower>
 8019c38:	4603      	mov	r3, r0
 8019c3a:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8019c3c:	7afb      	ldrb	r3, [r7, #11]
 8019c3e:	2101      	movs	r1, #1
 8019c40:	4618      	mov	r0, r3
 8019c42:	f001 fff7 	bl	801bc34 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8019c46:	f001 fa3b 	bl	801b0c0 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8019c4a:	68f9      	ldr	r1, [r7, #12]
 8019c4c:	4804      	ldr	r0, [pc, #16]	; (8019c60 <RadioSetTxContinuousWave+0x54>)
 8019c4e:	f003 f83f 	bl	801ccd0 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019c52:	4803      	ldr	r0, [pc, #12]	; (8019c60 <RadioSetTxContinuousWave+0x54>)
 8019c54:	f002 ff5e 	bl	801cb14 <UTIL_TIMER_Start>
}
 8019c58:	bf00      	nop
 8019c5a:	3710      	adds	r7, #16
 8019c5c:	46bd      	mov	sp, r7
 8019c5e:	bd80      	pop	{r7, pc}
 8019c60:	20001c04 	.word	0x20001c04

08019c64 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8019c64:	b580      	push	{r7, lr}
 8019c66:	b082      	sub	sp, #8
 8019c68:	af00      	add	r7, sp, #0
 8019c6a:	4603      	mov	r3, r0
 8019c6c:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8019c6e:	f001 fe5a 	bl	801b926 <SUBGRF_GetRssiInst>
 8019c72:	4603      	mov	r3, r0
 8019c74:	b21b      	sxth	r3, r3
}
 8019c76:	4618      	mov	r0, r3
 8019c78:	3708      	adds	r7, #8
 8019c7a:	46bd      	mov	sp, r7
 8019c7c:	bd80      	pop	{r7, pc}

08019c7e <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8019c7e:	b580      	push	{r7, lr}
 8019c80:	b082      	sub	sp, #8
 8019c82:	af00      	add	r7, sp, #0
 8019c84:	4603      	mov	r3, r0
 8019c86:	460a      	mov	r2, r1
 8019c88:	80fb      	strh	r3, [r7, #6]
 8019c8a:	4613      	mov	r3, r2
 8019c8c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8019c8e:	797a      	ldrb	r2, [r7, #5]
 8019c90:	88fb      	ldrh	r3, [r7, #6]
 8019c92:	4611      	mov	r1, r2
 8019c94:	4618      	mov	r0, r3
 8019c96:	f001 fed9 	bl	801ba4c <SUBGRF_WriteRegister>
}
 8019c9a:	bf00      	nop
 8019c9c:	3708      	adds	r7, #8
 8019c9e:	46bd      	mov	sp, r7
 8019ca0:	bd80      	pop	{r7, pc}

08019ca2 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8019ca2:	b580      	push	{r7, lr}
 8019ca4:	b082      	sub	sp, #8
 8019ca6:	af00      	add	r7, sp, #0
 8019ca8:	4603      	mov	r3, r0
 8019caa:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8019cac:	88fb      	ldrh	r3, [r7, #6]
 8019cae:	4618      	mov	r0, r3
 8019cb0:	f001 fee0 	bl	801ba74 <SUBGRF_ReadRegister>
 8019cb4:	4603      	mov	r3, r0
}
 8019cb6:	4618      	mov	r0, r3
 8019cb8:	3708      	adds	r7, #8
 8019cba:	46bd      	mov	sp, r7
 8019cbc:	bd80      	pop	{r7, pc}

08019cbe <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019cbe:	b580      	push	{r7, lr}
 8019cc0:	b082      	sub	sp, #8
 8019cc2:	af00      	add	r7, sp, #0
 8019cc4:	4603      	mov	r3, r0
 8019cc6:	6039      	str	r1, [r7, #0]
 8019cc8:	80fb      	strh	r3, [r7, #6]
 8019cca:	4613      	mov	r3, r2
 8019ccc:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8019cce:	797b      	ldrb	r3, [r7, #5]
 8019cd0:	b29a      	uxth	r2, r3
 8019cd2:	88fb      	ldrh	r3, [r7, #6]
 8019cd4:	6839      	ldr	r1, [r7, #0]
 8019cd6:	4618      	mov	r0, r3
 8019cd8:	f001 fee0 	bl	801ba9c <SUBGRF_WriteRegisters>
}
 8019cdc:	bf00      	nop
 8019cde:	3708      	adds	r7, #8
 8019ce0:	46bd      	mov	sp, r7
 8019ce2:	bd80      	pop	{r7, pc}

08019ce4 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8019ce4:	b580      	push	{r7, lr}
 8019ce6:	b082      	sub	sp, #8
 8019ce8:	af00      	add	r7, sp, #0
 8019cea:	4603      	mov	r3, r0
 8019cec:	6039      	str	r1, [r7, #0]
 8019cee:	80fb      	strh	r3, [r7, #6]
 8019cf0:	4613      	mov	r3, r2
 8019cf2:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8019cf4:	797b      	ldrb	r3, [r7, #5]
 8019cf6:	b29a      	uxth	r2, r3
 8019cf8:	88fb      	ldrh	r3, [r7, #6]
 8019cfa:	6839      	ldr	r1, [r7, #0]
 8019cfc:	4618      	mov	r0, r3
 8019cfe:	f001 feef 	bl	801bae0 <SUBGRF_ReadRegisters>
}
 8019d02:	bf00      	nop
 8019d04:	3708      	adds	r7, #8
 8019d06:	46bd      	mov	sp, r7
 8019d08:	bd80      	pop	{r7, pc}
	...

08019d0c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8019d0c:	b580      	push	{r7, lr}
 8019d0e:	b082      	sub	sp, #8
 8019d10:	af00      	add	r7, sp, #0
 8019d12:	4603      	mov	r3, r0
 8019d14:	460a      	mov	r2, r1
 8019d16:	71fb      	strb	r3, [r7, #7]
 8019d18:	4613      	mov	r3, r2
 8019d1a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8019d1c:	79fb      	ldrb	r3, [r7, #7]
 8019d1e:	2b01      	cmp	r3, #1
 8019d20:	d10a      	bne.n	8019d38 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8019d22:	4a0e      	ldr	r2, [pc, #56]	; (8019d5c <RadioSetMaxPayloadLength+0x50>)
 8019d24:	79bb      	ldrb	r3, [r7, #6]
 8019d26:	7013      	strb	r3, [r2, #0]
 8019d28:	4b0c      	ldr	r3, [pc, #48]	; (8019d5c <RadioSetMaxPayloadLength+0x50>)
 8019d2a:	781a      	ldrb	r2, [r3, #0]
 8019d2c:	4b0c      	ldr	r3, [pc, #48]	; (8019d60 <RadioSetMaxPayloadLength+0x54>)
 8019d2e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019d30:	480c      	ldr	r0, [pc, #48]	; (8019d64 <RadioSetMaxPayloadLength+0x58>)
 8019d32:	f001 fd43 	bl	801b7bc <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8019d36:	e00d      	b.n	8019d54 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8019d38:	4b09      	ldr	r3, [pc, #36]	; (8019d60 <RadioSetMaxPayloadLength+0x54>)
 8019d3a:	7d5b      	ldrb	r3, [r3, #21]
 8019d3c:	2b01      	cmp	r3, #1
 8019d3e:	d109      	bne.n	8019d54 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8019d40:	4a06      	ldr	r2, [pc, #24]	; (8019d5c <RadioSetMaxPayloadLength+0x50>)
 8019d42:	79bb      	ldrb	r3, [r7, #6]
 8019d44:	7013      	strb	r3, [r2, #0]
 8019d46:	4b05      	ldr	r3, [pc, #20]	; (8019d5c <RadioSetMaxPayloadLength+0x50>)
 8019d48:	781a      	ldrb	r2, [r3, #0]
 8019d4a:	4b05      	ldr	r3, [pc, #20]	; (8019d60 <RadioSetMaxPayloadLength+0x54>)
 8019d4c:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019d4e:	4805      	ldr	r0, [pc, #20]	; (8019d64 <RadioSetMaxPayloadLength+0x58>)
 8019d50:	f001 fd34 	bl	801b7bc <SUBGRF_SetPacketParams>
}
 8019d54:	bf00      	nop
 8019d56:	3708      	adds	r7, #8
 8019d58:	46bd      	mov	sp, r7
 8019d5a:	bd80      	pop	{r7, pc}
 8019d5c:	20000144 	.word	0x20000144
 8019d60:	20001ba8 	.word	0x20001ba8
 8019d64:	20001bb6 	.word	0x20001bb6

08019d68 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8019d68:	b580      	push	{r7, lr}
 8019d6a:	b082      	sub	sp, #8
 8019d6c:	af00      	add	r7, sp, #0
 8019d6e:	4603      	mov	r3, r0
 8019d70:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8019d72:	4a13      	ldr	r2, [pc, #76]	; (8019dc0 <RadioSetPublicNetwork+0x58>)
 8019d74:	79fb      	ldrb	r3, [r7, #7]
 8019d76:	7313      	strb	r3, [r2, #12]
 8019d78:	4b11      	ldr	r3, [pc, #68]	; (8019dc0 <RadioSetPublicNetwork+0x58>)
 8019d7a:	7b1a      	ldrb	r2, [r3, #12]
 8019d7c:	4b10      	ldr	r3, [pc, #64]	; (8019dc0 <RadioSetPublicNetwork+0x58>)
 8019d7e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8019d80:	2001      	movs	r0, #1
 8019d82:	f7ff f82d 	bl	8018de0 <RadioSetModem>
    if( enable == true )
 8019d86:	79fb      	ldrb	r3, [r7, #7]
 8019d88:	2b00      	cmp	r3, #0
 8019d8a:	d00a      	beq.n	8019da2 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8019d8c:	2134      	movs	r1, #52	; 0x34
 8019d8e:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8019d92:	f001 fe5b 	bl	801ba4c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8019d96:	2144      	movs	r1, #68	; 0x44
 8019d98:	f240 7041 	movw	r0, #1857	; 0x741
 8019d9c:	f001 fe56 	bl	801ba4c <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8019da0:	e009      	b.n	8019db6 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8019da2:	2114      	movs	r1, #20
 8019da4:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8019da8:	f001 fe50 	bl	801ba4c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8019dac:	2124      	movs	r1, #36	; 0x24
 8019dae:	f240 7041 	movw	r0, #1857	; 0x741
 8019db2:	f001 fe4b 	bl	801ba4c <SUBGRF_WriteRegister>
}
 8019db6:	bf00      	nop
 8019db8:	3708      	adds	r7, #8
 8019dba:	46bd      	mov	sp, r7
 8019dbc:	bd80      	pop	{r7, pc}
 8019dbe:	bf00      	nop
 8019dc0:	20001ba8 	.word	0x20001ba8

08019dc4 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8019dc4:	b580      	push	{r7, lr}
 8019dc6:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8019dc8:	f001 ff90 	bl	801bcec <SUBGRF_GetRadioWakeUpTime>
 8019dcc:	4603      	mov	r3, r0
 8019dce:	3303      	adds	r3, #3
}
 8019dd0:	4618      	mov	r0, r3
 8019dd2:	bd80      	pop	{r7, pc}

08019dd4 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8019dd4:	b580      	push	{r7, lr}
 8019dd6:	b082      	sub	sp, #8
 8019dd8:	af00      	add	r7, sp, #0
 8019dda:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8019ddc:	f000 f80e 	bl	8019dfc <RadioOnTxTimeoutProcess>
}
 8019de0:	bf00      	nop
 8019de2:	3708      	adds	r7, #8
 8019de4:	46bd      	mov	sp, r7
 8019de6:	bd80      	pop	{r7, pc}

08019de8 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8019de8:	b580      	push	{r7, lr}
 8019dea:	b082      	sub	sp, #8
 8019dec:	af00      	add	r7, sp, #0
 8019dee:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8019df0:	f000 f818 	bl	8019e24 <RadioOnRxTimeoutProcess>
}
 8019df4:	bf00      	nop
 8019df6:	3708      	adds	r7, #8
 8019df8:	46bd      	mov	sp, r7
 8019dfa:	bd80      	pop	{r7, pc}

08019dfc <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8019dfc:	b580      	push	{r7, lr}
 8019dfe:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8019e00:	4b07      	ldr	r3, [pc, #28]	; (8019e20 <RadioOnTxTimeoutProcess+0x24>)
 8019e02:	681b      	ldr	r3, [r3, #0]
 8019e04:	2b00      	cmp	r3, #0
 8019e06:	d008      	beq.n	8019e1a <RadioOnTxTimeoutProcess+0x1e>
 8019e08:	4b05      	ldr	r3, [pc, #20]	; (8019e20 <RadioOnTxTimeoutProcess+0x24>)
 8019e0a:	681b      	ldr	r3, [r3, #0]
 8019e0c:	685b      	ldr	r3, [r3, #4]
 8019e0e:	2b00      	cmp	r3, #0
 8019e10:	d003      	beq.n	8019e1a <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8019e12:	4b03      	ldr	r3, [pc, #12]	; (8019e20 <RadioOnTxTimeoutProcess+0x24>)
 8019e14:	681b      	ldr	r3, [r3, #0]
 8019e16:	685b      	ldr	r3, [r3, #4]
 8019e18:	4798      	blx	r3
    }
}
 8019e1a:	bf00      	nop
 8019e1c:	bd80      	pop	{r7, pc}
 8019e1e:	bf00      	nop
 8019e20:	20001ba4 	.word	0x20001ba4

08019e24 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8019e24:	b580      	push	{r7, lr}
 8019e26:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8019e28:	4b07      	ldr	r3, [pc, #28]	; (8019e48 <RadioOnRxTimeoutProcess+0x24>)
 8019e2a:	681b      	ldr	r3, [r3, #0]
 8019e2c:	2b00      	cmp	r3, #0
 8019e2e:	d008      	beq.n	8019e42 <RadioOnRxTimeoutProcess+0x1e>
 8019e30:	4b05      	ldr	r3, [pc, #20]	; (8019e48 <RadioOnRxTimeoutProcess+0x24>)
 8019e32:	681b      	ldr	r3, [r3, #0]
 8019e34:	68db      	ldr	r3, [r3, #12]
 8019e36:	2b00      	cmp	r3, #0
 8019e38:	d003      	beq.n	8019e42 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8019e3a:	4b03      	ldr	r3, [pc, #12]	; (8019e48 <RadioOnRxTimeoutProcess+0x24>)
 8019e3c:	681b      	ldr	r3, [r3, #0]
 8019e3e:	68db      	ldr	r3, [r3, #12]
 8019e40:	4798      	blx	r3
    }
}
 8019e42:	bf00      	nop
 8019e44:	bd80      	pop	{r7, pc}
 8019e46:	bf00      	nop
 8019e48:	20001ba4 	.word	0x20001ba4

08019e4c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8019e4c:	b580      	push	{r7, lr}
 8019e4e:	b082      	sub	sp, #8
 8019e50:	af00      	add	r7, sp, #0
 8019e52:	4603      	mov	r3, r0
 8019e54:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8019e56:	4a05      	ldr	r2, [pc, #20]	; (8019e6c <RadioOnDioIrq+0x20>)
 8019e58:	88fb      	ldrh	r3, [r7, #6]
 8019e5a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 8019e5e:	f000 f807 	bl	8019e70 <RadioIrqProcess>
}
 8019e62:	bf00      	nop
 8019e64:	3708      	adds	r7, #8
 8019e66:	46bd      	mov	sp, r7
 8019e68:	bd80      	pop	{r7, pc}
 8019e6a:	bf00      	nop
 8019e6c:	20001ba8 	.word	0x20001ba8

08019e70 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8019e70:	b590      	push	{r4, r7, lr}
 8019e72:	b083      	sub	sp, #12
 8019e74:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8019e76:	2300      	movs	r3, #0
 8019e78:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8019e7a:	2300      	movs	r3, #0
 8019e7c:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8019e7e:	4ba8      	ldr	r3, [pc, #672]	; (801a120 <RadioIrqProcess+0x2b0>)
 8019e80:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8019e84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019e88:	f000 810c 	beq.w	801a0a4 <RadioIrqProcess+0x234>
 8019e8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019e90:	f300 81e8 	bgt.w	801a264 <RadioIrqProcess+0x3f4>
 8019e94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019e98:	f000 80f0 	beq.w	801a07c <RadioIrqProcess+0x20c>
 8019e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019ea0:	f300 81e0 	bgt.w	801a264 <RadioIrqProcess+0x3f4>
 8019ea4:	2b80      	cmp	r3, #128	; 0x80
 8019ea6:	f000 80d5 	beq.w	801a054 <RadioIrqProcess+0x1e4>
 8019eaa:	2b80      	cmp	r3, #128	; 0x80
 8019eac:	f300 81da 	bgt.w	801a264 <RadioIrqProcess+0x3f4>
 8019eb0:	2b20      	cmp	r3, #32
 8019eb2:	dc49      	bgt.n	8019f48 <RadioIrqProcess+0xd8>
 8019eb4:	2b00      	cmp	r3, #0
 8019eb6:	f340 81d5 	ble.w	801a264 <RadioIrqProcess+0x3f4>
 8019eba:	3b01      	subs	r3, #1
 8019ebc:	2b1f      	cmp	r3, #31
 8019ebe:	f200 81d1 	bhi.w	801a264 <RadioIrqProcess+0x3f4>
 8019ec2:	a201      	add	r2, pc, #4	; (adr r2, 8019ec8 <RadioIrqProcess+0x58>)
 8019ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019ec8:	08019f51 	.word	0x08019f51
 8019ecc:	08019f8b 	.word	0x08019f8b
 8019ed0:	0801a265 	.word	0x0801a265
 8019ed4:	0801a141 	.word	0x0801a141
 8019ed8:	0801a265 	.word	0x0801a265
 8019edc:	0801a265 	.word	0x0801a265
 8019ee0:	0801a265 	.word	0x0801a265
 8019ee4:	0801a1bd 	.word	0x0801a1bd
 8019ee8:	0801a265 	.word	0x0801a265
 8019eec:	0801a265 	.word	0x0801a265
 8019ef0:	0801a265 	.word	0x0801a265
 8019ef4:	0801a265 	.word	0x0801a265
 8019ef8:	0801a265 	.word	0x0801a265
 8019efc:	0801a265 	.word	0x0801a265
 8019f00:	0801a265 	.word	0x0801a265
 8019f04:	0801a1d9 	.word	0x0801a1d9
 8019f08:	0801a265 	.word	0x0801a265
 8019f0c:	0801a265 	.word	0x0801a265
 8019f10:	0801a265 	.word	0x0801a265
 8019f14:	0801a265 	.word	0x0801a265
 8019f18:	0801a265 	.word	0x0801a265
 8019f1c:	0801a265 	.word	0x0801a265
 8019f20:	0801a265 	.word	0x0801a265
 8019f24:	0801a265 	.word	0x0801a265
 8019f28:	0801a265 	.word	0x0801a265
 8019f2c:	0801a265 	.word	0x0801a265
 8019f30:	0801a265 	.word	0x0801a265
 8019f34:	0801a265 	.word	0x0801a265
 8019f38:	0801a265 	.word	0x0801a265
 8019f3c:	0801a265 	.word	0x0801a265
 8019f40:	0801a265 	.word	0x0801a265
 8019f44:	0801a1e7 	.word	0x0801a1e7
 8019f48:	2b40      	cmp	r3, #64	; 0x40
 8019f4a:	f000 816d 	beq.w	801a228 <RadioIrqProcess+0x3b8>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 8019f4e:	e189      	b.n	801a264 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8019f50:	4874      	ldr	r0, [pc, #464]	; (801a124 <RadioIrqProcess+0x2b4>)
 8019f52:	f002 fe4d 	bl	801cbf0 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8019f56:	2000      	movs	r0, #0
 8019f58:	f000 fff8 	bl	801af4c <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8019f5c:	f002 f85a 	bl	801c014 <RFW_Is_LongPacketModeEnabled>
 8019f60:	4603      	mov	r3, r0
 8019f62:	2b01      	cmp	r3, #1
 8019f64:	d101      	bne.n	8019f6a <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8019f66:	f002 f87e 	bl	801c066 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8019f6a:	4b6f      	ldr	r3, [pc, #444]	; (801a128 <RadioIrqProcess+0x2b8>)
 8019f6c:	681b      	ldr	r3, [r3, #0]
 8019f6e:	2b00      	cmp	r3, #0
 8019f70:	f000 817a 	beq.w	801a268 <RadioIrqProcess+0x3f8>
 8019f74:	4b6c      	ldr	r3, [pc, #432]	; (801a128 <RadioIrqProcess+0x2b8>)
 8019f76:	681b      	ldr	r3, [r3, #0]
 8019f78:	681b      	ldr	r3, [r3, #0]
 8019f7a:	2b00      	cmp	r3, #0
 8019f7c:	f000 8174 	beq.w	801a268 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8019f80:	4b69      	ldr	r3, [pc, #420]	; (801a128 <RadioIrqProcess+0x2b8>)
 8019f82:	681b      	ldr	r3, [r3, #0]
 8019f84:	681b      	ldr	r3, [r3, #0]
 8019f86:	4798      	blx	r3
        break;
 8019f88:	e16e      	b.n	801a268 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 8019f8a:	4868      	ldr	r0, [pc, #416]	; (801a12c <RadioIrqProcess+0x2bc>)
 8019f8c:	f002 fe30 	bl	801cbf0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8019f90:	4b63      	ldr	r3, [pc, #396]	; (801a120 <RadioIrqProcess+0x2b0>)
 8019f92:	785b      	ldrb	r3, [r3, #1]
 8019f94:	f083 0301 	eor.w	r3, r3, #1
 8019f98:	b2db      	uxtb	r3, r3
 8019f9a:	2b00      	cmp	r3, #0
 8019f9c:	d014      	beq.n	8019fc8 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8019f9e:	2000      	movs	r0, #0
 8019fa0:	f000 ffd4 	bl	801af4c <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8019fa4:	2100      	movs	r1, #0
 8019fa6:	f640 1002 	movw	r0, #2306	; 0x902
 8019faa:	f001 fd4f 	bl	801ba4c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8019fae:	f640 1044 	movw	r0, #2372	; 0x944
 8019fb2:	f001 fd5f 	bl	801ba74 <SUBGRF_ReadRegister>
 8019fb6:	4603      	mov	r3, r0
 8019fb8:	f043 0302 	orr.w	r3, r3, #2
 8019fbc:	b2db      	uxtb	r3, r3
 8019fbe:	4619      	mov	r1, r3
 8019fc0:	f640 1044 	movw	r0, #2372	; 0x944
 8019fc4:	f001 fd42 	bl	801ba4c <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8019fc8:	1dfb      	adds	r3, r7, #7
 8019fca:	22ff      	movs	r2, #255	; 0xff
 8019fcc:	4619      	mov	r1, r3
 8019fce:	4858      	ldr	r0, [pc, #352]	; (801a130 <RadioIrqProcess+0x2c0>)
 8019fd0:	f000 fe8c 	bl	801acec <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8019fd4:	4857      	ldr	r0, [pc, #348]	; (801a134 <RadioIrqProcess+0x2c4>)
 8019fd6:	f001 fce7 	bl	801b9a8 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8019fda:	4b53      	ldr	r3, [pc, #332]	; (801a128 <RadioIrqProcess+0x2b8>)
 8019fdc:	681b      	ldr	r3, [r3, #0]
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	d036      	beq.n	801a050 <RadioIrqProcess+0x1e0>
 8019fe2:	4b51      	ldr	r3, [pc, #324]	; (801a128 <RadioIrqProcess+0x2b8>)
 8019fe4:	681b      	ldr	r3, [r3, #0]
 8019fe6:	689b      	ldr	r3, [r3, #8]
 8019fe8:	2b00      	cmp	r3, #0
 8019fea:	d031      	beq.n	801a050 <RadioIrqProcess+0x1e0>
            switch( SubgRf.PacketStatus.packetType )
 8019fec:	4b4c      	ldr	r3, [pc, #304]	; (801a120 <RadioIrqProcess+0x2b0>)
 8019fee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8019ff2:	2b01      	cmp	r3, #1
 8019ff4:	d10e      	bne.n	801a014 <RadioIrqProcess+0x1a4>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8019ff6:	4b4c      	ldr	r3, [pc, #304]	; (801a128 <RadioIrqProcess+0x2b8>)
 8019ff8:	681b      	ldr	r3, [r3, #0]
 8019ffa:	689c      	ldr	r4, [r3, #8]
 8019ffc:	79fb      	ldrb	r3, [r7, #7]
 8019ffe:	b299      	uxth	r1, r3
 801a000:	4b47      	ldr	r3, [pc, #284]	; (801a120 <RadioIrqProcess+0x2b0>)
 801a002:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801a006:	b21a      	sxth	r2, r3
 801a008:	4b45      	ldr	r3, [pc, #276]	; (801a120 <RadioIrqProcess+0x2b0>)
 801a00a:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801a00e:	4848      	ldr	r0, [pc, #288]	; (801a130 <RadioIrqProcess+0x2c0>)
 801a010:	47a0      	blx	r4
                break;
 801a012:	e01e      	b.n	801a052 <RadioIrqProcess+0x1e2>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801a014:	4b42      	ldr	r3, [pc, #264]	; (801a120 <RadioIrqProcess+0x2b0>)
 801a016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a018:	463a      	mov	r2, r7
 801a01a:	4611      	mov	r1, r2
 801a01c:	4618      	mov	r0, r3
 801a01e:	f001 ff47 	bl	801beb0 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 801a022:	4b41      	ldr	r3, [pc, #260]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a024:	681b      	ldr	r3, [r3, #0]
 801a026:	689c      	ldr	r4, [r3, #8]
 801a028:	79fb      	ldrb	r3, [r7, #7]
 801a02a:	b299      	uxth	r1, r3
 801a02c:	4b3c      	ldr	r3, [pc, #240]	; (801a120 <RadioIrqProcess+0x2b0>)
 801a02e:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801a032:	b218      	sxth	r0, r3
 801a034:	683b      	ldr	r3, [r7, #0]
 801a036:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801a03a:	4a3f      	ldr	r2, [pc, #252]	; (801a138 <RadioIrqProcess+0x2c8>)
 801a03c:	fb82 c203 	smull	ip, r2, r2, r3
 801a040:	1192      	asrs	r2, r2, #6
 801a042:	17db      	asrs	r3, r3, #31
 801a044:	1ad3      	subs	r3, r2, r3
 801a046:	b25b      	sxtb	r3, r3
 801a048:	4602      	mov	r2, r0
 801a04a:	4839      	ldr	r0, [pc, #228]	; (801a130 <RadioIrqProcess+0x2c0>)
 801a04c:	47a0      	blx	r4
                break;
 801a04e:	e000      	b.n	801a052 <RadioIrqProcess+0x1e2>
        }
 801a050:	bf00      	nop
        break;
 801a052:	e118      	b.n	801a286 <RadioIrqProcess+0x416>
        SUBGRF_SetStandby( STDBY_RC );
 801a054:	2000      	movs	r0, #0
 801a056:	f000 ff79 	bl	801af4c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a05a:	4b33      	ldr	r3, [pc, #204]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a05c:	681b      	ldr	r3, [r3, #0]
 801a05e:	2b00      	cmp	r3, #0
 801a060:	f000 8104 	beq.w	801a26c <RadioIrqProcess+0x3fc>
 801a064:	4b30      	ldr	r3, [pc, #192]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a066:	681b      	ldr	r3, [r3, #0]
 801a068:	699b      	ldr	r3, [r3, #24]
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	f000 80fe 	beq.w	801a26c <RadioIrqProcess+0x3fc>
            RadioEvents->CadDone( false );
 801a070:	4b2d      	ldr	r3, [pc, #180]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a072:	681b      	ldr	r3, [r3, #0]
 801a074:	699b      	ldr	r3, [r3, #24]
 801a076:	2000      	movs	r0, #0
 801a078:	4798      	blx	r3
        break;
 801a07a:	e0f7      	b.n	801a26c <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801a07c:	2000      	movs	r0, #0
 801a07e:	f000 ff65 	bl	801af4c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a082:	4b29      	ldr	r3, [pc, #164]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a084:	681b      	ldr	r3, [r3, #0]
 801a086:	2b00      	cmp	r3, #0
 801a088:	f000 80f2 	beq.w	801a270 <RadioIrqProcess+0x400>
 801a08c:	4b26      	ldr	r3, [pc, #152]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a08e:	681b      	ldr	r3, [r3, #0]
 801a090:	699b      	ldr	r3, [r3, #24]
 801a092:	2b00      	cmp	r3, #0
 801a094:	f000 80ec 	beq.w	801a270 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( true );
 801a098:	4b23      	ldr	r3, [pc, #140]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a09a:	681b      	ldr	r3, [r3, #0]
 801a09c:	699b      	ldr	r3, [r3, #24]
 801a09e:	2001      	movs	r0, #1
 801a0a0:	4798      	blx	r3
        break;
 801a0a2:	e0e5      	b.n	801a270 <RadioIrqProcess+0x400>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801a0a4:	4b25      	ldr	r3, [pc, #148]	; (801a13c <RadioIrqProcess+0x2cc>)
 801a0a6:	2201      	movs	r2, #1
 801a0a8:	2100      	movs	r1, #0
 801a0aa:	2002      	movs	r0, #2
 801a0ac:	f002 ffaa 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801a0b0:	f000 fe02 	bl	801acb8 <SUBGRF_GetOperatingMode>
 801a0b4:	4603      	mov	r3, r0
 801a0b6:	2b04      	cmp	r3, #4
 801a0b8:	d115      	bne.n	801a0e6 <RadioIrqProcess+0x276>
            TimerStop( &TxTimeoutTimer );
 801a0ba:	481a      	ldr	r0, [pc, #104]	; (801a124 <RadioIrqProcess+0x2b4>)
 801a0bc:	f002 fd98 	bl	801cbf0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a0c0:	2000      	movs	r0, #0
 801a0c2:	f000 ff43 	bl	801af4c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801a0c6:	4b18      	ldr	r3, [pc, #96]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a0c8:	681b      	ldr	r3, [r3, #0]
 801a0ca:	2b00      	cmp	r3, #0
 801a0cc:	f000 80d2 	beq.w	801a274 <RadioIrqProcess+0x404>
 801a0d0:	4b15      	ldr	r3, [pc, #84]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a0d2:	681b      	ldr	r3, [r3, #0]
 801a0d4:	685b      	ldr	r3, [r3, #4]
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	f000 80cc 	beq.w	801a274 <RadioIrqProcess+0x404>
                RadioEvents->TxTimeout( );
 801a0dc:	4b12      	ldr	r3, [pc, #72]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a0de:	681b      	ldr	r3, [r3, #0]
 801a0e0:	685b      	ldr	r3, [r3, #4]
 801a0e2:	4798      	blx	r3
        break;
 801a0e4:	e0c6      	b.n	801a274 <RadioIrqProcess+0x404>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801a0e6:	f000 fde7 	bl	801acb8 <SUBGRF_GetOperatingMode>
 801a0ea:	4603      	mov	r3, r0
 801a0ec:	2b05      	cmp	r3, #5
 801a0ee:	f040 80c1 	bne.w	801a274 <RadioIrqProcess+0x404>
            TimerStop( &RxTimeoutTimer );
 801a0f2:	480e      	ldr	r0, [pc, #56]	; (801a12c <RadioIrqProcess+0x2bc>)
 801a0f4:	f002 fd7c 	bl	801cbf0 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a0f8:	2000      	movs	r0, #0
 801a0fa:	f000 ff27 	bl	801af4c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a0fe:	4b0a      	ldr	r3, [pc, #40]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a100:	681b      	ldr	r3, [r3, #0]
 801a102:	2b00      	cmp	r3, #0
 801a104:	f000 80b6 	beq.w	801a274 <RadioIrqProcess+0x404>
 801a108:	4b07      	ldr	r3, [pc, #28]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a10a:	681b      	ldr	r3, [r3, #0]
 801a10c:	68db      	ldr	r3, [r3, #12]
 801a10e:	2b00      	cmp	r3, #0
 801a110:	f000 80b0 	beq.w	801a274 <RadioIrqProcess+0x404>
                RadioEvents->RxTimeout( );
 801a114:	4b04      	ldr	r3, [pc, #16]	; (801a128 <RadioIrqProcess+0x2b8>)
 801a116:	681b      	ldr	r3, [r3, #0]
 801a118:	68db      	ldr	r3, [r3, #12]
 801a11a:	4798      	blx	r3
        break;
 801a11c:	e0aa      	b.n	801a274 <RadioIrqProcess+0x404>
 801a11e:	bf00      	nop
 801a120:	20001ba8 	.word	0x20001ba8
 801a124:	20001c04 	.word	0x20001c04
 801a128:	20001ba4 	.word	0x20001ba4
 801a12c:	20001c1c 	.word	0x20001c1c
 801a130:	20001aa4 	.word	0x20001aa4
 801a134:	20001bcc 	.word	0x20001bcc
 801a138:	10624dd3 	.word	0x10624dd3
 801a13c:	0801e7b4 	.word	0x0801e7b4
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801a140:	4b53      	ldr	r3, [pc, #332]	; (801a290 <RadioIrqProcess+0x420>)
 801a142:	2201      	movs	r2, #1
 801a144:	2100      	movs	r1, #0
 801a146:	2002      	movs	r0, #2
 801a148:	f002 ff5c 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801a14c:	4b51      	ldr	r3, [pc, #324]	; (801a294 <RadioIrqProcess+0x424>)
 801a14e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a150:	2b00      	cmp	r3, #0
 801a152:	f000 8091 	beq.w	801a278 <RadioIrqProcess+0x408>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 801a156:	4a50      	ldr	r2, [pc, #320]	; (801a298 <RadioIrqProcess+0x428>)
 801a158:	4b4e      	ldr	r3, [pc, #312]	; (801a294 <RadioIrqProcess+0x424>)
 801a15a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a15c:	0c1b      	lsrs	r3, r3, #16
 801a15e:	b2db      	uxtb	r3, r3
 801a160:	4619      	mov	r1, r3
 801a162:	f640 1003 	movw	r0, #2307	; 0x903
 801a166:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 801a168:	4a4b      	ldr	r2, [pc, #300]	; (801a298 <RadioIrqProcess+0x428>)
 801a16a:	4b4a      	ldr	r3, [pc, #296]	; (801a294 <RadioIrqProcess+0x424>)
 801a16c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a16e:	0a1b      	lsrs	r3, r3, #8
 801a170:	b2db      	uxtb	r3, r3
 801a172:	4619      	mov	r1, r3
 801a174:	f640 1004 	movw	r0, #2308	; 0x904
 801a178:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 801a17a:	4a47      	ldr	r2, [pc, #284]	; (801a298 <RadioIrqProcess+0x428>)
 801a17c:	4b45      	ldr	r3, [pc, #276]	; (801a294 <RadioIrqProcess+0x424>)
 801a17e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a180:	b2db      	uxtb	r3, r3
 801a182:	4619      	mov	r1, r3
 801a184:	f640 1005 	movw	r0, #2309	; 0x905
 801a188:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 801a18a:	4c43      	ldr	r4, [pc, #268]	; (801a298 <RadioIrqProcess+0x428>)
 801a18c:	4b43      	ldr	r3, [pc, #268]	; (801a29c <RadioIrqProcess+0x42c>)
 801a18e:	f640 1002 	movw	r0, #2306	; 0x902
 801a192:	4798      	blx	r3
 801a194:	4603      	mov	r3, r0
 801a196:	f043 0301 	orr.w	r3, r3, #1
 801a19a:	b2db      	uxtb	r3, r3
 801a19c:	4619      	mov	r1, r3
 801a19e:	f640 1002 	movw	r0, #2306	; 0x902
 801a1a2:	47a0      	blx	r4
          SubgRf.RxDcPreambleDetectTimeout = 0;
 801a1a4:	4b3b      	ldr	r3, [pc, #236]	; (801a294 <RadioIrqProcess+0x424>)
 801a1a6:	2200      	movs	r2, #0
 801a1a8:	659a      	str	r2, [r3, #88]	; 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801a1aa:	2300      	movs	r3, #0
 801a1ac:	2200      	movs	r2, #0
 801a1ae:	f240 2162 	movw	r1, #610	; 0x262
 801a1b2:	f240 2062 	movw	r0, #610	; 0x262
 801a1b6:	f001 f899 	bl	801b2ec <SUBGRF_SetDioIrqParams>
        break;
 801a1ba:	e05d      	b.n	801a278 <RadioIrqProcess+0x408>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801a1bc:	4b38      	ldr	r3, [pc, #224]	; (801a2a0 <RadioIrqProcess+0x430>)
 801a1be:	2201      	movs	r2, #1
 801a1c0:	2100      	movs	r1, #0
 801a1c2:	2002      	movs	r0, #2
 801a1c4:	f002 ff1e 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801a1c8:	f001 ff1d 	bl	801c006 <RFW_Is_Init>
 801a1cc:	4603      	mov	r3, r0
 801a1ce:	2b01      	cmp	r3, #1
 801a1d0:	d154      	bne.n	801a27c <RadioIrqProcess+0x40c>
            RFW_ReceivePayload( );
 801a1d2:	f001 ff4e 	bl	801c072 <RFW_ReceivePayload>
        break;
 801a1d6:	e051      	b.n	801a27c <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801a1d8:	4b32      	ldr	r3, [pc, #200]	; (801a2a4 <RadioIrqProcess+0x434>)
 801a1da:	2201      	movs	r2, #1
 801a1dc:	2100      	movs	r1, #0
 801a1de:	2002      	movs	r0, #2
 801a1e0:	f002 ff10 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a1e4:	e04f      	b.n	801a286 <RadioIrqProcess+0x416>
        TimerStop( &RxTimeoutTimer );
 801a1e6:	4830      	ldr	r0, [pc, #192]	; (801a2a8 <RadioIrqProcess+0x438>)
 801a1e8:	f002 fd02 	bl	801cbf0 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a1ec:	4b29      	ldr	r3, [pc, #164]	; (801a294 <RadioIrqProcess+0x424>)
 801a1ee:	785b      	ldrb	r3, [r3, #1]
 801a1f0:	f083 0301 	eor.w	r3, r3, #1
 801a1f4:	b2db      	uxtb	r3, r3
 801a1f6:	2b00      	cmp	r3, #0
 801a1f8:	d002      	beq.n	801a200 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801a1fa:	2000      	movs	r0, #0
 801a1fc:	f000 fea6 	bl	801af4c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a200:	4b2a      	ldr	r3, [pc, #168]	; (801a2ac <RadioIrqProcess+0x43c>)
 801a202:	681b      	ldr	r3, [r3, #0]
 801a204:	2b00      	cmp	r3, #0
 801a206:	d03b      	beq.n	801a280 <RadioIrqProcess+0x410>
 801a208:	4b28      	ldr	r3, [pc, #160]	; (801a2ac <RadioIrqProcess+0x43c>)
 801a20a:	681b      	ldr	r3, [r3, #0]
 801a20c:	68db      	ldr	r3, [r3, #12]
 801a20e:	2b00      	cmp	r3, #0
 801a210:	d036      	beq.n	801a280 <RadioIrqProcess+0x410>
            RadioEvents->RxTimeout( );
 801a212:	4b26      	ldr	r3, [pc, #152]	; (801a2ac <RadioIrqProcess+0x43c>)
 801a214:	681b      	ldr	r3, [r3, #0]
 801a216:	68db      	ldr	r3, [r3, #12]
 801a218:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801a21a:	4b25      	ldr	r3, [pc, #148]	; (801a2b0 <RadioIrqProcess+0x440>)
 801a21c:	2201      	movs	r2, #1
 801a21e:	2100      	movs	r1, #0
 801a220:	2002      	movs	r0, #2
 801a222:	f002 feef 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a226:	e02b      	b.n	801a280 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801a228:	4b22      	ldr	r3, [pc, #136]	; (801a2b4 <RadioIrqProcess+0x444>)
 801a22a:	2201      	movs	r2, #1
 801a22c:	2100      	movs	r1, #0
 801a22e:	2002      	movs	r0, #2
 801a230:	f002 fee8 	bl	801d004 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801a234:	4b17      	ldr	r3, [pc, #92]	; (801a294 <RadioIrqProcess+0x424>)
 801a236:	785b      	ldrb	r3, [r3, #1]
 801a238:	f083 0301 	eor.w	r3, r3, #1
 801a23c:	b2db      	uxtb	r3, r3
 801a23e:	2b00      	cmp	r3, #0
 801a240:	d002      	beq.n	801a248 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801a242:	2000      	movs	r0, #0
 801a244:	f000 fe82 	bl	801af4c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801a248:	4b18      	ldr	r3, [pc, #96]	; (801a2ac <RadioIrqProcess+0x43c>)
 801a24a:	681b      	ldr	r3, [r3, #0]
 801a24c:	2b00      	cmp	r3, #0
 801a24e:	d019      	beq.n	801a284 <RadioIrqProcess+0x414>
 801a250:	4b16      	ldr	r3, [pc, #88]	; (801a2ac <RadioIrqProcess+0x43c>)
 801a252:	681b      	ldr	r3, [r3, #0]
 801a254:	691b      	ldr	r3, [r3, #16]
 801a256:	2b00      	cmp	r3, #0
 801a258:	d014      	beq.n	801a284 <RadioIrqProcess+0x414>
            RadioEvents->RxError( );
 801a25a:	4b14      	ldr	r3, [pc, #80]	; (801a2ac <RadioIrqProcess+0x43c>)
 801a25c:	681b      	ldr	r3, [r3, #0]
 801a25e:	691b      	ldr	r3, [r3, #16]
 801a260:	4798      	blx	r3
        break;
 801a262:	e00f      	b.n	801a284 <RadioIrqProcess+0x414>
        break;
 801a264:	bf00      	nop
 801a266:	e00e      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a268:	bf00      	nop
 801a26a:	e00c      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a26c:	bf00      	nop
 801a26e:	e00a      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a270:	bf00      	nop
 801a272:	e008      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a274:	bf00      	nop
 801a276:	e006      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a278:	bf00      	nop
 801a27a:	e004      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a27c:	bf00      	nop
 801a27e:	e002      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a280:	bf00      	nop
 801a282:	e000      	b.n	801a286 <RadioIrqProcess+0x416>
        break;
 801a284:	bf00      	nop
    }
}
 801a286:	bf00      	nop
 801a288:	370c      	adds	r7, #12
 801a28a:	46bd      	mov	sp, r7
 801a28c:	bd90      	pop	{r4, r7, pc}
 801a28e:	bf00      	nop
 801a290:	0801e7c8 	.word	0x0801e7c8
 801a294:	20001ba8 	.word	0x20001ba8
 801a298:	08019c7f 	.word	0x08019c7f
 801a29c:	08019ca3 	.word	0x08019ca3
 801a2a0:	0801e7d4 	.word	0x0801e7d4
 801a2a4:	0801e7e0 	.word	0x0801e7e0
 801a2a8:	20001c1c 	.word	0x20001c1c
 801a2ac:	20001ba4 	.word	0x20001ba4
 801a2b0:	0801e7ec 	.word	0x0801e7ec
 801a2b4:	0801e7f8 	.word	0x0801e7f8

0801a2b8 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801a2b8:	b580      	push	{r7, lr}
 801a2ba:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801a2bc:	4b09      	ldr	r3, [pc, #36]	; (801a2e4 <RadioTxPrbs+0x2c>)
 801a2be:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801a2c2:	2101      	movs	r1, #1
 801a2c4:	4618      	mov	r0, r3
 801a2c6:	f001 fcb5 	bl	801bc34 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801a2ca:	4b07      	ldr	r3, [pc, #28]	; (801a2e8 <RadioTxPrbs+0x30>)
 801a2cc:	212d      	movs	r1, #45	; 0x2d
 801a2ce:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801a2d2:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801a2d4:	f000 fefd 	bl	801b0d2 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801a2d8:	4804      	ldr	r0, [pc, #16]	; (801a2ec <RadioTxPrbs+0x34>)
 801a2da:	f000 fe53 	bl	801af84 <SUBGRF_SetTx>
}
 801a2de:	bf00      	nop
 801a2e0:	bd80      	pop	{r7, pc}
 801a2e2:	bf00      	nop
 801a2e4:	20001ba8 	.word	0x20001ba8
 801a2e8:	08019c7f 	.word	0x08019c7f
 801a2ec:	000fffff 	.word	0x000fffff

0801a2f0 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801a2f0:	b580      	push	{r7, lr}
 801a2f2:	b084      	sub	sp, #16
 801a2f4:	af00      	add	r7, sp, #0
 801a2f6:	4603      	mov	r3, r0
 801a2f8:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801a2fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a2fe:	4618      	mov	r0, r3
 801a300:	f001 fcc0 	bl	801bc84 <SUBGRF_SetRfTxPower>
 801a304:	4603      	mov	r3, r0
 801a306:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801a308:	7bfb      	ldrb	r3, [r7, #15]
 801a30a:	2101      	movs	r1, #1
 801a30c:	4618      	mov	r0, r3
 801a30e:	f001 fc91 	bl	801bc34 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801a312:	f000 fed5 	bl	801b0c0 <SUBGRF_SetTxContinuousWave>
}
 801a316:	bf00      	nop
 801a318:	3710      	adds	r7, #16
 801a31a:	46bd      	mov	sp, r7
 801a31c:	bd80      	pop	{r7, pc}

0801a31e <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801a31e:	b480      	push	{r7}
 801a320:	b089      	sub	sp, #36	; 0x24
 801a322:	af00      	add	r7, sp, #0
 801a324:	60f8      	str	r0, [r7, #12]
 801a326:	60b9      	str	r1, [r7, #8]
 801a328:	4613      	mov	r3, r2
 801a32a:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801a32c:	2300      	movs	r3, #0
 801a32e:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801a330:	2300      	movs	r3, #0
 801a332:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801a334:	2300      	movs	r3, #0
 801a336:	61bb      	str	r3, [r7, #24]
 801a338:	e011      	b.n	801a35e <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801a33a:	69bb      	ldr	r3, [r7, #24]
 801a33c:	68ba      	ldr	r2, [r7, #8]
 801a33e:	4413      	add	r3, r2
 801a340:	781a      	ldrb	r2, [r3, #0]
 801a342:	69bb      	ldr	r3, [r7, #24]
 801a344:	68b9      	ldr	r1, [r7, #8]
 801a346:	440b      	add	r3, r1
 801a348:	43d2      	mvns	r2, r2
 801a34a:	b2d2      	uxtb	r2, r2
 801a34c:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801a34e:	69bb      	ldr	r3, [r7, #24]
 801a350:	68fa      	ldr	r2, [r7, #12]
 801a352:	4413      	add	r3, r2
 801a354:	2200      	movs	r2, #0
 801a356:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801a358:	69bb      	ldr	r3, [r7, #24]
 801a35a:	3301      	adds	r3, #1
 801a35c:	61bb      	str	r3, [r7, #24]
 801a35e:	79fb      	ldrb	r3, [r7, #7]
 801a360:	69ba      	ldr	r2, [r7, #24]
 801a362:	429a      	cmp	r2, r3
 801a364:	dbe9      	blt.n	801a33a <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801a366:	2300      	movs	r3, #0
 801a368:	61bb      	str	r3, [r7, #24]
 801a36a:	e049      	b.n	801a400 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801a36c:	69bb      	ldr	r3, [r7, #24]
 801a36e:	425a      	negs	r2, r3
 801a370:	f003 0307 	and.w	r3, r3, #7
 801a374:	f002 0207 	and.w	r2, r2, #7
 801a378:	bf58      	it	pl
 801a37a:	4253      	negpl	r3, r2
 801a37c:	b2db      	uxtb	r3, r3
 801a37e:	f1c3 0307 	rsb	r3, r3, #7
 801a382:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801a384:	69bb      	ldr	r3, [r7, #24]
 801a386:	2b00      	cmp	r3, #0
 801a388:	da00      	bge.n	801a38c <payload_integration+0x6e>
 801a38a:	3307      	adds	r3, #7
 801a38c:	10db      	asrs	r3, r3, #3
 801a38e:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801a390:	69bb      	ldr	r3, [r7, #24]
 801a392:	3301      	adds	r3, #1
 801a394:	425a      	negs	r2, r3
 801a396:	f003 0307 	and.w	r3, r3, #7
 801a39a:	f002 0207 	and.w	r2, r2, #7
 801a39e:	bf58      	it	pl
 801a3a0:	4253      	negpl	r3, r2
 801a3a2:	b2db      	uxtb	r3, r3
 801a3a4:	f1c3 0307 	rsb	r3, r3, #7
 801a3a8:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801a3aa:	69bb      	ldr	r3, [r7, #24]
 801a3ac:	3301      	adds	r3, #1
 801a3ae:	2b00      	cmp	r3, #0
 801a3b0:	da00      	bge.n	801a3b4 <payload_integration+0x96>
 801a3b2:	3307      	adds	r3, #7
 801a3b4:	10db      	asrs	r3, r3, #3
 801a3b6:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801a3b8:	7dbb      	ldrb	r3, [r7, #22]
 801a3ba:	68ba      	ldr	r2, [r7, #8]
 801a3bc:	4413      	add	r3, r2
 801a3be:	781b      	ldrb	r3, [r3, #0]
 801a3c0:	461a      	mov	r2, r3
 801a3c2:	7dfb      	ldrb	r3, [r7, #23]
 801a3c4:	fa42 f303 	asr.w	r3, r2, r3
 801a3c8:	b2db      	uxtb	r3, r3
 801a3ca:	f003 0301 	and.w	r3, r3, #1
 801a3ce:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801a3d0:	7ffa      	ldrb	r2, [r7, #31]
 801a3d2:	7cfb      	ldrb	r3, [r7, #19]
 801a3d4:	4053      	eors	r3, r2
 801a3d6:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801a3d8:	7d3b      	ldrb	r3, [r7, #20]
 801a3da:	68fa      	ldr	r2, [r7, #12]
 801a3dc:	4413      	add	r3, r2
 801a3de:	781b      	ldrb	r3, [r3, #0]
 801a3e0:	b25a      	sxtb	r2, r3
 801a3e2:	7ff9      	ldrb	r1, [r7, #31]
 801a3e4:	7d7b      	ldrb	r3, [r7, #21]
 801a3e6:	fa01 f303 	lsl.w	r3, r1, r3
 801a3ea:	b25b      	sxtb	r3, r3
 801a3ec:	4313      	orrs	r3, r2
 801a3ee:	b259      	sxtb	r1, r3
 801a3f0:	7d3b      	ldrb	r3, [r7, #20]
 801a3f2:	68fa      	ldr	r2, [r7, #12]
 801a3f4:	4413      	add	r3, r2
 801a3f6:	b2ca      	uxtb	r2, r1
 801a3f8:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801a3fa:	69bb      	ldr	r3, [r7, #24]
 801a3fc:	3301      	adds	r3, #1
 801a3fe:	61bb      	str	r3, [r7, #24]
 801a400:	79fb      	ldrb	r3, [r7, #7]
 801a402:	00db      	lsls	r3, r3, #3
 801a404:	69ba      	ldr	r2, [r7, #24]
 801a406:	429a      	cmp	r2, r3
 801a408:	dbb0      	blt.n	801a36c <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801a40a:	7ffb      	ldrb	r3, [r7, #31]
 801a40c:	01db      	lsls	r3, r3, #7
 801a40e:	b25a      	sxtb	r2, r3
 801a410:	7ffb      	ldrb	r3, [r7, #31]
 801a412:	019b      	lsls	r3, r3, #6
 801a414:	b25b      	sxtb	r3, r3
 801a416:	4313      	orrs	r3, r2
 801a418:	b25b      	sxtb	r3, r3
 801a41a:	7ffa      	ldrb	r2, [r7, #31]
 801a41c:	2a00      	cmp	r2, #0
 801a41e:	d101      	bne.n	801a424 <payload_integration+0x106>
 801a420:	2220      	movs	r2, #32
 801a422:	e000      	b.n	801a426 <payload_integration+0x108>
 801a424:	2200      	movs	r2, #0
 801a426:	4313      	orrs	r3, r2
 801a428:	b259      	sxtb	r1, r3
 801a42a:	79fb      	ldrb	r3, [r7, #7]
 801a42c:	68fa      	ldr	r2, [r7, #12]
 801a42e:	4413      	add	r3, r2
 801a430:	b2ca      	uxtb	r2, r1
 801a432:	701a      	strb	r2, [r3, #0]
}
 801a434:	bf00      	nop
 801a436:	3724      	adds	r7, #36	; 0x24
 801a438:	46bd      	mov	sp, r7
 801a43a:	bc80      	pop	{r7}
 801a43c:	4770      	bx	lr
	...

0801a440 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 801a440:	b580      	push	{r7, lr}
 801a442:	b08c      	sub	sp, #48	; 0x30
 801a444:	af00      	add	r7, sp, #0
 801a446:	60b9      	str	r1, [r7, #8]
 801a448:	607a      	str	r2, [r7, #4]
 801a44a:	603b      	str	r3, [r7, #0]
 801a44c:	4603      	mov	r3, r0
 801a44e:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801a450:	2300      	movs	r3, #0
 801a452:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t syncword[8] = {0};
 801a454:	2300      	movs	r3, #0
 801a456:	623b      	str	r3, [r7, #32]
 801a458:	2300      	movs	r3, #0
 801a45a:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a45c:	f001 fdcd 	bl	801bffa <RFW_DeInit>

    if( rxContinuous != 0 )
 801a460:	687b      	ldr	r3, [r7, #4]
 801a462:	2b00      	cmp	r3, #0
 801a464:	d001      	beq.n	801a46a <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801a466:	2300      	movs	r3, #0
 801a468:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801a46a:	687b      	ldr	r3, [r7, #4]
 801a46c:	2b00      	cmp	r3, #0
 801a46e:	bf14      	ite	ne
 801a470:	2301      	movne	r3, #1
 801a472:	2300      	moveq	r3, #0
 801a474:	b2da      	uxtb	r2, r3
 801a476:	4ba3      	ldr	r3, [pc, #652]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a478:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801a47a:	7bfb      	ldrb	r3, [r7, #15]
 801a47c:	2b00      	cmp	r3, #0
 801a47e:	d003      	beq.n	801a488 <RadioSetRxGenericConfig+0x48>
 801a480:	2b01      	cmp	r3, #1
 801a482:	f000 80dc 	beq.w	801a63e <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801a486:	e194      	b.n	801a7b2 <RadioSetRxGenericConfig+0x372>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801a488:	68bb      	ldr	r3, [r7, #8]
 801a48a:	689b      	ldr	r3, [r3, #8]
 801a48c:	2b00      	cmp	r3, #0
 801a48e:	d003      	beq.n	801a498 <RadioSetRxGenericConfig+0x58>
 801a490:	68bb      	ldr	r3, [r7, #8]
 801a492:	68db      	ldr	r3, [r3, #12]
 801a494:	2b00      	cmp	r3, #0
 801a496:	d102      	bne.n	801a49e <RadioSetRxGenericConfig+0x5e>
            return -1;
 801a498:	f04f 33ff 	mov.w	r3, #4294967295
 801a49c:	e18a      	b.n	801a7b4 <RadioSetRxGenericConfig+0x374>
        if( config->fsk.SyncWordLength > 8 )
 801a49e:	68bb      	ldr	r3, [r7, #8]
 801a4a0:	7f9b      	ldrb	r3, [r3, #30]
 801a4a2:	2b08      	cmp	r3, #8
 801a4a4:	d902      	bls.n	801a4ac <RadioSetRxGenericConfig+0x6c>
            return -1;
 801a4a6:	f04f 33ff 	mov.w	r3, #4294967295
 801a4aa:	e183      	b.n	801a7b4 <RadioSetRxGenericConfig+0x374>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801a4ac:	68bb      	ldr	r3, [r7, #8]
 801a4ae:	6919      	ldr	r1, [r3, #16]
 801a4b0:	68bb      	ldr	r3, [r7, #8]
 801a4b2:	7f9b      	ldrb	r3, [r3, #30]
 801a4b4:	b29a      	uxth	r2, r3
 801a4b6:	f107 0320 	add.w	r3, r7, #32
 801a4ba:	4618      	mov	r0, r3
 801a4bc:	f001 fe5a 	bl	801c174 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a4c0:	68bb      	ldr	r3, [r7, #8]
 801a4c2:	681b      	ldr	r3, [r3, #0]
 801a4c4:	2b00      	cmp	r3, #0
 801a4c6:	bf14      	ite	ne
 801a4c8:	2301      	movne	r3, #1
 801a4ca:	2300      	moveq	r3, #0
 801a4cc:	b2db      	uxtb	r3, r3
 801a4ce:	4618      	mov	r0, r3
 801a4d0:	f000 fe08 	bl	801b0e4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a4d4:	4b8b      	ldr	r3, [pc, #556]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a4d6:	2200      	movs	r2, #0
 801a4d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a4dc:	68bb      	ldr	r3, [r7, #8]
 801a4de:	689b      	ldr	r3, [r3, #8]
 801a4e0:	4a88      	ldr	r2, [pc, #544]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a4e2:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801a4e4:	68bb      	ldr	r3, [r7, #8]
 801a4e6:	f893 2020 	ldrb.w	r2, [r3, #32]
 801a4ea:	4b86      	ldr	r3, [pc, #536]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a4ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801a4f0:	68bb      	ldr	r3, [r7, #8]
 801a4f2:	685b      	ldr	r3, [r3, #4]
 801a4f4:	4618      	mov	r0, r3
 801a4f6:	f001 fcb3 	bl	801be60 <SUBGRF_GetFskBandwidthRegValue>
 801a4fa:	4603      	mov	r3, r0
 801a4fc:	461a      	mov	r2, r3
 801a4fe:	4b81      	ldr	r3, [pc, #516]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a500:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a504:	4b7f      	ldr	r3, [pc, #508]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a506:	2200      	movs	r2, #0
 801a508:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801a50a:	68bb      	ldr	r3, [r7, #8]
 801a50c:	68db      	ldr	r3, [r3, #12]
 801a50e:	b29b      	uxth	r3, r3
 801a510:	00db      	lsls	r3, r3, #3
 801a512:	b29a      	uxth	r2, r3
 801a514:	4b7b      	ldr	r3, [pc, #492]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a516:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801a518:	68bb      	ldr	r3, [r7, #8]
 801a51a:	7fda      	ldrb	r2, [r3, #31]
 801a51c:	4b79      	ldr	r3, [pc, #484]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a51e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a520:	68bb      	ldr	r3, [r7, #8]
 801a522:	7f9b      	ldrb	r3, [r3, #30]
 801a524:	00db      	lsls	r3, r3, #3
 801a526:	b2da      	uxtb	r2, r3
 801a528:	4b76      	ldr	r3, [pc, #472]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a52a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801a52c:	68bb      	ldr	r3, [r7, #8]
 801a52e:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 801a532:	4b74      	ldr	r3, [pc, #464]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a534:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801a536:	68bb      	ldr	r3, [r7, #8]
 801a538:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801a53c:	2b00      	cmp	r3, #0
 801a53e:	d105      	bne.n	801a54c <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801a540:	68bb      	ldr	r3, [r7, #8]
 801a542:	695b      	ldr	r3, [r3, #20]
 801a544:	b2da      	uxtb	r2, r3
 801a546:	4b6f      	ldr	r3, [pc, #444]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a548:	759a      	strb	r2, [r3, #22]
 801a54a:	e00b      	b.n	801a564 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801a54c:	68bb      	ldr	r3, [r7, #8]
 801a54e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801a552:	2b02      	cmp	r3, #2
 801a554:	d103      	bne.n	801a55e <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a556:	4b6b      	ldr	r3, [pc, #428]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a558:	22ff      	movs	r2, #255	; 0xff
 801a55a:	759a      	strb	r2, [r3, #22]
 801a55c:	e002      	b.n	801a564 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a55e:	4b69      	ldr	r3, [pc, #420]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a560:	22ff      	movs	r2, #255	; 0xff
 801a562:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a564:	68bb      	ldr	r3, [r7, #8]
 801a566:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a56a:	2b02      	cmp	r3, #2
 801a56c:	d004      	beq.n	801a578 <RadioSetRxGenericConfig+0x138>
 801a56e:	68bb      	ldr	r3, [r7, #8]
 801a570:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801a574:	2b02      	cmp	r3, #2
 801a576:	d12d      	bne.n	801a5d4 <RadioSetRxGenericConfig+0x194>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a578:	68bb      	ldr	r3, [r7, #8]
 801a57a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a57e:	2bf1      	cmp	r3, #241	; 0xf1
 801a580:	d00c      	beq.n	801a59c <RadioSetRxGenericConfig+0x15c>
 801a582:	68bb      	ldr	r3, [r7, #8]
 801a584:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a588:	2bf2      	cmp	r3, #242	; 0xf2
 801a58a:	d007      	beq.n	801a59c <RadioSetRxGenericConfig+0x15c>
 801a58c:	68bb      	ldr	r3, [r7, #8]
 801a58e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801a592:	2b01      	cmp	r3, #1
 801a594:	d002      	beq.n	801a59c <RadioSetRxGenericConfig+0x15c>
            return -1;
 801a596:	f04f 33ff 	mov.w	r3, #4294967295
 801a59a:	e10b      	b.n	801a7b4 <RadioSetRxGenericConfig+0x374>
          ConfigGeneric.rtx = CONFIG_RX;
 801a59c:	2300      	movs	r3, #0
 801a59e:	773b      	strb	r3, [r7, #28]
          ConfigGeneric.RxConfig = config;
 801a5a0:	68bb      	ldr	r3, [r7, #8]
 801a5a2:	61bb      	str	r3, [r7, #24]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801a5a4:	4b58      	ldr	r3, [pc, #352]	; (801a708 <RadioSetRxGenericConfig+0x2c8>)
 801a5a6:	6819      	ldr	r1, [r3, #0]
 801a5a8:	f107 0314 	add.w	r3, r7, #20
 801a5ac:	4a57      	ldr	r2, [pc, #348]	; (801a70c <RadioSetRxGenericConfig+0x2cc>)
 801a5ae:	4618      	mov	r0, r3
 801a5b0:	f001 fd16 	bl	801bfe0 <RFW_Init>
 801a5b4:	4603      	mov	r3, r0
 801a5b6:	2b00      	cmp	r3, #0
 801a5b8:	d002      	beq.n	801a5c0 <RadioSetRxGenericConfig+0x180>
            return -1;
 801a5ba:	f04f 33ff 	mov.w	r3, #4294967295
 801a5be:	e0f9      	b.n	801a7b4 <RadioSetRxGenericConfig+0x374>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a5c0:	4b50      	ldr	r3, [pc, #320]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a5c2:	2200      	movs	r2, #0
 801a5c4:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a5c6:	4b4f      	ldr	r3, [pc, #316]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a5c8:	2201      	movs	r2, #1
 801a5ca:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a5cc:	4b4d      	ldr	r3, [pc, #308]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a5ce:	2200      	movs	r2, #0
 801a5d0:	755a      	strb	r2, [r3, #21]
        {
 801a5d2:	e00e      	b.n	801a5f2 <RadioSetRxGenericConfig+0x1b2>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a5d4:	68bb      	ldr	r3, [r7, #8]
 801a5d6:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801a5da:	4b4a      	ldr	r3, [pc, #296]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a5dc:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a5de:	68bb      	ldr	r3, [r7, #8]
 801a5e0:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801a5e4:	4b47      	ldr	r3, [pc, #284]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a5e6:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801a5e8:	68bb      	ldr	r3, [r7, #8]
 801a5ea:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801a5ee:	4b45      	ldr	r3, [pc, #276]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a5f0:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801a5f2:	f7ff fa48 	bl	8019a86 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a5f6:	2000      	movs	r0, #0
 801a5f8:	f7fe fbf2 	bl	8018de0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a5fc:	4844      	ldr	r0, [pc, #272]	; (801a710 <RadioSetRxGenericConfig+0x2d0>)
 801a5fe:	f001 f80b 	bl	801b618 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a602:	4844      	ldr	r0, [pc, #272]	; (801a714 <RadioSetRxGenericConfig+0x2d4>)
 801a604:	f001 f8da 	bl	801b7bc <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a608:	f107 0320 	add.w	r3, r7, #32
 801a60c:	4618      	mov	r0, r3
 801a60e:	f000 fba2 	bl	801ad56 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a612:	68bb      	ldr	r3, [r7, #8]
 801a614:	8b9b      	ldrh	r3, [r3, #28]
 801a616:	4618      	mov	r0, r3
 801a618:	f000 fbec 	bl	801adf4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a61c:	68bb      	ldr	r3, [r7, #8]
 801a61e:	8b1b      	ldrh	r3, [r3, #24]
 801a620:	4618      	mov	r0, r3
 801a622:	f000 fbc7 	bl	801adb4 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801a626:	683b      	ldr	r3, [r7, #0]
 801a628:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801a62c:	fb03 f202 	mul.w	r2, r3, r2
 801a630:	68bb      	ldr	r3, [r7, #8]
 801a632:	689b      	ldr	r3, [r3, #8]
 801a634:	fbb2 f3f3 	udiv	r3, r2, r3
 801a638:	4a32      	ldr	r2, [pc, #200]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a63a:	6093      	str	r3, [r2, #8]
        break;
 801a63c:	e0b9      	b.n	801a7b2 <RadioSetRxGenericConfig+0x372>
        if( config->lora.PreambleLen == 0 )
 801a63e:	68bb      	ldr	r3, [r7, #8]
 801a640:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 801a642:	2b00      	cmp	r3, #0
 801a644:	d102      	bne.n	801a64c <RadioSetRxGenericConfig+0x20c>
            return -1;
 801a646:	f04f 33ff 	mov.w	r3, #4294967295
 801a64a:	e0b3      	b.n	801a7b4 <RadioSetRxGenericConfig+0x374>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801a64c:	68bb      	ldr	r3, [r7, #8]
 801a64e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 801a652:	2b01      	cmp	r3, #1
 801a654:	d104      	bne.n	801a660 <RadioSetRxGenericConfig+0x220>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 801a656:	68bb      	ldr	r3, [r7, #8]
 801a658:	695b      	ldr	r3, [r3, #20]
 801a65a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801a65e:	e002      	b.n	801a666 <RadioSetRxGenericConfig+0x226>
            MaxPayloadLength = 0xFF;
 801a660:	23ff      	movs	r3, #255	; 0xff
 801a662:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a666:	68bb      	ldr	r3, [r7, #8]
 801a668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a66a:	2b00      	cmp	r3, #0
 801a66c:	bf14      	ite	ne
 801a66e:	2301      	movne	r3, #1
 801a670:	2300      	moveq	r3, #0
 801a672:	b2db      	uxtb	r3, r3
 801a674:	4618      	mov	r0, r3
 801a676:	f000 fd35 	bl	801b0e4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801a67a:	683b      	ldr	r3, [r7, #0]
 801a67c:	b2db      	uxtb	r3, r3
 801a67e:	4618      	mov	r0, r3
 801a680:	f000 fd3f 	bl	801b102 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801a684:	4b1f      	ldr	r3, [pc, #124]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a686:	2201      	movs	r2, #1
 801a688:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801a68c:	68bb      	ldr	r3, [r7, #8]
 801a68e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801a692:	4b1c      	ldr	r3, [pc, #112]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a694:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801a698:	68bb      	ldr	r3, [r7, #8]
 801a69a:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 801a69e:	4b19      	ldr	r3, [pc, #100]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a6a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801a6a4:	68bb      	ldr	r3, [r7, #8]
 801a6a6:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 801a6aa:	4b16      	ldr	r3, [pc, #88]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a6ac:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801a6b0:	68bb      	ldr	r3, [r7, #8]
 801a6b2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801a6b6:	2b02      	cmp	r3, #2
 801a6b8:	d010      	beq.n	801a6dc <RadioSetRxGenericConfig+0x29c>
 801a6ba:	2b02      	cmp	r3, #2
 801a6bc:	dc2c      	bgt.n	801a718 <RadioSetRxGenericConfig+0x2d8>
 801a6be:	2b00      	cmp	r3, #0
 801a6c0:	d002      	beq.n	801a6c8 <RadioSetRxGenericConfig+0x288>
 801a6c2:	2b01      	cmp	r3, #1
 801a6c4:	d005      	beq.n	801a6d2 <RadioSetRxGenericConfig+0x292>
            break;
 801a6c6:	e027      	b.n	801a718 <RadioSetRxGenericConfig+0x2d8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a6c8:	4b0e      	ldr	r3, [pc, #56]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a6ca:	2200      	movs	r2, #0
 801a6cc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a6d0:	e023      	b.n	801a71a <RadioSetRxGenericConfig+0x2da>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a6d2:	4b0c      	ldr	r3, [pc, #48]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a6d4:	2201      	movs	r2, #1
 801a6d6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a6da:	e01e      	b.n	801a71a <RadioSetRxGenericConfig+0x2da>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801a6dc:	68bb      	ldr	r3, [r7, #8]
 801a6de:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a6e2:	2b0b      	cmp	r3, #11
 801a6e4:	d004      	beq.n	801a6f0 <RadioSetRxGenericConfig+0x2b0>
 801a6e6:	68bb      	ldr	r3, [r7, #8]
 801a6e8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a6ec:	2b0c      	cmp	r3, #12
 801a6ee:	d104      	bne.n	801a6fa <RadioSetRxGenericConfig+0x2ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801a6f0:	4b04      	ldr	r3, [pc, #16]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a6f2:	2201      	movs	r2, #1
 801a6f4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a6f8:	e00f      	b.n	801a71a <RadioSetRxGenericConfig+0x2da>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801a6fa:	4b02      	ldr	r3, [pc, #8]	; (801a704 <RadioSetRxGenericConfig+0x2c4>)
 801a6fc:	2200      	movs	r2, #0
 801a6fe:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801a702:	e00a      	b.n	801a71a <RadioSetRxGenericConfig+0x2da>
 801a704:	20001ba8 	.word	0x20001ba8
 801a708:	20001ba4 	.word	0x20001ba4
 801a70c:	20001c1c 	.word	0x20001c1c
 801a710:	20001be0 	.word	0x20001be0
 801a714:	20001bb6 	.word	0x20001bb6
            break;
 801a718:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801a71a:	4b28      	ldr	r3, [pc, #160]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a71c:	2201      	movs	r2, #1
 801a71e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801a720:	68bb      	ldr	r3, [r7, #8]
 801a722:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 801a724:	4b25      	ldr	r3, [pc, #148]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a726:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801a728:	68bb      	ldr	r3, [r7, #8]
 801a72a:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801a72e:	4b23      	ldr	r3, [pc, #140]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a730:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801a732:	4a22      	ldr	r2, [pc, #136]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a734:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a738:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801a73a:	68bb      	ldr	r3, [r7, #8]
 801a73c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 801a740:	4b1e      	ldr	r3, [pc, #120]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a742:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801a746:	68bb      	ldr	r3, [r7, #8]
 801a748:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801a74c:	4b1b      	ldr	r3, [pc, #108]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a74e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 801a752:	f7ff f998 	bl	8019a86 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801a756:	2001      	movs	r0, #1
 801a758:	f7fe fb42 	bl	8018de0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a75c:	4818      	ldr	r0, [pc, #96]	; (801a7c0 <RadioSetRxGenericConfig+0x380>)
 801a75e:	f000 ff5b 	bl	801b618 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a762:	4818      	ldr	r0, [pc, #96]	; (801a7c4 <RadioSetRxGenericConfig+0x384>)
 801a764:	f001 f82a 	bl	801b7bc <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801a768:	4b14      	ldr	r3, [pc, #80]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a76a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801a76e:	2b01      	cmp	r3, #1
 801a770:	d10d      	bne.n	801a78e <RadioSetRxGenericConfig+0x34e>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801a772:	f240 7036 	movw	r0, #1846	; 0x736
 801a776:	f001 f97d 	bl	801ba74 <SUBGRF_ReadRegister>
 801a77a:	4603      	mov	r3, r0
 801a77c:	f023 0304 	bic.w	r3, r3, #4
 801a780:	b2db      	uxtb	r3, r3
 801a782:	4619      	mov	r1, r3
 801a784:	f240 7036 	movw	r0, #1846	; 0x736
 801a788:	f001 f960 	bl	801ba4c <SUBGRF_WriteRegister>
 801a78c:	e00c      	b.n	801a7a8 <RadioSetRxGenericConfig+0x368>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801a78e:	f240 7036 	movw	r0, #1846	; 0x736
 801a792:	f001 f96f 	bl	801ba74 <SUBGRF_ReadRegister>
 801a796:	4603      	mov	r3, r0
 801a798:	f043 0304 	orr.w	r3, r3, #4
 801a79c:	b2db      	uxtb	r3, r3
 801a79e:	4619      	mov	r1, r3
 801a7a0:	f240 7036 	movw	r0, #1846	; 0x736
 801a7a4:	f001 f952 	bl	801ba4c <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801a7a8:	4b04      	ldr	r3, [pc, #16]	; (801a7bc <RadioSetRxGenericConfig+0x37c>)
 801a7aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a7ae:	609a      	str	r2, [r3, #8]
        break;
 801a7b0:	bf00      	nop
    }
    return status;
 801a7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801a7b4:	4618      	mov	r0, r3
 801a7b6:	3730      	adds	r7, #48	; 0x30
 801a7b8:	46bd      	mov	sp, r7
 801a7ba:	bd80      	pop	{r7, pc}
 801a7bc:	20001ba8 	.word	0x20001ba8
 801a7c0:	20001be0 	.word	0x20001be0
 801a7c4:	20001bb6 	.word	0x20001bb6

0801a7c8 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801a7c8:	b580      	push	{r7, lr}
 801a7ca:	b08e      	sub	sp, #56	; 0x38
 801a7cc:	af00      	add	r7, sp, #0
 801a7ce:	60b9      	str	r1, [r7, #8]
 801a7d0:	607b      	str	r3, [r7, #4]
 801a7d2:	4603      	mov	r3, r0
 801a7d4:	73fb      	strb	r3, [r7, #15]
 801a7d6:	4613      	mov	r3, r2
 801a7d8:	73bb      	strb	r3, [r7, #14]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801a7da:	2300      	movs	r3, #0
 801a7dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a7de:	2300      	movs	r3, #0
 801a7e0:	633b      	str	r3, [r7, #48]	; 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a7e2:	f001 fc0a 	bl	801bffa <RFW_DeInit>
    switch( modem )
 801a7e6:	7bfb      	ldrb	r3, [r7, #15]
 801a7e8:	2b03      	cmp	r3, #3
 801a7ea:	f200 8204 	bhi.w	801abf6 <RadioSetTxGenericConfig+0x42e>
 801a7ee:	a201      	add	r2, pc, #4	; (adr r2, 801a7f4 <RadioSetTxGenericConfig+0x2c>)
 801a7f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a7f4:	0801a979 	.word	0x0801a979
 801a7f8:	0801aac1 	.word	0x0801aac1
 801a7fc:	0801abb9 	.word	0x0801abb9
 801a800:	0801a805 	.word	0x0801a805
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801a804:	68bb      	ldr	r3, [r7, #8]
 801a806:	7c9b      	ldrb	r3, [r3, #18]
 801a808:	2b08      	cmp	r3, #8
 801a80a:	d902      	bls.n	801a812 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 801a80c:	f04f 33ff 	mov.w	r3, #4294967295
 801a810:	e206      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
          RADIO_MEMCPY8(syncword, config->msk.SyncWord, config->msk.SyncWordLength);
 801a812:	68bb      	ldr	r3, [r7, #8]
 801a814:	6899      	ldr	r1, [r3, #8]
 801a816:	68bb      	ldr	r3, [r7, #8]
 801a818:	7c9b      	ldrb	r3, [r3, #18]
 801a81a:	b29a      	uxth	r2, r3
 801a81c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801a820:	4618      	mov	r0, r3
 801a822:	f001 fca7 	bl	801c174 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801a826:	68bb      	ldr	r3, [r7, #8]
 801a828:	681b      	ldr	r3, [r3, #0]
 801a82a:	2b00      	cmp	r3, #0
 801a82c:	d102      	bne.n	801a834 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 801a82e:	f04f 33ff 	mov.w	r3, #4294967295
 801a832:	e1f5      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
        }
        else if (config->msk.BitRate<= 10000)
 801a834:	68bb      	ldr	r3, [r7, #8]
 801a836:	681b      	ldr	r3, [r3, #0]
 801a838:	f242 7210 	movw	r2, #10000	; 0x2710
 801a83c:	4293      	cmp	r3, r2
 801a83e:	d813      	bhi.n	801a868 <RadioSetTxGenericConfig+0xa0>
        {
          /*max msk modulator datarate is 10kbps*/
          radio_modem= MODEM_MSK;
 801a840:	2302      	movs	r3, #2
 801a842:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801a846:	4b99      	ldr	r3, [pc, #612]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a848:	2203      	movs	r2, #3
 801a84a:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801a84c:	4b97      	ldr	r3, [pc, #604]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a84e:	2203      	movs	r2, #3
 801a850:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801a854:	68bb      	ldr	r3, [r7, #8]
 801a856:	681b      	ldr	r3, [r3, #0]
 801a858:	4a94      	ldr	r2, [pc, #592]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a85a:	63d3      	str	r3, [r2, #60]	; 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801a85c:	68bb      	ldr	r3, [r7, #8]
 801a85e:	7cda      	ldrb	r2, [r3, #19]
 801a860:	4b92      	ldr	r3, [pc, #584]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a862:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801a866:	e017      	b.n	801a898 <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
          radio_modem= MODEM_FSK;
 801a868:	2300      	movs	r3, #0
 801a86a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a86e:	4b8f      	ldr	r3, [pc, #572]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a870:	2200      	movs	r2, #0
 801a872:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a874:	4b8d      	ldr	r3, [pc, #564]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a876:	2200      	movs	r2, #0
 801a878:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801a87c:	68bb      	ldr	r3, [r7, #8]
 801a87e:	681b      	ldr	r3, [r3, #0]
 801a880:	4a8a      	ldr	r2, [pc, #552]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a882:	63d3      	str	r3, [r2, #60]	; 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801a884:	68bb      	ldr	r3, [r7, #8]
 801a886:	7cda      	ldrb	r2, [r3, #19]
 801a888:	4b88      	ldr	r3, [pc, #544]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a88a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
          /*do msk with gfsk modulator*/
          SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate/4;
 801a88e:	68bb      	ldr	r3, [r7, #8]
 801a890:	681b      	ldr	r3, [r3, #0]
 801a892:	089b      	lsrs	r3, r3, #2
 801a894:	4a85      	ldr	r2, [pc, #532]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a896:	6413      	str	r3, [r2, #64]	; 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801a898:	68bb      	ldr	r3, [r7, #8]
 801a89a:	685b      	ldr	r3, [r3, #4]
 801a89c:	b29b      	uxth	r3, r3
 801a89e:	00db      	lsls	r3, r3, #3
 801a8a0:	b29a      	uxth	r2, r3
 801a8a2:	4b82      	ldr	r3, [pc, #520]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a8a4:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801a8a6:	4b81      	ldr	r3, [pc, #516]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a8a8:	2204      	movs	r2, #4
 801a8aa:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801a8ac:	68bb      	ldr	r3, [r7, #8]
 801a8ae:	7c9b      	ldrb	r3, [r3, #18]
 801a8b0:	00db      	lsls	r3, r3, #3
 801a8b2:	b2da      	uxtb	r2, r3
 801a8b4:	4b7d      	ldr	r3, [pc, #500]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a8b6:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801a8b8:	4b7c      	ldr	r3, [pc, #496]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a8ba:	2200      	movs	r2, #0
 801a8bc:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a8be:	68bb      	ldr	r3, [r7, #8]
 801a8c0:	7d9b      	ldrb	r3, [r3, #22]
 801a8c2:	2b02      	cmp	r3, #2
 801a8c4:	d003      	beq.n	801a8ce <RadioSetTxGenericConfig+0x106>
 801a8c6:	68bb      	ldr	r3, [r7, #8]
 801a8c8:	7d1b      	ldrb	r3, [r3, #20]
 801a8ca:	2b02      	cmp	r3, #2
 801a8cc:	d12b      	bne.n	801a926 <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a8ce:	68bb      	ldr	r3, [r7, #8]
 801a8d0:	7d5b      	ldrb	r3, [r3, #21]
 801a8d2:	2bf1      	cmp	r3, #241	; 0xf1
 801a8d4:	d00a      	beq.n	801a8ec <RadioSetTxGenericConfig+0x124>
 801a8d6:	68bb      	ldr	r3, [r7, #8]
 801a8d8:	7d5b      	ldrb	r3, [r3, #21]
 801a8da:	2bf2      	cmp	r3, #242	; 0xf2
 801a8dc:	d006      	beq.n	801a8ec <RadioSetTxGenericConfig+0x124>
 801a8de:	68bb      	ldr	r3, [r7, #8]
 801a8e0:	7d5b      	ldrb	r3, [r3, #21]
 801a8e2:	2b01      	cmp	r3, #1
 801a8e4:	d002      	beq.n	801a8ec <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 801a8e6:	f04f 33ff 	mov.w	r3, #4294967295
 801a8ea:	e199      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig= config;
 801a8ec:	68bb      	ldr	r3, [r7, #8]
 801a8ee:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801a8f0:	2301      	movs	r3, #1
 801a8f2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801a8f6:	4b6e      	ldr	r3, [pc, #440]	; (801aab0 <RadioSetTxGenericConfig+0x2e8>)
 801a8f8:	6819      	ldr	r1, [r3, #0]
 801a8fa:	f107 0320 	add.w	r3, r7, #32
 801a8fe:	4a6d      	ldr	r2, [pc, #436]	; (801aab4 <RadioSetTxGenericConfig+0x2ec>)
 801a900:	4618      	mov	r0, r3
 801a902:	f001 fb6d 	bl	801bfe0 <RFW_Init>
 801a906:	4603      	mov	r3, r0
 801a908:	2b00      	cmp	r3, #0
 801a90a:	d002      	beq.n	801a912 <RadioSetTxGenericConfig+0x14a>
            {
              return -1;
 801a90c:	f04f 33ff 	mov.w	r3, #4294967295
 801a910:	e186      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a912:	4b66      	ldr	r3, [pc, #408]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a914:	2200      	movs	r2, #0
 801a916:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 801a918:	4b64      	ldr	r3, [pc, #400]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a91a:	2201      	movs	r2, #1
 801a91c:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a91e:	4b63      	ldr	r3, [pc, #396]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a920:	2200      	movs	r2, #0
 801a922:	755a      	strb	r2, [r3, #21]
        {
 801a924:	e00b      	b.n	801a93e <RadioSetTxGenericConfig+0x176>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801a926:	68bb      	ldr	r3, [r7, #8]
 801a928:	7d5a      	ldrb	r2, [r3, #21]
 801a92a:	4b60      	ldr	r3, [pc, #384]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a92c:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801a92e:	68bb      	ldr	r3, [r7, #8]
 801a930:	7d9a      	ldrb	r2, [r3, #22]
 801a932:	4b5e      	ldr	r3, [pc, #376]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a934:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801a936:	68bb      	ldr	r3, [r7, #8]
 801a938:	7d1a      	ldrb	r2, [r3, #20]
 801a93a:	4b5c      	ldr	r3, [pc, #368]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a93c:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801a93e:	f7ff f8a2 	bl	8019a86 <RadioStandby>
        RadioSetModem( radio_modem );
 801a942:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a946:	4618      	mov	r0, r3
 801a948:	f7fe fa4a 	bl	8018de0 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a94c:	485a      	ldr	r0, [pc, #360]	; (801aab8 <RadioSetTxGenericConfig+0x2f0>)
 801a94e:	f000 fe63 	bl	801b618 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a952:	485a      	ldr	r0, [pc, #360]	; (801aabc <RadioSetTxGenericConfig+0x2f4>)
 801a954:	f000 ff32 	bl	801b7bc <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a958:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801a95c:	4618      	mov	r0, r3
 801a95e:	f000 f9fa 	bl	801ad56 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801a962:	68bb      	ldr	r3, [r7, #8]
 801a964:	8a1b      	ldrh	r3, [r3, #16]
 801a966:	4618      	mov	r0, r3
 801a968:	f000 fa44 	bl	801adf4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->msk.CrcPolynomial );
 801a96c:	68bb      	ldr	r3, [r7, #8]
 801a96e:	899b      	ldrh	r3, [r3, #12]
 801a970:	4618      	mov	r0, r3
 801a972:	f000 fa1f 	bl	801adb4 <SUBGRF_SetCrcPolynomial>
        break;
 801a976:	e13f      	b.n	801abf8 <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801a978:	68bb      	ldr	r3, [r7, #8]
 801a97a:	681b      	ldr	r3, [r3, #0]
 801a97c:	2b00      	cmp	r3, #0
 801a97e:	d102      	bne.n	801a986 <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 801a980:	f04f 33ff 	mov.w	r3, #4294967295
 801a984:	e14c      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 801a986:	68bb      	ldr	r3, [r7, #8]
 801a988:	7c9b      	ldrb	r3, [r3, #18]
 801a98a:	2b08      	cmp	r3, #8
 801a98c:	d902      	bls.n	801a994 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 801a98e:	f04f 33ff 	mov.w	r3, #4294967295
 801a992:	e145      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8(syncword, config->fsk.SyncWord, config->fsk.SyncWordLength);
 801a994:	68bb      	ldr	r3, [r7, #8]
 801a996:	6899      	ldr	r1, [r3, #8]
 801a998:	68bb      	ldr	r3, [r7, #8]
 801a99a:	7c9b      	ldrb	r3, [r3, #18]
 801a99c:	b29a      	uxth	r2, r3
 801a99e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801a9a2:	4618      	mov	r0, r3
 801a9a4:	f001 fbe6 	bl	801c174 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a9a8:	4b40      	ldr	r3, [pc, #256]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9aa:	2200      	movs	r2, #0
 801a9ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a9b0:	68bb      	ldr	r3, [r7, #8]
 801a9b2:	681b      	ldr	r3, [r3, #0]
 801a9b4:	4a3d      	ldr	r2, [pc, #244]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9b6:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801a9b8:	68bb      	ldr	r3, [r7, #8]
 801a9ba:	7cda      	ldrb	r2, [r3, #19]
 801a9bc:	4b3b      	ldr	r3, [pc, #236]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801a9c2:	68bb      	ldr	r3, [r7, #8]
 801a9c4:	699b      	ldr	r3, [r3, #24]
 801a9c6:	4a39      	ldr	r2, [pc, #228]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9c8:	6413      	str	r3, [r2, #64]	; 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a9ca:	4b38      	ldr	r3, [pc, #224]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9cc:	2200      	movs	r2, #0
 801a9ce:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801a9d0:	68bb      	ldr	r3, [r7, #8]
 801a9d2:	685b      	ldr	r3, [r3, #4]
 801a9d4:	b29b      	uxth	r3, r3
 801a9d6:	00db      	lsls	r3, r3, #3
 801a9d8:	b29a      	uxth	r2, r3
 801a9da:	4b34      	ldr	r3, [pc, #208]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9dc:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801a9de:	4b33      	ldr	r3, [pc, #204]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9e0:	2204      	movs	r2, #4
 801a9e2:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a9e4:	68bb      	ldr	r3, [r7, #8]
 801a9e6:	7c9b      	ldrb	r3, [r3, #18]
 801a9e8:	00db      	lsls	r3, r3, #3
 801a9ea:	b2da      	uxtb	r2, r3
 801a9ec:	4b2f      	ldr	r3, [pc, #188]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9ee:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801a9f0:	4b2e      	ldr	r3, [pc, #184]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801a9f2:	2200      	movs	r2, #0
 801a9f4:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a9f6:	68bb      	ldr	r3, [r7, #8]
 801a9f8:	7d9b      	ldrb	r3, [r3, #22]
 801a9fa:	2b02      	cmp	r3, #2
 801a9fc:	d003      	beq.n	801aa06 <RadioSetTxGenericConfig+0x23e>
 801a9fe:	68bb      	ldr	r3, [r7, #8]
 801aa00:	7d1b      	ldrb	r3, [r3, #20]
 801aa02:	2b02      	cmp	r3, #2
 801aa04:	d12a      	bne.n	801aa5c <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801aa06:	68bb      	ldr	r3, [r7, #8]
 801aa08:	7d5b      	ldrb	r3, [r3, #21]
 801aa0a:	2bf1      	cmp	r3, #241	; 0xf1
 801aa0c:	d00a      	beq.n	801aa24 <RadioSetTxGenericConfig+0x25c>
 801aa0e:	68bb      	ldr	r3, [r7, #8]
 801aa10:	7d5b      	ldrb	r3, [r3, #21]
 801aa12:	2bf2      	cmp	r3, #242	; 0xf2
 801aa14:	d006      	beq.n	801aa24 <RadioSetTxGenericConfig+0x25c>
 801aa16:	68bb      	ldr	r3, [r7, #8]
 801aa18:	7d5b      	ldrb	r3, [r3, #21]
 801aa1a:	2b01      	cmp	r3, #1
 801aa1c:	d002      	beq.n	801aa24 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 801aa1e:	f04f 33ff 	mov.w	r3, #4294967295
 801aa22:	e0fd      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801aa24:	2301      	movs	r3, #1
 801aa26:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801aa28:	68bb      	ldr	r3, [r7, #8]
 801aa2a:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801aa2c:	4b20      	ldr	r3, [pc, #128]	; (801aab0 <RadioSetTxGenericConfig+0x2e8>)
 801aa2e:	6819      	ldr	r1, [r3, #0]
 801aa30:	f107 0314 	add.w	r3, r7, #20
 801aa34:	4a1f      	ldr	r2, [pc, #124]	; (801aab4 <RadioSetTxGenericConfig+0x2ec>)
 801aa36:	4618      	mov	r0, r3
 801aa38:	f001 fad2 	bl	801bfe0 <RFW_Init>
 801aa3c:	4603      	mov	r3, r0
 801aa3e:	2b00      	cmp	r3, #0
 801aa40:	d002      	beq.n	801aa48 <RadioSetTxGenericConfig+0x280>
            {
              return -1;
 801aa42:	f04f 33ff 	mov.w	r3, #4294967295
 801aa46:	e0eb      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801aa48:	4b18      	ldr	r3, [pc, #96]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801aa4a:	2200      	movs	r2, #0
 801aa4c:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 801aa4e:	4b17      	ldr	r3, [pc, #92]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801aa50:	2201      	movs	r2, #1
 801aa52:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801aa54:	4b15      	ldr	r3, [pc, #84]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801aa56:	2200      	movs	r2, #0
 801aa58:	755a      	strb	r2, [r3, #21]
        {
 801aa5a:	e00b      	b.n	801aa74 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801aa5c:	68bb      	ldr	r3, [r7, #8]
 801aa5e:	7d5a      	ldrb	r2, [r3, #21]
 801aa60:	4b12      	ldr	r3, [pc, #72]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801aa62:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801aa64:	68bb      	ldr	r3, [r7, #8]
 801aa66:	7d9a      	ldrb	r2, [r3, #22]
 801aa68:	4b10      	ldr	r3, [pc, #64]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801aa6a:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801aa6c:	68bb      	ldr	r3, [r7, #8]
 801aa6e:	7d1a      	ldrb	r2, [r3, #20]
 801aa70:	4b0e      	ldr	r3, [pc, #56]	; (801aaac <RadioSetTxGenericConfig+0x2e4>)
 801aa72:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801aa74:	f7ff f807 	bl	8019a86 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801aa78:	2000      	movs	r0, #0
 801aa7a:	f7fe f9b1 	bl	8018de0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801aa7e:	480e      	ldr	r0, [pc, #56]	; (801aab8 <RadioSetTxGenericConfig+0x2f0>)
 801aa80:	f000 fdca 	bl	801b618 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801aa84:	480d      	ldr	r0, [pc, #52]	; (801aabc <RadioSetTxGenericConfig+0x2f4>)
 801aa86:	f000 fe99 	bl	801b7bc <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801aa8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801aa8e:	4618      	mov	r0, r3
 801aa90:	f000 f961 	bl	801ad56 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801aa94:	68bb      	ldr	r3, [r7, #8]
 801aa96:	8a1b      	ldrh	r3, [r3, #16]
 801aa98:	4618      	mov	r0, r3
 801aa9a:	f000 f9ab 	bl	801adf4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801aa9e:	68bb      	ldr	r3, [r7, #8]
 801aaa0:	899b      	ldrh	r3, [r3, #12]
 801aaa2:	4618      	mov	r0, r3
 801aaa4:	f000 f986 	bl	801adb4 <SUBGRF_SetCrcPolynomial>
        break;
 801aaa8:	e0a6      	b.n	801abf8 <RadioSetTxGenericConfig+0x430>
 801aaaa:	bf00      	nop
 801aaac:	20001ba8 	.word	0x20001ba8
 801aab0:	20001ba4 	.word	0x20001ba4
 801aab4:	20001c04 	.word	0x20001c04
 801aab8:	20001be0 	.word	0x20001be0
 801aabc:	20001bb6 	.word	0x20001bb6
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801aac0:	4b59      	ldr	r3, [pc, #356]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801aac2:	2201      	movs	r2, #1
 801aac4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801aac8:	68bb      	ldr	r3, [r7, #8]
 801aaca:	781a      	ldrb	r2, [r3, #0]
 801aacc:	4b56      	ldr	r3, [pc, #344]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801aace:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801aad2:	68bb      	ldr	r3, [r7, #8]
 801aad4:	785a      	ldrb	r2, [r3, #1]
 801aad6:	4b54      	ldr	r3, [pc, #336]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801aad8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801aadc:	68bb      	ldr	r3, [r7, #8]
 801aade:	789a      	ldrb	r2, [r3, #2]
 801aae0:	4b51      	ldr	r3, [pc, #324]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801aae2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801aae6:	68bb      	ldr	r3, [r7, #8]
 801aae8:	78db      	ldrb	r3, [r3, #3]
 801aaea:	2b02      	cmp	r3, #2
 801aaec:	d010      	beq.n	801ab10 <RadioSetTxGenericConfig+0x348>
 801aaee:	2b02      	cmp	r3, #2
 801aaf0:	dc20      	bgt.n	801ab34 <RadioSetTxGenericConfig+0x36c>
 801aaf2:	2b00      	cmp	r3, #0
 801aaf4:	d002      	beq.n	801aafc <RadioSetTxGenericConfig+0x334>
 801aaf6:	2b01      	cmp	r3, #1
 801aaf8:	d005      	beq.n	801ab06 <RadioSetTxGenericConfig+0x33e>
            {
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
          default:
            break;
 801aafa:	e01b      	b.n	801ab34 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801aafc:	4b4a      	ldr	r3, [pc, #296]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801aafe:	2200      	movs	r2, #0
 801ab00:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ab04:	e017      	b.n	801ab36 <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ab06:	4b48      	ldr	r3, [pc, #288]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab08:	2201      	movs	r2, #1
 801ab0a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ab0e:	e012      	b.n	801ab36 <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801ab10:	68bb      	ldr	r3, [r7, #8]
 801ab12:	781b      	ldrb	r3, [r3, #0]
 801ab14:	2b0b      	cmp	r3, #11
 801ab16:	d003      	beq.n	801ab20 <RadioSetTxGenericConfig+0x358>
 801ab18:	68bb      	ldr	r3, [r7, #8]
 801ab1a:	781b      	ldrb	r3, [r3, #0]
 801ab1c:	2b0c      	cmp	r3, #12
 801ab1e:	d104      	bne.n	801ab2a <RadioSetTxGenericConfig+0x362>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ab20:	4b41      	ldr	r3, [pc, #260]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab22:	2201      	movs	r2, #1
 801ab24:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ab28:	e005      	b.n	801ab36 <RadioSetTxGenericConfig+0x36e>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801ab2a:	4b3f      	ldr	r3, [pc, #252]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab2c:	2200      	movs	r2, #0
 801ab2e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801ab32:	e000      	b.n	801ab36 <RadioSetTxGenericConfig+0x36e>
            break;
 801ab34:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ab36:	4b3c      	ldr	r3, [pc, #240]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab38:	2201      	movs	r2, #1
 801ab3a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801ab3c:	68bb      	ldr	r3, [r7, #8]
 801ab3e:	889a      	ldrh	r2, [r3, #4]
 801ab40:	4b39      	ldr	r3, [pc, #228]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab42:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801ab44:	68bb      	ldr	r3, [r7, #8]
 801ab46:	799a      	ldrb	r2, [r3, #6]
 801ab48:	4b37      	ldr	r3, [pc, #220]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab4a:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801ab4c:	68bb      	ldr	r3, [r7, #8]
 801ab4e:	79da      	ldrb	r2, [r3, #7]
 801ab50:	4b35      	ldr	r3, [pc, #212]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab52:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801ab56:	68bb      	ldr	r3, [r7, #8]
 801ab58:	7a1a      	ldrb	r2, [r3, #8]
 801ab5a:	4b33      	ldr	r3, [pc, #204]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        RadioStandby( );
 801ab60:	f7fe ff91 	bl	8019a86 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801ab64:	2001      	movs	r0, #1
 801ab66:	f7fe f93b 	bl	8018de0 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ab6a:	4830      	ldr	r0, [pc, #192]	; (801ac2c <RadioSetTxGenericConfig+0x464>)
 801ab6c:	f000 fd54 	bl	801b618 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ab70:	482f      	ldr	r0, [pc, #188]	; (801ac30 <RadioSetTxGenericConfig+0x468>)
 801ab72:	f000 fe23 	bl	801b7bc <SUBGRF_SetPacketParams>

        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801ab76:	4b2c      	ldr	r3, [pc, #176]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ab78:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801ab7c:	2b06      	cmp	r3, #6
 801ab7e:	d10d      	bne.n	801ab9c <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801ab80:	f640 0089 	movw	r0, #2185	; 0x889
 801ab84:	f000 ff76 	bl	801ba74 <SUBGRF_ReadRegister>
 801ab88:	4603      	mov	r3, r0
 801ab8a:	f023 0304 	bic.w	r3, r3, #4
 801ab8e:	b2db      	uxtb	r3, r3
 801ab90:	4619      	mov	r1, r3
 801ab92:	f640 0089 	movw	r0, #2185	; 0x889
 801ab96:	f000 ff59 	bl	801ba4c <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        // WORKAROUND END
        break;
 801ab9a:	e02d      	b.n	801abf8 <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801ab9c:	f640 0089 	movw	r0, #2185	; 0x889
 801aba0:	f000 ff68 	bl	801ba74 <SUBGRF_ReadRegister>
 801aba4:	4603      	mov	r3, r0
 801aba6:	f043 0304 	orr.w	r3, r3, #4
 801abaa:	b2db      	uxtb	r3, r3
 801abac:	4619      	mov	r1, r3
 801abae:	f640 0089 	movw	r0, #2185	; 0x889
 801abb2:	f000 ff4b 	bl	801ba4c <SUBGRF_WriteRegister>
        break;
 801abb6:	e01f      	b.n	801abf8 <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801abb8:	68bb      	ldr	r3, [r7, #8]
 801abba:	681b      	ldr	r3, [r3, #0]
 801abbc:	2b00      	cmp	r3, #0
 801abbe:	d004      	beq.n	801abca <RadioSetTxGenericConfig+0x402>
 801abc0:	68bb      	ldr	r3, [r7, #8]
 801abc2:	681b      	ldr	r3, [r3, #0]
 801abc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801abc8:	d902      	bls.n	801abd0 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 801abca:	f04f 33ff 	mov.w	r3, #4294967295
 801abce:	e027      	b.n	801ac20 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 801abd0:	2003      	movs	r0, #3
 801abd2:	f7fe f905 	bl	8018de0 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801abd6:	4b14      	ldr	r3, [pc, #80]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801abd8:	2202      	movs	r2, #2
 801abda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801abde:	68bb      	ldr	r3, [r7, #8]
 801abe0:	681b      	ldr	r3, [r3, #0]
 801abe2:	4a11      	ldr	r2, [pc, #68]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801abe4:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801abe6:	4b10      	ldr	r3, [pc, #64]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801abe8:	2216      	movs	r2, #22
 801abea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801abee:	480f      	ldr	r0, [pc, #60]	; (801ac2c <RadioSetTxGenericConfig+0x464>)
 801abf0:	f000 fd12 	bl	801b618 <SUBGRF_SetModulationParams>
        break;
 801abf4:	e000      	b.n	801abf8 <RadioSetTxGenericConfig+0x430>
    default:
        break;
 801abf6:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801abf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801abfc:	4618      	mov	r0, r3
 801abfe:	f001 f841 	bl	801bc84 <SUBGRF_SetRfTxPower>
 801ac02:	4603      	mov	r3, r0
 801ac04:	461a      	mov	r2, r3
 801ac06:	4b08      	ldr	r3, [pc, #32]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ac08:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801ac0c:	4b06      	ldr	r3, [pc, #24]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ac0e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801ac12:	4618      	mov	r0, r3
 801ac14:	f001 fa05 	bl	801c022 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801ac18:	4a03      	ldr	r2, [pc, #12]	; (801ac28 <RadioSetTxGenericConfig+0x460>)
 801ac1a:	687b      	ldr	r3, [r7, #4]
 801ac1c:	6053      	str	r3, [r2, #4]
    return 0;
 801ac1e:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801ac20:	4618      	mov	r0, r3
 801ac22:	3738      	adds	r7, #56	; 0x38
 801ac24:	46bd      	mov	sp, r7
 801ac26:	bd80      	pop	{r7, pc}
 801ac28:	20001ba8 	.word	0x20001ba8
 801ac2c:	20001be0 	.word	0x20001be0
 801ac30:	20001bb6 	.word	0x20001bb6

0801ac34 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801ac34:	b580      	push	{r7, lr}
 801ac36:	b084      	sub	sp, #16
 801ac38:	af00      	add	r7, sp, #0
 801ac3a:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801ac3c:	687b      	ldr	r3, [r7, #4]
 801ac3e:	2b00      	cmp	r3, #0
 801ac40:	d002      	beq.n	801ac48 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801ac42:	4a1a      	ldr	r2, [pc, #104]	; (801acac <SUBGRF_Init+0x78>)
 801ac44:	687b      	ldr	r3, [r7, #4]
 801ac46:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801ac48:	f7e6 fee4 	bl	8001a14 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801ac4c:	2002      	movs	r0, #2
 801ac4e:	f001 f8e5 	bl	801be1c <Radio_SMPS_Set>

    ImageCalibrated = false;
 801ac52:	4b17      	ldr	r3, [pc, #92]	; (801acb0 <SUBGRF_Init+0x7c>)
 801ac54:	2200      	movs	r2, #0
 801ac56:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801ac58:	2000      	movs	r0, #0
 801ac5a:	f000 f977 	bl	801af4c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801ac5e:	f7f0 fa2b 	bl	800b0b8 <RBI_IsTCXO>
 801ac62:	4603      	mov	r3, r0
 801ac64:	2b01      	cmp	r3, #1
 801ac66:	d10e      	bne.n	801ac86 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801ac68:	2140      	movs	r1, #64	; 0x40
 801ac6a:	2001      	movs	r0, #1
 801ac6c:	f000 fb78 	bl	801b360 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801ac70:	2100      	movs	r1, #0
 801ac72:	f640 1011 	movw	r0, #2321	; 0x911
 801ac76:	f000 fee9 	bl	801ba4c <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801ac7a:	237f      	movs	r3, #127	; 0x7f
 801ac7c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801ac7e:	7b38      	ldrb	r0, [r7, #12]
 801ac80:	f000 fa85 	bl	801b18e <SUBGRF_Calibrate>
 801ac84:	e009      	b.n	801ac9a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ac86:	2120      	movs	r1, #32
 801ac88:	f640 1011 	movw	r0, #2321	; 0x911
 801ac8c:	f000 fede 	bl	801ba4c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801ac90:	2120      	movs	r1, #32
 801ac92:	f640 1012 	movw	r0, #2322	; 0x912
 801ac96:	f000 fed9 	bl	801ba4c <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801ac9a:	f7f0 f9f1 	bl	800b080 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801ac9e:	4b05      	ldr	r3, [pc, #20]	; (801acb4 <SUBGRF_Init+0x80>)
 801aca0:	2201      	movs	r2, #1
 801aca2:	701a      	strb	r2, [r3, #0]
}
 801aca4:	bf00      	nop
 801aca6:	3710      	adds	r7, #16
 801aca8:	46bd      	mov	sp, r7
 801acaa:	bd80      	pop	{r7, pc}
 801acac:	20001c40 	.word	0x20001c40
 801acb0:	20001c3c 	.word	0x20001c3c
 801acb4:	20001c34 	.word	0x20001c34

0801acb8 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801acb8:	b480      	push	{r7}
 801acba:	af00      	add	r7, sp, #0
    return OperatingMode;
 801acbc:	4b02      	ldr	r3, [pc, #8]	; (801acc8 <SUBGRF_GetOperatingMode+0x10>)
 801acbe:	781b      	ldrb	r3, [r3, #0]
}
 801acc0:	4618      	mov	r0, r3
 801acc2:	46bd      	mov	sp, r7
 801acc4:	bc80      	pop	{r7}
 801acc6:	4770      	bx	lr
 801acc8:	20001c34 	.word	0x20001c34

0801accc <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801accc:	b580      	push	{r7, lr}
 801acce:	b082      	sub	sp, #8
 801acd0:	af00      	add	r7, sp, #0
 801acd2:	6078      	str	r0, [r7, #4]
 801acd4:	460b      	mov	r3, r1
 801acd6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801acd8:	78fb      	ldrb	r3, [r7, #3]
 801acda:	461a      	mov	r2, r3
 801acdc:	6879      	ldr	r1, [r7, #4]
 801acde:	2000      	movs	r0, #0
 801ace0:	f000 ff20 	bl	801bb24 <SUBGRF_WriteBuffer>
}
 801ace4:	bf00      	nop
 801ace6:	3708      	adds	r7, #8
 801ace8:	46bd      	mov	sp, r7
 801acea:	bd80      	pop	{r7, pc}

0801acec <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801acec:	b580      	push	{r7, lr}
 801acee:	b086      	sub	sp, #24
 801acf0:	af00      	add	r7, sp, #0
 801acf2:	60f8      	str	r0, [r7, #12]
 801acf4:	60b9      	str	r1, [r7, #8]
 801acf6:	4613      	mov	r3, r2
 801acf8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801acfa:	2300      	movs	r3, #0
 801acfc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801acfe:	f107 0317 	add.w	r3, r7, #23
 801ad02:	4619      	mov	r1, r3
 801ad04:	68b8      	ldr	r0, [r7, #8]
 801ad06:	f000 fe23 	bl	801b950 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801ad0a:	68bb      	ldr	r3, [r7, #8]
 801ad0c:	781b      	ldrb	r3, [r3, #0]
 801ad0e:	79fa      	ldrb	r2, [r7, #7]
 801ad10:	429a      	cmp	r2, r3
 801ad12:	d201      	bcs.n	801ad18 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801ad14:	2301      	movs	r3, #1
 801ad16:	e007      	b.n	801ad28 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801ad18:	7df8      	ldrb	r0, [r7, #23]
 801ad1a:	68bb      	ldr	r3, [r7, #8]
 801ad1c:	781b      	ldrb	r3, [r3, #0]
 801ad1e:	461a      	mov	r2, r3
 801ad20:	68f9      	ldr	r1, [r7, #12]
 801ad22:	f000 ff21 	bl	801bb68 <SUBGRF_ReadBuffer>

    return 0;
 801ad26:	2300      	movs	r3, #0
}
 801ad28:	4618      	mov	r0, r3
 801ad2a:	3718      	adds	r7, #24
 801ad2c:	46bd      	mov	sp, r7
 801ad2e:	bd80      	pop	{r7, pc}

0801ad30 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801ad30:	b580      	push	{r7, lr}
 801ad32:	b084      	sub	sp, #16
 801ad34:	af00      	add	r7, sp, #0
 801ad36:	60f8      	str	r0, [r7, #12]
 801ad38:	460b      	mov	r3, r1
 801ad3a:	607a      	str	r2, [r7, #4]
 801ad3c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801ad3e:	7afb      	ldrb	r3, [r7, #11]
 801ad40:	4619      	mov	r1, r3
 801ad42:	68f8      	ldr	r0, [r7, #12]
 801ad44:	f7ff ffc2 	bl	801accc <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801ad48:	6878      	ldr	r0, [r7, #4]
 801ad4a:	f000 f91b 	bl	801af84 <SUBGRF_SetTx>
}
 801ad4e:	bf00      	nop
 801ad50:	3710      	adds	r7, #16
 801ad52:	46bd      	mov	sp, r7
 801ad54:	bd80      	pop	{r7, pc}

0801ad56 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801ad56:	b580      	push	{r7, lr}
 801ad58:	b082      	sub	sp, #8
 801ad5a:	af00      	add	r7, sp, #0
 801ad5c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801ad5e:	2208      	movs	r2, #8
 801ad60:	6879      	ldr	r1, [r7, #4]
 801ad62:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801ad66:	f000 fe99 	bl	801ba9c <SUBGRF_WriteRegisters>
    return 0;
 801ad6a:	2300      	movs	r3, #0
}
 801ad6c:	4618      	mov	r0, r3
 801ad6e:	3708      	adds	r7, #8
 801ad70:	46bd      	mov	sp, r7
 801ad72:	bd80      	pop	{r7, pc}

0801ad74 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801ad74:	b580      	push	{r7, lr}
 801ad76:	b084      	sub	sp, #16
 801ad78:	af00      	add	r7, sp, #0
 801ad7a:	4603      	mov	r3, r0
 801ad7c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801ad7e:	88fb      	ldrh	r3, [r7, #6]
 801ad80:	0a1b      	lsrs	r3, r3, #8
 801ad82:	b29b      	uxth	r3, r3
 801ad84:	b2db      	uxtb	r3, r3
 801ad86:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801ad88:	88fb      	ldrh	r3, [r7, #6]
 801ad8a:	b2db      	uxtb	r3, r3
 801ad8c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801ad8e:	f000 fb6b 	bl	801b468 <SUBGRF_GetPacketType>
 801ad92:	4603      	mov	r3, r0
 801ad94:	2b00      	cmp	r3, #0
 801ad96:	d108      	bne.n	801adaa <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801ad98:	f107 030c 	add.w	r3, r7, #12
 801ad9c:	2202      	movs	r2, #2
 801ad9e:	4619      	mov	r1, r3
 801ada0:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801ada4:	f000 fe7a 	bl	801ba9c <SUBGRF_WriteRegisters>
            break;
 801ada8:	e000      	b.n	801adac <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801adaa:	bf00      	nop
    }
}
 801adac:	bf00      	nop
 801adae:	3710      	adds	r7, #16
 801adb0:	46bd      	mov	sp, r7
 801adb2:	bd80      	pop	{r7, pc}

0801adb4 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801adb4:	b580      	push	{r7, lr}
 801adb6:	b084      	sub	sp, #16
 801adb8:	af00      	add	r7, sp, #0
 801adba:	4603      	mov	r3, r0
 801adbc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801adbe:	88fb      	ldrh	r3, [r7, #6]
 801adc0:	0a1b      	lsrs	r3, r3, #8
 801adc2:	b29b      	uxth	r3, r3
 801adc4:	b2db      	uxtb	r3, r3
 801adc6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801adc8:	88fb      	ldrh	r3, [r7, #6]
 801adca:	b2db      	uxtb	r3, r3
 801adcc:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801adce:	f000 fb4b 	bl	801b468 <SUBGRF_GetPacketType>
 801add2:	4603      	mov	r3, r0
 801add4:	2b00      	cmp	r3, #0
 801add6:	d108      	bne.n	801adea <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801add8:	f107 030c 	add.w	r3, r7, #12
 801addc:	2202      	movs	r2, #2
 801adde:	4619      	mov	r1, r3
 801ade0:	f240 60be 	movw	r0, #1726	; 0x6be
 801ade4:	f000 fe5a 	bl	801ba9c <SUBGRF_WriteRegisters>
            break;
 801ade8:	e000      	b.n	801adec <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801adea:	bf00      	nop
    }
}
 801adec:	bf00      	nop
 801adee:	3710      	adds	r7, #16
 801adf0:	46bd      	mov	sp, r7
 801adf2:	bd80      	pop	{r7, pc}

0801adf4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801adf4:	b580      	push	{r7, lr}
 801adf6:	b084      	sub	sp, #16
 801adf8:	af00      	add	r7, sp, #0
 801adfa:	4603      	mov	r3, r0
 801adfc:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801adfe:	2300      	movs	r3, #0
 801ae00:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801ae02:	f000 fb31 	bl	801b468 <SUBGRF_GetPacketType>
 801ae06:	4603      	mov	r3, r0
 801ae08:	2b00      	cmp	r3, #0
 801ae0a:	d121      	bne.n	801ae50 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801ae0c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801ae10:	f000 fe30 	bl	801ba74 <SUBGRF_ReadRegister>
 801ae14:	4603      	mov	r3, r0
 801ae16:	f023 0301 	bic.w	r3, r3, #1
 801ae1a:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801ae1c:	88fb      	ldrh	r3, [r7, #6]
 801ae1e:	0a1b      	lsrs	r3, r3, #8
 801ae20:	b29b      	uxth	r3, r3
 801ae22:	b25b      	sxtb	r3, r3
 801ae24:	f003 0301 	and.w	r3, r3, #1
 801ae28:	b25a      	sxtb	r2, r3
 801ae2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ae2e:	4313      	orrs	r3, r2
 801ae30:	b25b      	sxtb	r3, r3
 801ae32:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801ae34:	7bfb      	ldrb	r3, [r7, #15]
 801ae36:	4619      	mov	r1, r3
 801ae38:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801ae3c:	f000 fe06 	bl	801ba4c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801ae40:	88fb      	ldrh	r3, [r7, #6]
 801ae42:	b2db      	uxtb	r3, r3
 801ae44:	4619      	mov	r1, r3
 801ae46:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801ae4a:	f000 fdff 	bl	801ba4c <SUBGRF_WriteRegister>
            break;
 801ae4e:	e000      	b.n	801ae52 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801ae50:	bf00      	nop
    }
}
 801ae52:	bf00      	nop
 801ae54:	3710      	adds	r7, #16
 801ae56:	46bd      	mov	sp, r7
 801ae58:	bd80      	pop	{r7, pc}

0801ae5a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801ae5a:	b580      	push	{r7, lr}
 801ae5c:	b082      	sub	sp, #8
 801ae5e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801ae60:	2300      	movs	r3, #0
 801ae62:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801ae64:	2300      	movs	r3, #0
 801ae66:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801ae68:	2300      	movs	r3, #0
 801ae6a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801ae6c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801ae70:	f000 fe00 	bl	801ba74 <SUBGRF_ReadRegister>
 801ae74:	4603      	mov	r3, r0
 801ae76:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801ae78:	79fb      	ldrb	r3, [r7, #7]
 801ae7a:	f023 0301 	bic.w	r3, r3, #1
 801ae7e:	b2db      	uxtb	r3, r3
 801ae80:	4619      	mov	r1, r3
 801ae82:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801ae86:	f000 fde1 	bl	801ba4c <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801ae8a:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801ae8e:	f000 fdf1 	bl	801ba74 <SUBGRF_ReadRegister>
 801ae92:	4603      	mov	r3, r0
 801ae94:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801ae96:	79bb      	ldrb	r3, [r7, #6]
 801ae98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ae9c:	b2db      	uxtb	r3, r3
 801ae9e:	4619      	mov	r1, r3
 801aea0:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801aea4:	f000 fdd2 	bl	801ba4c <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801aea8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801aeac:	f000 f88a 	bl	801afc4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801aeb0:	463b      	mov	r3, r7
 801aeb2:	2204      	movs	r2, #4
 801aeb4:	4619      	mov	r1, r3
 801aeb6:	f640 0019 	movw	r0, #2073	; 0x819
 801aeba:	f000 fe11 	bl	801bae0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801aebe:	2000      	movs	r0, #0
 801aec0:	f000 f844 	bl	801af4c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801aec4:	79fb      	ldrb	r3, [r7, #7]
 801aec6:	4619      	mov	r1, r3
 801aec8:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801aecc:	f000 fdbe 	bl	801ba4c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801aed0:	79bb      	ldrb	r3, [r7, #6]
 801aed2:	4619      	mov	r1, r3
 801aed4:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801aed8:	f000 fdb8 	bl	801ba4c <SUBGRF_WriteRegister>

    return number;
 801aedc:	683b      	ldr	r3, [r7, #0]
}
 801aede:	4618      	mov	r0, r3
 801aee0:	3708      	adds	r7, #8
 801aee2:	46bd      	mov	sp, r7
 801aee4:	bd80      	pop	{r7, pc}
	...

0801aee8 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801aee8:	b580      	push	{r7, lr}
 801aeea:	b084      	sub	sp, #16
 801aeec:	af00      	add	r7, sp, #0
 801aeee:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801aef0:	2000      	movs	r0, #0
 801aef2:	f7f0 f8cc 	bl	800b08e <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801aef6:	2002      	movs	r0, #2
 801aef8:	f000 ff90 	bl	801be1c <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801aefc:	793b      	ldrb	r3, [r7, #4]
 801aefe:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801af02:	b2db      	uxtb	r3, r3
 801af04:	009b      	lsls	r3, r3, #2
 801af06:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801af08:	793b      	ldrb	r3, [r7, #4]
 801af0a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801af0e:	b2db      	uxtb	r3, r3
 801af10:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801af12:	b25b      	sxtb	r3, r3
 801af14:	4313      	orrs	r3, r2
 801af16:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801af18:	793b      	ldrb	r3, [r7, #4]
 801af1a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801af1e:	b2db      	uxtb	r3, r3
 801af20:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801af22:	4313      	orrs	r3, r2
 801af24:	b25b      	sxtb	r3, r3
 801af26:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801af28:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801af2a:	f107 030f 	add.w	r3, r7, #15
 801af2e:	2201      	movs	r2, #1
 801af30:	4619      	mov	r1, r3
 801af32:	2084      	movs	r0, #132	; 0x84
 801af34:	f000 fe3a 	bl	801bbac <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801af38:	4b03      	ldr	r3, [pc, #12]	; (801af48 <SUBGRF_SetSleep+0x60>)
 801af3a:	2200      	movs	r2, #0
 801af3c:	701a      	strb	r2, [r3, #0]
}
 801af3e:	bf00      	nop
 801af40:	3710      	adds	r7, #16
 801af42:	46bd      	mov	sp, r7
 801af44:	bd80      	pop	{r7, pc}
 801af46:	bf00      	nop
 801af48:	20001c34 	.word	0x20001c34

0801af4c <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801af4c:	b580      	push	{r7, lr}
 801af4e:	b082      	sub	sp, #8
 801af50:	af00      	add	r7, sp, #0
 801af52:	4603      	mov	r3, r0
 801af54:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801af56:	1dfb      	adds	r3, r7, #7
 801af58:	2201      	movs	r2, #1
 801af5a:	4619      	mov	r1, r3
 801af5c:	2080      	movs	r0, #128	; 0x80
 801af5e:	f000 fe25 	bl	801bbac <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801af62:	79fb      	ldrb	r3, [r7, #7]
 801af64:	2b00      	cmp	r3, #0
 801af66:	d103      	bne.n	801af70 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801af68:	4b05      	ldr	r3, [pc, #20]	; (801af80 <SUBGRF_SetStandby+0x34>)
 801af6a:	2201      	movs	r2, #1
 801af6c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801af6e:	e002      	b.n	801af76 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801af70:	4b03      	ldr	r3, [pc, #12]	; (801af80 <SUBGRF_SetStandby+0x34>)
 801af72:	2202      	movs	r2, #2
 801af74:	701a      	strb	r2, [r3, #0]
}
 801af76:	bf00      	nop
 801af78:	3708      	adds	r7, #8
 801af7a:	46bd      	mov	sp, r7
 801af7c:	bd80      	pop	{r7, pc}
 801af7e:	bf00      	nop
 801af80:	20001c34 	.word	0x20001c34

0801af84 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801af84:	b580      	push	{r7, lr}
 801af86:	b084      	sub	sp, #16
 801af88:	af00      	add	r7, sp, #0
 801af8a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801af8c:	4b0c      	ldr	r3, [pc, #48]	; (801afc0 <SUBGRF_SetTx+0x3c>)
 801af8e:	2204      	movs	r2, #4
 801af90:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801af92:	687b      	ldr	r3, [r7, #4]
 801af94:	0c1b      	lsrs	r3, r3, #16
 801af96:	b2db      	uxtb	r3, r3
 801af98:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801af9a:	687b      	ldr	r3, [r7, #4]
 801af9c:	0a1b      	lsrs	r3, r3, #8
 801af9e:	b2db      	uxtb	r3, r3
 801afa0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801afa2:	687b      	ldr	r3, [r7, #4]
 801afa4:	b2db      	uxtb	r3, r3
 801afa6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801afa8:	f107 030c 	add.w	r3, r7, #12
 801afac:	2203      	movs	r2, #3
 801afae:	4619      	mov	r1, r3
 801afb0:	2083      	movs	r0, #131	; 0x83
 801afb2:	f000 fdfb 	bl	801bbac <SUBGRF_WriteCommand>
}
 801afb6:	bf00      	nop
 801afb8:	3710      	adds	r7, #16
 801afba:	46bd      	mov	sp, r7
 801afbc:	bd80      	pop	{r7, pc}
 801afbe:	bf00      	nop
 801afc0:	20001c34 	.word	0x20001c34

0801afc4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801afc4:	b580      	push	{r7, lr}
 801afc6:	b084      	sub	sp, #16
 801afc8:	af00      	add	r7, sp, #0
 801afca:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801afcc:	4b0c      	ldr	r3, [pc, #48]	; (801b000 <SUBGRF_SetRx+0x3c>)
 801afce:	2205      	movs	r2, #5
 801afd0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801afd2:	687b      	ldr	r3, [r7, #4]
 801afd4:	0c1b      	lsrs	r3, r3, #16
 801afd6:	b2db      	uxtb	r3, r3
 801afd8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801afda:	687b      	ldr	r3, [r7, #4]
 801afdc:	0a1b      	lsrs	r3, r3, #8
 801afde:	b2db      	uxtb	r3, r3
 801afe0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801afe2:	687b      	ldr	r3, [r7, #4]
 801afe4:	b2db      	uxtb	r3, r3
 801afe6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801afe8:	f107 030c 	add.w	r3, r7, #12
 801afec:	2203      	movs	r2, #3
 801afee:	4619      	mov	r1, r3
 801aff0:	2082      	movs	r0, #130	; 0x82
 801aff2:	f000 fddb 	bl	801bbac <SUBGRF_WriteCommand>
}
 801aff6:	bf00      	nop
 801aff8:	3710      	adds	r7, #16
 801affa:	46bd      	mov	sp, r7
 801affc:	bd80      	pop	{r7, pc}
 801affe:	bf00      	nop
 801b000:	20001c34 	.word	0x20001c34

0801b004 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801b004:	b580      	push	{r7, lr}
 801b006:	b084      	sub	sp, #16
 801b008:	af00      	add	r7, sp, #0
 801b00a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b00c:	4b0e      	ldr	r3, [pc, #56]	; (801b048 <SUBGRF_SetRxBoosted+0x44>)
 801b00e:	2205      	movs	r2, #5
 801b010:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801b012:	2197      	movs	r1, #151	; 0x97
 801b014:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801b018:	f000 fd18 	bl	801ba4c <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b01c:	687b      	ldr	r3, [r7, #4]
 801b01e:	0c1b      	lsrs	r3, r3, #16
 801b020:	b2db      	uxtb	r3, r3
 801b022:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b024:	687b      	ldr	r3, [r7, #4]
 801b026:	0a1b      	lsrs	r3, r3, #8
 801b028:	b2db      	uxtb	r3, r3
 801b02a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b02c:	687b      	ldr	r3, [r7, #4]
 801b02e:	b2db      	uxtb	r3, r3
 801b030:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b032:	f107 030c 	add.w	r3, r7, #12
 801b036:	2203      	movs	r2, #3
 801b038:	4619      	mov	r1, r3
 801b03a:	2082      	movs	r0, #130	; 0x82
 801b03c:	f000 fdb6 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b040:	bf00      	nop
 801b042:	3710      	adds	r7, #16
 801b044:	46bd      	mov	sp, r7
 801b046:	bd80      	pop	{r7, pc}
 801b048:	20001c34 	.word	0x20001c34

0801b04c <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801b04c:	b580      	push	{r7, lr}
 801b04e:	b084      	sub	sp, #16
 801b050:	af00      	add	r7, sp, #0
 801b052:	6078      	str	r0, [r7, #4]
 801b054:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801b056:	687b      	ldr	r3, [r7, #4]
 801b058:	0c1b      	lsrs	r3, r3, #16
 801b05a:	b2db      	uxtb	r3, r3
 801b05c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801b05e:	687b      	ldr	r3, [r7, #4]
 801b060:	0a1b      	lsrs	r3, r3, #8
 801b062:	b2db      	uxtb	r3, r3
 801b064:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801b066:	687b      	ldr	r3, [r7, #4]
 801b068:	b2db      	uxtb	r3, r3
 801b06a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801b06c:	683b      	ldr	r3, [r7, #0]
 801b06e:	0c1b      	lsrs	r3, r3, #16
 801b070:	b2db      	uxtb	r3, r3
 801b072:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801b074:	683b      	ldr	r3, [r7, #0]
 801b076:	0a1b      	lsrs	r3, r3, #8
 801b078:	b2db      	uxtb	r3, r3
 801b07a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801b07c:	683b      	ldr	r3, [r7, #0]
 801b07e:	b2db      	uxtb	r3, r3
 801b080:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801b082:	f107 0308 	add.w	r3, r7, #8
 801b086:	2206      	movs	r2, #6
 801b088:	4619      	mov	r1, r3
 801b08a:	2094      	movs	r0, #148	; 0x94
 801b08c:	f000 fd8e 	bl	801bbac <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801b090:	4b03      	ldr	r3, [pc, #12]	; (801b0a0 <SUBGRF_SetRxDutyCycle+0x54>)
 801b092:	2206      	movs	r2, #6
 801b094:	701a      	strb	r2, [r3, #0]
}
 801b096:	bf00      	nop
 801b098:	3710      	adds	r7, #16
 801b09a:	46bd      	mov	sp, r7
 801b09c:	bd80      	pop	{r7, pc}
 801b09e:	bf00      	nop
 801b0a0:	20001c34 	.word	0x20001c34

0801b0a4 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801b0a4:	b580      	push	{r7, lr}
 801b0a6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801b0a8:	2200      	movs	r2, #0
 801b0aa:	2100      	movs	r1, #0
 801b0ac:	20c5      	movs	r0, #197	; 0xc5
 801b0ae:	f000 fd7d 	bl	801bbac <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801b0b2:	4b02      	ldr	r3, [pc, #8]	; (801b0bc <SUBGRF_SetCad+0x18>)
 801b0b4:	2207      	movs	r2, #7
 801b0b6:	701a      	strb	r2, [r3, #0]
}
 801b0b8:	bf00      	nop
 801b0ba:	bd80      	pop	{r7, pc}
 801b0bc:	20001c34 	.word	0x20001c34

0801b0c0 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801b0c0:	b580      	push	{r7, lr}
 801b0c2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801b0c4:	2200      	movs	r2, #0
 801b0c6:	2100      	movs	r1, #0
 801b0c8:	20d1      	movs	r0, #209	; 0xd1
 801b0ca:	f000 fd6f 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b0ce:	bf00      	nop
 801b0d0:	bd80      	pop	{r7, pc}

0801b0d2 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801b0d2:	b580      	push	{r7, lr}
 801b0d4:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801b0d6:	2200      	movs	r2, #0
 801b0d8:	2100      	movs	r1, #0
 801b0da:	20d2      	movs	r0, #210	; 0xd2
 801b0dc:	f000 fd66 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b0e0:	bf00      	nop
 801b0e2:	bd80      	pop	{r7, pc}

0801b0e4 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801b0e4:	b580      	push	{r7, lr}
 801b0e6:	b082      	sub	sp, #8
 801b0e8:	af00      	add	r7, sp, #0
 801b0ea:	4603      	mov	r3, r0
 801b0ec:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801b0ee:	1dfb      	adds	r3, r7, #7
 801b0f0:	2201      	movs	r2, #1
 801b0f2:	4619      	mov	r1, r3
 801b0f4:	209f      	movs	r0, #159	; 0x9f
 801b0f6:	f000 fd59 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b0fa:	bf00      	nop
 801b0fc:	3708      	adds	r7, #8
 801b0fe:	46bd      	mov	sp, r7
 801b100:	bd80      	pop	{r7, pc}

0801b102 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801b102:	b580      	push	{r7, lr}
 801b104:	b084      	sub	sp, #16
 801b106:	af00      	add	r7, sp, #0
 801b108:	4603      	mov	r3, r0
 801b10a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801b10c:	1dfb      	adds	r3, r7, #7
 801b10e:	2201      	movs	r2, #1
 801b110:	4619      	mov	r1, r3
 801b112:	20a0      	movs	r0, #160	; 0xa0
 801b114:	f000 fd4a 	bl	801bbac <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801b118:	79fb      	ldrb	r3, [r7, #7]
 801b11a:	2b3f      	cmp	r3, #63	; 0x3f
 801b11c:	d91c      	bls.n	801b158 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801b11e:	79fb      	ldrb	r3, [r7, #7]
 801b120:	085b      	lsrs	r3, r3, #1
 801b122:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801b124:	2300      	movs	r3, #0
 801b126:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801b128:	2300      	movs	r3, #0
 801b12a:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801b12c:	e005      	b.n	801b13a <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801b12e:	7bfb      	ldrb	r3, [r7, #15]
 801b130:	089b      	lsrs	r3, r3, #2
 801b132:	73fb      	strb	r3, [r7, #15]
            exp++;
 801b134:	7bbb      	ldrb	r3, [r7, #14]
 801b136:	3301      	adds	r3, #1
 801b138:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801b13a:	7bfb      	ldrb	r3, [r7, #15]
 801b13c:	2b1f      	cmp	r3, #31
 801b13e:	d8f6      	bhi.n	801b12e <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801b140:	7bfb      	ldrb	r3, [r7, #15]
 801b142:	00db      	lsls	r3, r3, #3
 801b144:	b2da      	uxtb	r2, r3
 801b146:	7bbb      	ldrb	r3, [r7, #14]
 801b148:	4413      	add	r3, r2
 801b14a:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801b14c:	7b7b      	ldrb	r3, [r7, #13]
 801b14e:	4619      	mov	r1, r3
 801b150:	f240 7006 	movw	r0, #1798	; 0x706
 801b154:	f000 fc7a 	bl	801ba4c <SUBGRF_WriteRegister>
    }
}
 801b158:	bf00      	nop
 801b15a:	3710      	adds	r7, #16
 801b15c:	46bd      	mov	sp, r7
 801b15e:	bd80      	pop	{r7, pc}

0801b160 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801b160:	b580      	push	{r7, lr}
 801b162:	b082      	sub	sp, #8
 801b164:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801b166:	f7ef ffae 	bl	800b0c6 <RBI_IsDCDC>
 801b16a:	4603      	mov	r3, r0
 801b16c:	2b01      	cmp	r3, #1
 801b16e:	d102      	bne.n	801b176 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801b170:	2301      	movs	r3, #1
 801b172:	71fb      	strb	r3, [r7, #7]
 801b174:	e001      	b.n	801b17a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801b176:	2300      	movs	r3, #0
 801b178:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801b17a:	1dfb      	adds	r3, r7, #7
 801b17c:	2201      	movs	r2, #1
 801b17e:	4619      	mov	r1, r3
 801b180:	2096      	movs	r0, #150	; 0x96
 801b182:	f000 fd13 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b186:	bf00      	nop
 801b188:	3708      	adds	r7, #8
 801b18a:	46bd      	mov	sp, r7
 801b18c:	bd80      	pop	{r7, pc}

0801b18e <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801b18e:	b580      	push	{r7, lr}
 801b190:	b084      	sub	sp, #16
 801b192:	af00      	add	r7, sp, #0
 801b194:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b196:	793b      	ldrb	r3, [r7, #4]
 801b198:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801b19c:	b2db      	uxtb	r3, r3
 801b19e:	019b      	lsls	r3, r3, #6
 801b1a0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b1a2:	793b      	ldrb	r3, [r7, #4]
 801b1a4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801b1a8:	b2db      	uxtb	r3, r3
 801b1aa:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b1ac:	b25b      	sxtb	r3, r3
 801b1ae:	4313      	orrs	r3, r2
 801b1b0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b1b2:	793b      	ldrb	r3, [r7, #4]
 801b1b4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b1b8:	b2db      	uxtb	r3, r3
 801b1ba:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b1bc:	b25b      	sxtb	r3, r3
 801b1be:	4313      	orrs	r3, r2
 801b1c0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b1c2:	793b      	ldrb	r3, [r7, #4]
 801b1c4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801b1c8:	b2db      	uxtb	r3, r3
 801b1ca:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b1cc:	b25b      	sxtb	r3, r3
 801b1ce:	4313      	orrs	r3, r2
 801b1d0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b1d2:	793b      	ldrb	r3, [r7, #4]
 801b1d4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b1d8:	b2db      	uxtb	r3, r3
 801b1da:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b1dc:	b25b      	sxtb	r3, r3
 801b1de:	4313      	orrs	r3, r2
 801b1e0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b1e2:	793b      	ldrb	r3, [r7, #4]
 801b1e4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b1e8:	b2db      	uxtb	r3, r3
 801b1ea:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b1ec:	b25b      	sxtb	r3, r3
 801b1ee:	4313      	orrs	r3, r2
 801b1f0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801b1f2:	793b      	ldrb	r3, [r7, #4]
 801b1f4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b1f8:	b2db      	uxtb	r3, r3
 801b1fa:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b1fc:	4313      	orrs	r3, r2
 801b1fe:	b25b      	sxtb	r3, r3
 801b200:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b202:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801b204:	f107 030f 	add.w	r3, r7, #15
 801b208:	2201      	movs	r2, #1
 801b20a:	4619      	mov	r1, r3
 801b20c:	2089      	movs	r0, #137	; 0x89
 801b20e:	f000 fccd 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b212:	bf00      	nop
 801b214:	3710      	adds	r7, #16
 801b216:	46bd      	mov	sp, r7
 801b218:	bd80      	pop	{r7, pc}
	...

0801b21c <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801b21c:	b580      	push	{r7, lr}
 801b21e:	b084      	sub	sp, #16
 801b220:	af00      	add	r7, sp, #0
 801b222:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801b224:	687b      	ldr	r3, [r7, #4]
 801b226:	4a1b      	ldr	r2, [pc, #108]	; (801b294 <SUBGRF_CalibrateImage+0x78>)
 801b228:	4293      	cmp	r3, r2
 801b22a:	d904      	bls.n	801b236 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801b22c:	23e1      	movs	r3, #225	; 0xe1
 801b22e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801b230:	23e9      	movs	r3, #233	; 0xe9
 801b232:	737b      	strb	r3, [r7, #13]
 801b234:	e022      	b.n	801b27c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 801b236:	687b      	ldr	r3, [r7, #4]
 801b238:	4a17      	ldr	r2, [pc, #92]	; (801b298 <SUBGRF_CalibrateImage+0x7c>)
 801b23a:	4293      	cmp	r3, r2
 801b23c:	d904      	bls.n	801b248 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801b23e:	23d7      	movs	r3, #215	; 0xd7
 801b240:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801b242:	23db      	movs	r3, #219	; 0xdb
 801b244:	737b      	strb	r3, [r7, #13]
 801b246:	e019      	b.n	801b27c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 801b248:	687b      	ldr	r3, [r7, #4]
 801b24a:	4a14      	ldr	r2, [pc, #80]	; (801b29c <SUBGRF_CalibrateImage+0x80>)
 801b24c:	4293      	cmp	r3, r2
 801b24e:	d904      	bls.n	801b25a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801b250:	23c1      	movs	r3, #193	; 0xc1
 801b252:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801b254:	23c5      	movs	r3, #197	; 0xc5
 801b256:	737b      	strb	r3, [r7, #13]
 801b258:	e010      	b.n	801b27c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 801b25a:	687b      	ldr	r3, [r7, #4]
 801b25c:	4a10      	ldr	r2, [pc, #64]	; (801b2a0 <SUBGRF_CalibrateImage+0x84>)
 801b25e:	4293      	cmp	r3, r2
 801b260:	d904      	bls.n	801b26c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801b262:	2375      	movs	r3, #117	; 0x75
 801b264:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801b266:	2381      	movs	r3, #129	; 0x81
 801b268:	737b      	strb	r3, [r7, #13]
 801b26a:	e007      	b.n	801b27c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801b26c:	687b      	ldr	r3, [r7, #4]
 801b26e:	4a0d      	ldr	r2, [pc, #52]	; (801b2a4 <SUBGRF_CalibrateImage+0x88>)
 801b270:	4293      	cmp	r3, r2
 801b272:	d903      	bls.n	801b27c <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 801b274:	236b      	movs	r3, #107	; 0x6b
 801b276:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801b278:	236f      	movs	r3, #111	; 0x6f
 801b27a:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801b27c:	f107 030c 	add.w	r3, r7, #12
 801b280:	2202      	movs	r2, #2
 801b282:	4619      	mov	r1, r3
 801b284:	2098      	movs	r0, #152	; 0x98
 801b286:	f000 fc91 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b28a:	bf00      	nop
 801b28c:	3710      	adds	r7, #16
 801b28e:	46bd      	mov	sp, r7
 801b290:	bd80      	pop	{r7, pc}
 801b292:	bf00      	nop
 801b294:	35a4e900 	.word	0x35a4e900
 801b298:	32a9f880 	.word	0x32a9f880
 801b29c:	2de54480 	.word	0x2de54480
 801b2a0:	1b6b0b00 	.word	0x1b6b0b00
 801b2a4:	1954fc40 	.word	0x1954fc40

0801b2a8 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801b2a8:	b590      	push	{r4, r7, lr}
 801b2aa:	b085      	sub	sp, #20
 801b2ac:	af00      	add	r7, sp, #0
 801b2ae:	4604      	mov	r4, r0
 801b2b0:	4608      	mov	r0, r1
 801b2b2:	4611      	mov	r1, r2
 801b2b4:	461a      	mov	r2, r3
 801b2b6:	4623      	mov	r3, r4
 801b2b8:	71fb      	strb	r3, [r7, #7]
 801b2ba:	4603      	mov	r3, r0
 801b2bc:	71bb      	strb	r3, [r7, #6]
 801b2be:	460b      	mov	r3, r1
 801b2c0:	717b      	strb	r3, [r7, #5]
 801b2c2:	4613      	mov	r3, r2
 801b2c4:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801b2c6:	79fb      	ldrb	r3, [r7, #7]
 801b2c8:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801b2ca:	79bb      	ldrb	r3, [r7, #6]
 801b2cc:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801b2ce:	797b      	ldrb	r3, [r7, #5]
 801b2d0:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801b2d2:	793b      	ldrb	r3, [r7, #4]
 801b2d4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801b2d6:	f107 030c 	add.w	r3, r7, #12
 801b2da:	2204      	movs	r2, #4
 801b2dc:	4619      	mov	r1, r3
 801b2de:	2095      	movs	r0, #149	; 0x95
 801b2e0:	f000 fc64 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b2e4:	bf00      	nop
 801b2e6:	3714      	adds	r7, #20
 801b2e8:	46bd      	mov	sp, r7
 801b2ea:	bd90      	pop	{r4, r7, pc}

0801b2ec <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801b2ec:	b590      	push	{r4, r7, lr}
 801b2ee:	b085      	sub	sp, #20
 801b2f0:	af00      	add	r7, sp, #0
 801b2f2:	4604      	mov	r4, r0
 801b2f4:	4608      	mov	r0, r1
 801b2f6:	4611      	mov	r1, r2
 801b2f8:	461a      	mov	r2, r3
 801b2fa:	4623      	mov	r3, r4
 801b2fc:	80fb      	strh	r3, [r7, #6]
 801b2fe:	4603      	mov	r3, r0
 801b300:	80bb      	strh	r3, [r7, #4]
 801b302:	460b      	mov	r3, r1
 801b304:	807b      	strh	r3, [r7, #2]
 801b306:	4613      	mov	r3, r2
 801b308:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801b30a:	88fb      	ldrh	r3, [r7, #6]
 801b30c:	0a1b      	lsrs	r3, r3, #8
 801b30e:	b29b      	uxth	r3, r3
 801b310:	b2db      	uxtb	r3, r3
 801b312:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801b314:	88fb      	ldrh	r3, [r7, #6]
 801b316:	b2db      	uxtb	r3, r3
 801b318:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801b31a:	88bb      	ldrh	r3, [r7, #4]
 801b31c:	0a1b      	lsrs	r3, r3, #8
 801b31e:	b29b      	uxth	r3, r3
 801b320:	b2db      	uxtb	r3, r3
 801b322:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801b324:	88bb      	ldrh	r3, [r7, #4]
 801b326:	b2db      	uxtb	r3, r3
 801b328:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801b32a:	887b      	ldrh	r3, [r7, #2]
 801b32c:	0a1b      	lsrs	r3, r3, #8
 801b32e:	b29b      	uxth	r3, r3
 801b330:	b2db      	uxtb	r3, r3
 801b332:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801b334:	887b      	ldrh	r3, [r7, #2]
 801b336:	b2db      	uxtb	r3, r3
 801b338:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801b33a:	883b      	ldrh	r3, [r7, #0]
 801b33c:	0a1b      	lsrs	r3, r3, #8
 801b33e:	b29b      	uxth	r3, r3
 801b340:	b2db      	uxtb	r3, r3
 801b342:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801b344:	883b      	ldrh	r3, [r7, #0]
 801b346:	b2db      	uxtb	r3, r3
 801b348:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801b34a:	f107 0308 	add.w	r3, r7, #8
 801b34e:	2208      	movs	r2, #8
 801b350:	4619      	mov	r1, r3
 801b352:	2008      	movs	r0, #8
 801b354:	f000 fc2a 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b358:	bf00      	nop
 801b35a:	3714      	adds	r7, #20
 801b35c:	46bd      	mov	sp, r7
 801b35e:	bd90      	pop	{r4, r7, pc}

0801b360 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801b360:	b580      	push	{r7, lr}
 801b362:	b084      	sub	sp, #16
 801b364:	af00      	add	r7, sp, #0
 801b366:	4603      	mov	r3, r0
 801b368:	6039      	str	r1, [r7, #0]
 801b36a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801b36c:	79fb      	ldrb	r3, [r7, #7]
 801b36e:	f003 0307 	and.w	r3, r3, #7
 801b372:	b2db      	uxtb	r3, r3
 801b374:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b376:	683b      	ldr	r3, [r7, #0]
 801b378:	0c1b      	lsrs	r3, r3, #16
 801b37a:	b2db      	uxtb	r3, r3
 801b37c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b37e:	683b      	ldr	r3, [r7, #0]
 801b380:	0a1b      	lsrs	r3, r3, #8
 801b382:	b2db      	uxtb	r3, r3
 801b384:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801b386:	683b      	ldr	r3, [r7, #0]
 801b388:	b2db      	uxtb	r3, r3
 801b38a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801b38c:	f107 030c 	add.w	r3, r7, #12
 801b390:	2204      	movs	r2, #4
 801b392:	4619      	mov	r1, r3
 801b394:	2097      	movs	r0, #151	; 0x97
 801b396:	f000 fc09 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b39a:	bf00      	nop
 801b39c:	3710      	adds	r7, #16
 801b39e:	46bd      	mov	sp, r7
 801b3a0:	bd80      	pop	{r7, pc}
	...

0801b3a4 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801b3a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b3a8:	b084      	sub	sp, #16
 801b3aa:	af00      	add	r7, sp, #0
 801b3ac:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801b3ae:	2300      	movs	r3, #0
 801b3b0:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801b3b2:	4b1d      	ldr	r3, [pc, #116]	; (801b428 <SUBGRF_SetRfFrequency+0x84>)
 801b3b4:	781b      	ldrb	r3, [r3, #0]
 801b3b6:	f083 0301 	eor.w	r3, r3, #1
 801b3ba:	b2db      	uxtb	r3, r3
 801b3bc:	2b00      	cmp	r3, #0
 801b3be:	d005      	beq.n	801b3cc <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801b3c0:	6878      	ldr	r0, [r7, #4]
 801b3c2:	f7ff ff2b 	bl	801b21c <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801b3c6:	4b18      	ldr	r3, [pc, #96]	; (801b428 <SUBGRF_SetRfFrequency+0x84>)
 801b3c8:	2201      	movs	r2, #1
 801b3ca:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801b3cc:	687b      	ldr	r3, [r7, #4]
 801b3ce:	2200      	movs	r2, #0
 801b3d0:	461c      	mov	r4, r3
 801b3d2:	4615      	mov	r5, r2
 801b3d4:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b3d8:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b3dc:	4a13      	ldr	r2, [pc, #76]	; (801b42c <SUBGRF_SetRfFrequency+0x88>)
 801b3de:	f04f 0300 	mov.w	r3, #0
 801b3e2:	4640      	mov	r0, r8
 801b3e4:	4649      	mov	r1, r9
 801b3e6:	f7e5 fc33 	bl	8000c50 <__aeabi_uldivmod>
 801b3ea:	4602      	mov	r2, r0
 801b3ec:	460b      	mov	r3, r1
 801b3ee:	4613      	mov	r3, r2
 801b3f0:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801b3f2:	68fb      	ldr	r3, [r7, #12]
 801b3f4:	0e1b      	lsrs	r3, r3, #24
 801b3f6:	b2db      	uxtb	r3, r3
 801b3f8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801b3fa:	68fb      	ldr	r3, [r7, #12]
 801b3fc:	0c1b      	lsrs	r3, r3, #16
 801b3fe:	b2db      	uxtb	r3, r3
 801b400:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801b402:	68fb      	ldr	r3, [r7, #12]
 801b404:	0a1b      	lsrs	r3, r3, #8
 801b406:	b2db      	uxtb	r3, r3
 801b408:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801b40a:	68fb      	ldr	r3, [r7, #12]
 801b40c:	b2db      	uxtb	r3, r3
 801b40e:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801b410:	f107 0308 	add.w	r3, r7, #8
 801b414:	2204      	movs	r2, #4
 801b416:	4619      	mov	r1, r3
 801b418:	2086      	movs	r0, #134	; 0x86
 801b41a:	f000 fbc7 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b41e:	bf00      	nop
 801b420:	3710      	adds	r7, #16
 801b422:	46bd      	mov	sp, r7
 801b424:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b428:	20001c3c 	.word	0x20001c3c
 801b42c:	01e84800 	.word	0x01e84800

0801b430 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801b430:	b580      	push	{r7, lr}
 801b432:	b082      	sub	sp, #8
 801b434:	af00      	add	r7, sp, #0
 801b436:	4603      	mov	r3, r0
 801b438:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801b43a:	79fa      	ldrb	r2, [r7, #7]
 801b43c:	4b09      	ldr	r3, [pc, #36]	; (801b464 <SUBGRF_SetPacketType+0x34>)
 801b43e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801b440:	79fb      	ldrb	r3, [r7, #7]
 801b442:	2b00      	cmp	r3, #0
 801b444:	d104      	bne.n	801b450 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801b446:	2100      	movs	r1, #0
 801b448:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801b44c:	f000 fafe 	bl	801ba4c <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801b450:	1dfb      	adds	r3, r7, #7
 801b452:	2201      	movs	r2, #1
 801b454:	4619      	mov	r1, r3
 801b456:	208a      	movs	r0, #138	; 0x8a
 801b458:	f000 fba8 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b45c:	bf00      	nop
 801b45e:	3708      	adds	r7, #8
 801b460:	46bd      	mov	sp, r7
 801b462:	bd80      	pop	{r7, pc}
 801b464:	20001c35 	.word	0x20001c35

0801b468 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801b468:	b480      	push	{r7}
 801b46a:	af00      	add	r7, sp, #0
    return PacketType;
 801b46c:	4b02      	ldr	r3, [pc, #8]	; (801b478 <SUBGRF_GetPacketType+0x10>)
 801b46e:	781b      	ldrb	r3, [r3, #0]
}
 801b470:	4618      	mov	r0, r3
 801b472:	46bd      	mov	sp, r7
 801b474:	bc80      	pop	{r7}
 801b476:	4770      	bx	lr
 801b478:	20001c35 	.word	0x20001c35

0801b47c <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801b47c:	b580      	push	{r7, lr}
 801b47e:	b084      	sub	sp, #16
 801b480:	af00      	add	r7, sp, #0
 801b482:	4603      	mov	r3, r0
 801b484:	71fb      	strb	r3, [r7, #7]
 801b486:	460b      	mov	r3, r1
 801b488:	71bb      	strb	r3, [r7, #6]
 801b48a:	4613      	mov	r3, r2
 801b48c:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801b48e:	79fb      	ldrb	r3, [r7, #7]
 801b490:	2b01      	cmp	r3, #1
 801b492:	d149      	bne.n	801b528 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801b494:	2000      	movs	r0, #0
 801b496:	f7ef fe1d 	bl	800b0d4 <RBI_GetRFOMaxPowerConfig>
 801b49a:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801b49c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b4a0:	68fa      	ldr	r2, [r7, #12]
 801b4a2:	429a      	cmp	r2, r3
 801b4a4:	da01      	bge.n	801b4aa <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801b4a6:	68fb      	ldr	r3, [r7, #12]
 801b4a8:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801b4aa:	68fb      	ldr	r3, [r7, #12]
 801b4ac:	2b0e      	cmp	r3, #14
 801b4ae:	d10e      	bne.n	801b4ce <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801b4b0:	2301      	movs	r3, #1
 801b4b2:	2201      	movs	r2, #1
 801b4b4:	2100      	movs	r1, #0
 801b4b6:	2004      	movs	r0, #4
 801b4b8:	f7ff fef6 	bl	801b2a8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b4bc:	79ba      	ldrb	r2, [r7, #6]
 801b4be:	68fb      	ldr	r3, [r7, #12]
 801b4c0:	b2db      	uxtb	r3, r3
 801b4c2:	1ad3      	subs	r3, r2, r3
 801b4c4:	b2db      	uxtb	r3, r3
 801b4c6:	330e      	adds	r3, #14
 801b4c8:	b2db      	uxtb	r3, r3
 801b4ca:	71bb      	strb	r3, [r7, #6]
 801b4cc:	e01f      	b.n	801b50e <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801b4ce:	68fb      	ldr	r3, [r7, #12]
 801b4d0:	2b0a      	cmp	r3, #10
 801b4d2:	d10e      	bne.n	801b4f2 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801b4d4:	2301      	movs	r3, #1
 801b4d6:	2201      	movs	r2, #1
 801b4d8:	2100      	movs	r1, #0
 801b4da:	2001      	movs	r0, #1
 801b4dc:	f7ff fee4 	bl	801b2a8 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801b4e0:	79ba      	ldrb	r2, [r7, #6]
 801b4e2:	68fb      	ldr	r3, [r7, #12]
 801b4e4:	b2db      	uxtb	r3, r3
 801b4e6:	1ad3      	subs	r3, r2, r3
 801b4e8:	b2db      	uxtb	r3, r3
 801b4ea:	330d      	adds	r3, #13
 801b4ec:	b2db      	uxtb	r3, r3
 801b4ee:	71bb      	strb	r3, [r7, #6]
 801b4f0:	e00d      	b.n	801b50e <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 801b4f2:	2301      	movs	r3, #1
 801b4f4:	2201      	movs	r2, #1
 801b4f6:	2100      	movs	r1, #0
 801b4f8:	2006      	movs	r0, #6
 801b4fa:	f7ff fed5 	bl	801b2a8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b4fe:	79ba      	ldrb	r2, [r7, #6]
 801b500:	68fb      	ldr	r3, [r7, #12]
 801b502:	b2db      	uxtb	r3, r3
 801b504:	1ad3      	subs	r3, r2, r3
 801b506:	b2db      	uxtb	r3, r3
 801b508:	330e      	adds	r3, #14
 801b50a:	b2db      	uxtb	r3, r3
 801b50c:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801b50e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b512:	f113 0f11 	cmn.w	r3, #17
 801b516:	da01      	bge.n	801b51c <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801b518:	23ef      	movs	r3, #239	; 0xef
 801b51a:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801b51c:	2118      	movs	r1, #24
 801b51e:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801b522:	f000 fa93 	bl	801ba4c <SUBGRF_WriteRegister>
 801b526:	e067      	b.n	801b5f8 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801b528:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801b52c:	f000 faa2 	bl	801ba74 <SUBGRF_ReadRegister>
 801b530:	4603      	mov	r3, r0
 801b532:	f043 031e 	orr.w	r3, r3, #30
 801b536:	b2db      	uxtb	r3, r3
 801b538:	4619      	mov	r1, r3
 801b53a:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801b53e:	f000 fa85 	bl	801ba4c <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801b542:	2001      	movs	r0, #1
 801b544:	f7ef fdc6 	bl	800b0d4 <RBI_GetRFOMaxPowerConfig>
 801b548:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801b54a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b54e:	68fa      	ldr	r2, [r7, #12]
 801b550:	429a      	cmp	r2, r3
 801b552:	da01      	bge.n	801b558 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801b554:	68fb      	ldr	r3, [r7, #12]
 801b556:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801b558:	68fb      	ldr	r3, [r7, #12]
 801b55a:	2b14      	cmp	r3, #20
 801b55c:	d10e      	bne.n	801b57c <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801b55e:	2301      	movs	r3, #1
 801b560:	2200      	movs	r2, #0
 801b562:	2105      	movs	r1, #5
 801b564:	2003      	movs	r0, #3
 801b566:	f7ff fe9f 	bl	801b2a8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b56a:	79ba      	ldrb	r2, [r7, #6]
 801b56c:	68fb      	ldr	r3, [r7, #12]
 801b56e:	b2db      	uxtb	r3, r3
 801b570:	1ad3      	subs	r3, r2, r3
 801b572:	b2db      	uxtb	r3, r3
 801b574:	3316      	adds	r3, #22
 801b576:	b2db      	uxtb	r3, r3
 801b578:	71bb      	strb	r3, [r7, #6]
 801b57a:	e031      	b.n	801b5e0 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801b57c:	68fb      	ldr	r3, [r7, #12]
 801b57e:	2b11      	cmp	r3, #17
 801b580:	d10e      	bne.n	801b5a0 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801b582:	2301      	movs	r3, #1
 801b584:	2200      	movs	r2, #0
 801b586:	2103      	movs	r1, #3
 801b588:	2002      	movs	r0, #2
 801b58a:	f7ff fe8d 	bl	801b2a8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b58e:	79ba      	ldrb	r2, [r7, #6]
 801b590:	68fb      	ldr	r3, [r7, #12]
 801b592:	b2db      	uxtb	r3, r3
 801b594:	1ad3      	subs	r3, r2, r3
 801b596:	b2db      	uxtb	r3, r3
 801b598:	3316      	adds	r3, #22
 801b59a:	b2db      	uxtb	r3, r3
 801b59c:	71bb      	strb	r3, [r7, #6]
 801b59e:	e01f      	b.n	801b5e0 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801b5a0:	68fb      	ldr	r3, [r7, #12]
 801b5a2:	2b0e      	cmp	r3, #14
 801b5a4:	d10e      	bne.n	801b5c4 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801b5a6:	2301      	movs	r3, #1
 801b5a8:	2200      	movs	r2, #0
 801b5aa:	2102      	movs	r1, #2
 801b5ac:	2002      	movs	r0, #2
 801b5ae:	f7ff fe7b 	bl	801b2a8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b5b2:	79ba      	ldrb	r2, [r7, #6]
 801b5b4:	68fb      	ldr	r3, [r7, #12]
 801b5b6:	b2db      	uxtb	r3, r3
 801b5b8:	1ad3      	subs	r3, r2, r3
 801b5ba:	b2db      	uxtb	r3, r3
 801b5bc:	330e      	adds	r3, #14
 801b5be:	b2db      	uxtb	r3, r3
 801b5c0:	71bb      	strb	r3, [r7, #6]
 801b5c2:	e00d      	b.n	801b5e0 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801b5c4:	2301      	movs	r3, #1
 801b5c6:	2200      	movs	r2, #0
 801b5c8:	2107      	movs	r1, #7
 801b5ca:	2004      	movs	r0, #4
 801b5cc:	f7ff fe6c 	bl	801b2a8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b5d0:	79ba      	ldrb	r2, [r7, #6]
 801b5d2:	68fb      	ldr	r3, [r7, #12]
 801b5d4:	b2db      	uxtb	r3, r3
 801b5d6:	1ad3      	subs	r3, r2, r3
 801b5d8:	b2db      	uxtb	r3, r3
 801b5da:	3316      	adds	r3, #22
 801b5dc:	b2db      	uxtb	r3, r3
 801b5de:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801b5e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b5e4:	f113 0f09 	cmn.w	r3, #9
 801b5e8:	da01      	bge.n	801b5ee <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801b5ea:	23f7      	movs	r3, #247	; 0xf7
 801b5ec:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801b5ee:	2138      	movs	r1, #56	; 0x38
 801b5f0:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801b5f4:	f000 fa2a 	bl	801ba4c <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801b5f8:	79bb      	ldrb	r3, [r7, #6]
 801b5fa:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801b5fc:	797b      	ldrb	r3, [r7, #5]
 801b5fe:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801b600:	f107 0308 	add.w	r3, r7, #8
 801b604:	2202      	movs	r2, #2
 801b606:	4619      	mov	r1, r3
 801b608:	208e      	movs	r0, #142	; 0x8e
 801b60a:	f000 facf 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b60e:	bf00      	nop
 801b610:	3710      	adds	r7, #16
 801b612:	46bd      	mov	sp, r7
 801b614:	bd80      	pop	{r7, pc}
	...

0801b618 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801b618:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b61c:	b086      	sub	sp, #24
 801b61e:	af00      	add	r7, sp, #0
 801b620:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801b622:	2300      	movs	r3, #0
 801b624:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b626:	4a61      	ldr	r2, [pc, #388]	; (801b7ac <SUBGRF_SetModulationParams+0x194>)
 801b628:	f107 0308 	add.w	r3, r7, #8
 801b62c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b630:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801b634:	687b      	ldr	r3, [r7, #4]
 801b636:	781a      	ldrb	r2, [r3, #0]
 801b638:	4b5d      	ldr	r3, [pc, #372]	; (801b7b0 <SUBGRF_SetModulationParams+0x198>)
 801b63a:	781b      	ldrb	r3, [r3, #0]
 801b63c:	429a      	cmp	r2, r3
 801b63e:	d004      	beq.n	801b64a <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801b640:	687b      	ldr	r3, [r7, #4]
 801b642:	781b      	ldrb	r3, [r3, #0]
 801b644:	4618      	mov	r0, r3
 801b646:	f7ff fef3 	bl	801b430 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801b64a:	687b      	ldr	r3, [r7, #4]
 801b64c:	781b      	ldrb	r3, [r3, #0]
 801b64e:	2b03      	cmp	r3, #3
 801b650:	f200 80a5 	bhi.w	801b79e <SUBGRF_SetModulationParams+0x186>
 801b654:	a201      	add	r2, pc, #4	; (adr r2, 801b65c <SUBGRF_SetModulationParams+0x44>)
 801b656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b65a:	bf00      	nop
 801b65c:	0801b66d 	.word	0x0801b66d
 801b660:	0801b72d 	.word	0x0801b72d
 801b664:	0801b6ef 	.word	0x0801b6ef
 801b668:	0801b75b 	.word	0x0801b75b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801b66c:	2308      	movs	r3, #8
 801b66e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801b670:	687b      	ldr	r3, [r7, #4]
 801b672:	685b      	ldr	r3, [r3, #4]
 801b674:	4a4f      	ldr	r2, [pc, #316]	; (801b7b4 <SUBGRF_SetModulationParams+0x19c>)
 801b676:	fbb2 f3f3 	udiv	r3, r2, r3
 801b67a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b67c:	697b      	ldr	r3, [r7, #20]
 801b67e:	0c1b      	lsrs	r3, r3, #16
 801b680:	b2db      	uxtb	r3, r3
 801b682:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b684:	697b      	ldr	r3, [r7, #20]
 801b686:	0a1b      	lsrs	r3, r3, #8
 801b688:	b2db      	uxtb	r3, r3
 801b68a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b68c:	697b      	ldr	r3, [r7, #20]
 801b68e:	b2db      	uxtb	r3, r3
 801b690:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b692:	687b      	ldr	r3, [r7, #4]
 801b694:	7b1b      	ldrb	r3, [r3, #12]
 801b696:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b698:	687b      	ldr	r3, [r7, #4]
 801b69a:	7b5b      	ldrb	r3, [r3, #13]
 801b69c:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801b69e:	687b      	ldr	r3, [r7, #4]
 801b6a0:	689b      	ldr	r3, [r3, #8]
 801b6a2:	2200      	movs	r2, #0
 801b6a4:	461c      	mov	r4, r3
 801b6a6:	4615      	mov	r5, r2
 801b6a8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b6ac:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b6b0:	4a41      	ldr	r2, [pc, #260]	; (801b7b8 <SUBGRF_SetModulationParams+0x1a0>)
 801b6b2:	f04f 0300 	mov.w	r3, #0
 801b6b6:	4640      	mov	r0, r8
 801b6b8:	4649      	mov	r1, r9
 801b6ba:	f7e5 fac9 	bl	8000c50 <__aeabi_uldivmod>
 801b6be:	4602      	mov	r2, r0
 801b6c0:	460b      	mov	r3, r1
 801b6c2:	4613      	mov	r3, r2
 801b6c4:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801b6c6:	697b      	ldr	r3, [r7, #20]
 801b6c8:	0c1b      	lsrs	r3, r3, #16
 801b6ca:	b2db      	uxtb	r3, r3
 801b6cc:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801b6ce:	697b      	ldr	r3, [r7, #20]
 801b6d0:	0a1b      	lsrs	r3, r3, #8
 801b6d2:	b2db      	uxtb	r3, r3
 801b6d4:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801b6d6:	697b      	ldr	r3, [r7, #20]
 801b6d8:	b2db      	uxtb	r3, r3
 801b6da:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b6dc:	7cfb      	ldrb	r3, [r7, #19]
 801b6de:	b29a      	uxth	r2, r3
 801b6e0:	f107 0308 	add.w	r3, r7, #8
 801b6e4:	4619      	mov	r1, r3
 801b6e6:	208b      	movs	r0, #139	; 0x8b
 801b6e8:	f000 fa60 	bl	801bbac <SUBGRF_WriteCommand>
        break;
 801b6ec:	e058      	b.n	801b7a0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801b6ee:	2304      	movs	r3, #4
 801b6f0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801b6f2:	687b      	ldr	r3, [r7, #4]
 801b6f4:	691b      	ldr	r3, [r3, #16]
 801b6f6:	4a2f      	ldr	r2, [pc, #188]	; (801b7b4 <SUBGRF_SetModulationParams+0x19c>)
 801b6f8:	fbb2 f3f3 	udiv	r3, r2, r3
 801b6fc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b6fe:	697b      	ldr	r3, [r7, #20]
 801b700:	0c1b      	lsrs	r3, r3, #16
 801b702:	b2db      	uxtb	r3, r3
 801b704:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b706:	697b      	ldr	r3, [r7, #20]
 801b708:	0a1b      	lsrs	r3, r3, #8
 801b70a:	b2db      	uxtb	r3, r3
 801b70c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b70e:	697b      	ldr	r3, [r7, #20]
 801b710:	b2db      	uxtb	r3, r3
 801b712:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801b714:	687b      	ldr	r3, [r7, #4]
 801b716:	7d1b      	ldrb	r3, [r3, #20]
 801b718:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b71a:	7cfb      	ldrb	r3, [r7, #19]
 801b71c:	b29a      	uxth	r2, r3
 801b71e:	f107 0308 	add.w	r3, r7, #8
 801b722:	4619      	mov	r1, r3
 801b724:	208b      	movs	r0, #139	; 0x8b
 801b726:	f000 fa41 	bl	801bbac <SUBGRF_WriteCommand>
        break;
 801b72a:	e039      	b.n	801b7a0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801b72c:	2304      	movs	r3, #4
 801b72e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801b730:	687b      	ldr	r3, [r7, #4]
 801b732:	7e1b      	ldrb	r3, [r3, #24]
 801b734:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801b736:	687b      	ldr	r3, [r7, #4]
 801b738:	7e5b      	ldrb	r3, [r3, #25]
 801b73a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801b73c:	687b      	ldr	r3, [r7, #4]
 801b73e:	7e9b      	ldrb	r3, [r3, #26]
 801b740:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801b742:	687b      	ldr	r3, [r7, #4]
 801b744:	7edb      	ldrb	r3, [r3, #27]
 801b746:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b748:	7cfb      	ldrb	r3, [r7, #19]
 801b74a:	b29a      	uxth	r2, r3
 801b74c:	f107 0308 	add.w	r3, r7, #8
 801b750:	4619      	mov	r1, r3
 801b752:	208b      	movs	r0, #139	; 0x8b
 801b754:	f000 fa2a 	bl	801bbac <SUBGRF_WriteCommand>

        break;
 801b758:	e022      	b.n	801b7a0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801b75a:	2305      	movs	r3, #5
 801b75c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801b75e:	687b      	ldr	r3, [r7, #4]
 801b760:	685b      	ldr	r3, [r3, #4]
 801b762:	4a14      	ldr	r2, [pc, #80]	; (801b7b4 <SUBGRF_SetModulationParams+0x19c>)
 801b764:	fbb2 f3f3 	udiv	r3, r2, r3
 801b768:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801b76a:	697b      	ldr	r3, [r7, #20]
 801b76c:	0c1b      	lsrs	r3, r3, #16
 801b76e:	b2db      	uxtb	r3, r3
 801b770:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801b772:	697b      	ldr	r3, [r7, #20]
 801b774:	0a1b      	lsrs	r3, r3, #8
 801b776:	b2db      	uxtb	r3, r3
 801b778:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801b77a:	697b      	ldr	r3, [r7, #20]
 801b77c:	b2db      	uxtb	r3, r3
 801b77e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801b780:	687b      	ldr	r3, [r7, #4]
 801b782:	7b1b      	ldrb	r3, [r3, #12]
 801b784:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801b786:	687b      	ldr	r3, [r7, #4]
 801b788:	7b5b      	ldrb	r3, [r3, #13]
 801b78a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801b78c:	7cfb      	ldrb	r3, [r7, #19]
 801b78e:	b29a      	uxth	r2, r3
 801b790:	f107 0308 	add.w	r3, r7, #8
 801b794:	4619      	mov	r1, r3
 801b796:	208b      	movs	r0, #139	; 0x8b
 801b798:	f000 fa08 	bl	801bbac <SUBGRF_WriteCommand>
        break;
 801b79c:	e000      	b.n	801b7a0 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801b79e:	bf00      	nop
    }
}
 801b7a0:	bf00      	nop
 801b7a2:	3718      	adds	r7, #24
 801b7a4:	46bd      	mov	sp, r7
 801b7a6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b7aa:	bf00      	nop
 801b7ac:	0801e808 	.word	0x0801e808
 801b7b0:	20001c35 	.word	0x20001c35
 801b7b4:	3d090000 	.word	0x3d090000
 801b7b8:	01e84800 	.word	0x01e84800

0801b7bc <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801b7bc:	b580      	push	{r7, lr}
 801b7be:	b086      	sub	sp, #24
 801b7c0:	af00      	add	r7, sp, #0
 801b7c2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801b7c4:	2300      	movs	r3, #0
 801b7c6:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b7c8:	4a48      	ldr	r2, [pc, #288]	; (801b8ec <SUBGRF_SetPacketParams+0x130>)
 801b7ca:	f107 030c 	add.w	r3, r7, #12
 801b7ce:	ca07      	ldmia	r2, {r0, r1, r2}
 801b7d0:	c303      	stmia	r3!, {r0, r1}
 801b7d2:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801b7d4:	687b      	ldr	r3, [r7, #4]
 801b7d6:	781a      	ldrb	r2, [r3, #0]
 801b7d8:	4b45      	ldr	r3, [pc, #276]	; (801b8f0 <SUBGRF_SetPacketParams+0x134>)
 801b7da:	781b      	ldrb	r3, [r3, #0]
 801b7dc:	429a      	cmp	r2, r3
 801b7de:	d004      	beq.n	801b7ea <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801b7e0:	687b      	ldr	r3, [r7, #4]
 801b7e2:	781b      	ldrb	r3, [r3, #0]
 801b7e4:	4618      	mov	r0, r3
 801b7e6:	f7ff fe23 	bl	801b430 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801b7ea:	687b      	ldr	r3, [r7, #4]
 801b7ec:	781b      	ldrb	r3, [r3, #0]
 801b7ee:	2b03      	cmp	r3, #3
 801b7f0:	d878      	bhi.n	801b8e4 <SUBGRF_SetPacketParams+0x128>
 801b7f2:	a201      	add	r2, pc, #4	; (adr r2, 801b7f8 <SUBGRF_SetPacketParams+0x3c>)
 801b7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b7f8:	0801b809 	.word	0x0801b809
 801b7fc:	0801b899 	.word	0x0801b899
 801b800:	0801b88d 	.word	0x0801b88d
 801b804:	0801b809 	.word	0x0801b809
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801b808:	687b      	ldr	r3, [r7, #4]
 801b80a:	7a5b      	ldrb	r3, [r3, #9]
 801b80c:	2bf1      	cmp	r3, #241	; 0xf1
 801b80e:	d10a      	bne.n	801b826 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801b810:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801b814:	f7ff faae 	bl	801ad74 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801b818:	f248 0005 	movw	r0, #32773	; 0x8005
 801b81c:	f7ff faca 	bl	801adb4 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801b820:	2302      	movs	r3, #2
 801b822:	75bb      	strb	r3, [r7, #22]
 801b824:	e011      	b.n	801b84a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801b826:	687b      	ldr	r3, [r7, #4]
 801b828:	7a5b      	ldrb	r3, [r3, #9]
 801b82a:	2bf2      	cmp	r3, #242	; 0xf2
 801b82c:	d10a      	bne.n	801b844 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801b82e:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801b832:	f7ff fa9f 	bl	801ad74 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801b836:	f241 0021 	movw	r0, #4129	; 0x1021
 801b83a:	f7ff fabb 	bl	801adb4 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801b83e:	2306      	movs	r3, #6
 801b840:	75bb      	strb	r3, [r7, #22]
 801b842:	e002      	b.n	801b84a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801b844:	687b      	ldr	r3, [r7, #4]
 801b846:	7a5b      	ldrb	r3, [r3, #9]
 801b848:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801b84a:	2309      	movs	r3, #9
 801b84c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801b84e:	687b      	ldr	r3, [r7, #4]
 801b850:	885b      	ldrh	r3, [r3, #2]
 801b852:	0a1b      	lsrs	r3, r3, #8
 801b854:	b29b      	uxth	r3, r3
 801b856:	b2db      	uxtb	r3, r3
 801b858:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801b85a:	687b      	ldr	r3, [r7, #4]
 801b85c:	885b      	ldrh	r3, [r3, #2]
 801b85e:	b2db      	uxtb	r3, r3
 801b860:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801b862:	687b      	ldr	r3, [r7, #4]
 801b864:	791b      	ldrb	r3, [r3, #4]
 801b866:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801b868:	687b      	ldr	r3, [r7, #4]
 801b86a:	795b      	ldrb	r3, [r3, #5]
 801b86c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801b86e:	687b      	ldr	r3, [r7, #4]
 801b870:	799b      	ldrb	r3, [r3, #6]
 801b872:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801b874:	687b      	ldr	r3, [r7, #4]
 801b876:	79db      	ldrb	r3, [r3, #7]
 801b878:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801b87a:	687b      	ldr	r3, [r7, #4]
 801b87c:	7a1b      	ldrb	r3, [r3, #8]
 801b87e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801b880:	7dbb      	ldrb	r3, [r7, #22]
 801b882:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801b884:	687b      	ldr	r3, [r7, #4]
 801b886:	7a9b      	ldrb	r3, [r3, #10]
 801b888:	753b      	strb	r3, [r7, #20]
        break;
 801b88a:	e022      	b.n	801b8d2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801b88c:	2301      	movs	r3, #1
 801b88e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801b890:	687b      	ldr	r3, [r7, #4]
 801b892:	7b1b      	ldrb	r3, [r3, #12]
 801b894:	733b      	strb	r3, [r7, #12]
        break;
 801b896:	e01c      	b.n	801b8d2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801b898:	2306      	movs	r3, #6
 801b89a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801b89c:	687b      	ldr	r3, [r7, #4]
 801b89e:	89db      	ldrh	r3, [r3, #14]
 801b8a0:	0a1b      	lsrs	r3, r3, #8
 801b8a2:	b29b      	uxth	r3, r3
 801b8a4:	b2db      	uxtb	r3, r3
 801b8a6:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801b8a8:	687b      	ldr	r3, [r7, #4]
 801b8aa:	89db      	ldrh	r3, [r3, #14]
 801b8ac:	b2db      	uxtb	r3, r3
 801b8ae:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801b8b0:	687b      	ldr	r3, [r7, #4]
 801b8b2:	7c1a      	ldrb	r2, [r3, #16]
 801b8b4:	4b0f      	ldr	r3, [pc, #60]	; (801b8f4 <SUBGRF_SetPacketParams+0x138>)
 801b8b6:	4611      	mov	r1, r2
 801b8b8:	7019      	strb	r1, [r3, #0]
 801b8ba:	4613      	mov	r3, r2
 801b8bc:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801b8be:	687b      	ldr	r3, [r7, #4]
 801b8c0:	7c5b      	ldrb	r3, [r3, #17]
 801b8c2:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801b8c4:	687b      	ldr	r3, [r7, #4]
 801b8c6:	7c9b      	ldrb	r3, [r3, #18]
 801b8c8:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801b8ca:	687b      	ldr	r3, [r7, #4]
 801b8cc:	7cdb      	ldrb	r3, [r3, #19]
 801b8ce:	747b      	strb	r3, [r7, #17]
        break;
 801b8d0:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801b8d2:	7dfb      	ldrb	r3, [r7, #23]
 801b8d4:	b29a      	uxth	r2, r3
 801b8d6:	f107 030c 	add.w	r3, r7, #12
 801b8da:	4619      	mov	r1, r3
 801b8dc:	208c      	movs	r0, #140	; 0x8c
 801b8de:	f000 f965 	bl	801bbac <SUBGRF_WriteCommand>
 801b8e2:	e000      	b.n	801b8e6 <SUBGRF_SetPacketParams+0x12a>
        return;
 801b8e4:	bf00      	nop
}
 801b8e6:	3718      	adds	r7, #24
 801b8e8:	46bd      	mov	sp, r7
 801b8ea:	bd80      	pop	{r7, pc}
 801b8ec:	0801e810 	.word	0x0801e810
 801b8f0:	20001c35 	.word	0x20001c35
 801b8f4:	20001c36 	.word	0x20001c36

0801b8f8 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801b8f8:	b580      	push	{r7, lr}
 801b8fa:	b084      	sub	sp, #16
 801b8fc:	af00      	add	r7, sp, #0
 801b8fe:	4603      	mov	r3, r0
 801b900:	460a      	mov	r2, r1
 801b902:	71fb      	strb	r3, [r7, #7]
 801b904:	4613      	mov	r3, r2
 801b906:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801b908:	79fb      	ldrb	r3, [r7, #7]
 801b90a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801b90c:	79bb      	ldrb	r3, [r7, #6]
 801b90e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801b910:	f107 030c 	add.w	r3, r7, #12
 801b914:	2202      	movs	r2, #2
 801b916:	4619      	mov	r1, r3
 801b918:	208f      	movs	r0, #143	; 0x8f
 801b91a:	f000 f947 	bl	801bbac <SUBGRF_WriteCommand>
}
 801b91e:	bf00      	nop
 801b920:	3710      	adds	r7, #16
 801b922:	46bd      	mov	sp, r7
 801b924:	bd80      	pop	{r7, pc}

0801b926 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801b926:	b580      	push	{r7, lr}
 801b928:	b082      	sub	sp, #8
 801b92a:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801b92c:	2300      	movs	r3, #0
 801b92e:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801b930:	1d3b      	adds	r3, r7, #4
 801b932:	2201      	movs	r2, #1
 801b934:	4619      	mov	r1, r3
 801b936:	2015      	movs	r0, #21
 801b938:	f000 f95a 	bl	801bbf0 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801b93c:	793b      	ldrb	r3, [r7, #4]
 801b93e:	425b      	negs	r3, r3
 801b940:	105b      	asrs	r3, r3, #1
 801b942:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801b944:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801b948:	4618      	mov	r0, r3
 801b94a:	3708      	adds	r7, #8
 801b94c:	46bd      	mov	sp, r7
 801b94e:	bd80      	pop	{r7, pc}

0801b950 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801b950:	b580      	push	{r7, lr}
 801b952:	b084      	sub	sp, #16
 801b954:	af00      	add	r7, sp, #0
 801b956:	6078      	str	r0, [r7, #4]
 801b958:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801b95a:	f107 030c 	add.w	r3, r7, #12
 801b95e:	2202      	movs	r2, #2
 801b960:	4619      	mov	r1, r3
 801b962:	2013      	movs	r0, #19
 801b964:	f000 f944 	bl	801bbf0 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801b968:	f7ff fd7e 	bl	801b468 <SUBGRF_GetPacketType>
 801b96c:	4603      	mov	r3, r0
 801b96e:	2b01      	cmp	r3, #1
 801b970:	d10d      	bne.n	801b98e <SUBGRF_GetRxBufferStatus+0x3e>
 801b972:	4b0c      	ldr	r3, [pc, #48]	; (801b9a4 <SUBGRF_GetRxBufferStatus+0x54>)
 801b974:	781b      	ldrb	r3, [r3, #0]
 801b976:	b2db      	uxtb	r3, r3
 801b978:	2b01      	cmp	r3, #1
 801b97a:	d108      	bne.n	801b98e <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801b97c:	f240 7002 	movw	r0, #1794	; 0x702
 801b980:	f000 f878 	bl	801ba74 <SUBGRF_ReadRegister>
 801b984:	4603      	mov	r3, r0
 801b986:	461a      	mov	r2, r3
 801b988:	687b      	ldr	r3, [r7, #4]
 801b98a:	701a      	strb	r2, [r3, #0]
 801b98c:	e002      	b.n	801b994 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801b98e:	7b3a      	ldrb	r2, [r7, #12]
 801b990:	687b      	ldr	r3, [r7, #4]
 801b992:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801b994:	7b7a      	ldrb	r2, [r7, #13]
 801b996:	683b      	ldr	r3, [r7, #0]
 801b998:	701a      	strb	r2, [r3, #0]
}
 801b99a:	bf00      	nop
 801b99c:	3710      	adds	r7, #16
 801b99e:	46bd      	mov	sp, r7
 801b9a0:	bd80      	pop	{r7, pc}
 801b9a2:	bf00      	nop
 801b9a4:	20001c36 	.word	0x20001c36

0801b9a8 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801b9a8:	b580      	push	{r7, lr}
 801b9aa:	b084      	sub	sp, #16
 801b9ac:	af00      	add	r7, sp, #0
 801b9ae:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801b9b0:	f107 030c 	add.w	r3, r7, #12
 801b9b4:	2203      	movs	r2, #3
 801b9b6:	4619      	mov	r1, r3
 801b9b8:	2014      	movs	r0, #20
 801b9ba:	f000 f919 	bl	801bbf0 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801b9be:	f7ff fd53 	bl	801b468 <SUBGRF_GetPacketType>
 801b9c2:	4603      	mov	r3, r0
 801b9c4:	461a      	mov	r2, r3
 801b9c6:	687b      	ldr	r3, [r7, #4]
 801b9c8:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801b9ca:	687b      	ldr	r3, [r7, #4]
 801b9cc:	781b      	ldrb	r3, [r3, #0]
 801b9ce:	2b00      	cmp	r3, #0
 801b9d0:	d002      	beq.n	801b9d8 <SUBGRF_GetPacketStatus+0x30>
 801b9d2:	2b01      	cmp	r3, #1
 801b9d4:	d013      	beq.n	801b9fe <SUBGRF_GetPacketStatus+0x56>
 801b9d6:	e02a      	b.n	801ba2e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801b9d8:	7b3a      	ldrb	r2, [r7, #12]
 801b9da:	687b      	ldr	r3, [r7, #4]
 801b9dc:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801b9de:	7b7b      	ldrb	r3, [r7, #13]
 801b9e0:	425b      	negs	r3, r3
 801b9e2:	105b      	asrs	r3, r3, #1
 801b9e4:	b25a      	sxtb	r2, r3
 801b9e6:	687b      	ldr	r3, [r7, #4]
 801b9e8:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801b9ea:	7bbb      	ldrb	r3, [r7, #14]
 801b9ec:	425b      	negs	r3, r3
 801b9ee:	105b      	asrs	r3, r3, #1
 801b9f0:	b25a      	sxtb	r2, r3
 801b9f2:	687b      	ldr	r3, [r7, #4]
 801b9f4:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801b9f6:	687b      	ldr	r3, [r7, #4]
 801b9f8:	2200      	movs	r2, #0
 801b9fa:	609a      	str	r2, [r3, #8]
            break;
 801b9fc:	e020      	b.n	801ba40 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801b9fe:	7b3b      	ldrb	r3, [r7, #12]
 801ba00:	425b      	negs	r3, r3
 801ba02:	105b      	asrs	r3, r3, #1
 801ba04:	b25a      	sxtb	r2, r3
 801ba06:	687b      	ldr	r3, [r7, #4]
 801ba08:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801ba0a:	7b7b      	ldrb	r3, [r7, #13]
 801ba0c:	b25b      	sxtb	r3, r3
 801ba0e:	3302      	adds	r3, #2
 801ba10:	109b      	asrs	r3, r3, #2
 801ba12:	b25a      	sxtb	r2, r3
 801ba14:	687b      	ldr	r3, [r7, #4]
 801ba16:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801ba18:	7bbb      	ldrb	r3, [r7, #14]
 801ba1a:	425b      	negs	r3, r3
 801ba1c:	105b      	asrs	r3, r3, #1
 801ba1e:	b25a      	sxtb	r2, r3
 801ba20:	687b      	ldr	r3, [r7, #4]
 801ba22:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801ba24:	4b08      	ldr	r3, [pc, #32]	; (801ba48 <SUBGRF_GetPacketStatus+0xa0>)
 801ba26:	681a      	ldr	r2, [r3, #0]
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	611a      	str	r2, [r3, #16]
            break;
 801ba2c:	e008      	b.n	801ba40 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801ba2e:	2214      	movs	r2, #20
 801ba30:	2100      	movs	r1, #0
 801ba32:	6878      	ldr	r0, [r7, #4]
 801ba34:	f000 fbbd 	bl	801c1b2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801ba38:	687b      	ldr	r3, [r7, #4]
 801ba3a:	220f      	movs	r2, #15
 801ba3c:	701a      	strb	r2, [r3, #0]
            break;
 801ba3e:	bf00      	nop
    }
}
 801ba40:	bf00      	nop
 801ba42:	3710      	adds	r7, #16
 801ba44:	46bd      	mov	sp, r7
 801ba46:	bd80      	pop	{r7, pc}
 801ba48:	20001c38 	.word	0x20001c38

0801ba4c <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801ba4c:	b580      	push	{r7, lr}
 801ba4e:	b082      	sub	sp, #8
 801ba50:	af00      	add	r7, sp, #0
 801ba52:	4603      	mov	r3, r0
 801ba54:	460a      	mov	r2, r1
 801ba56:	80fb      	strh	r3, [r7, #6]
 801ba58:	4613      	mov	r3, r2
 801ba5a:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801ba5c:	1d7a      	adds	r2, r7, #5
 801ba5e:	88f9      	ldrh	r1, [r7, #6]
 801ba60:	2301      	movs	r3, #1
 801ba62:	4803      	ldr	r0, [pc, #12]	; (801ba70 <SUBGRF_WriteRegister+0x24>)
 801ba64:	f7eb ff94 	bl	8007990 <HAL_SUBGHZ_WriteRegisters>
}
 801ba68:	bf00      	nop
 801ba6a:	3708      	adds	r7, #8
 801ba6c:	46bd      	mov	sp, r7
 801ba6e:	bd80      	pop	{r7, pc}
 801ba70:	2000026c 	.word	0x2000026c

0801ba74 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801ba74:	b580      	push	{r7, lr}
 801ba76:	b084      	sub	sp, #16
 801ba78:	af00      	add	r7, sp, #0
 801ba7a:	4603      	mov	r3, r0
 801ba7c:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801ba7e:	f107 020f 	add.w	r2, r7, #15
 801ba82:	88f9      	ldrh	r1, [r7, #6]
 801ba84:	2301      	movs	r3, #1
 801ba86:	4804      	ldr	r0, [pc, #16]	; (801ba98 <SUBGRF_ReadRegister+0x24>)
 801ba88:	f7eb ffe1 	bl	8007a4e <HAL_SUBGHZ_ReadRegisters>
    return data;
 801ba8c:	7bfb      	ldrb	r3, [r7, #15]
}
 801ba8e:	4618      	mov	r0, r3
 801ba90:	3710      	adds	r7, #16
 801ba92:	46bd      	mov	sp, r7
 801ba94:	bd80      	pop	{r7, pc}
 801ba96:	bf00      	nop
 801ba98:	2000026c 	.word	0x2000026c

0801ba9c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801ba9c:	b580      	push	{r7, lr}
 801ba9e:	b086      	sub	sp, #24
 801baa0:	af00      	add	r7, sp, #0
 801baa2:	4603      	mov	r3, r0
 801baa4:	6039      	str	r1, [r7, #0]
 801baa6:	80fb      	strh	r3, [r7, #6]
 801baa8:	4613      	mov	r3, r2
 801baaa:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801baac:	f3ef 8310 	mrs	r3, PRIMASK
 801bab0:	60fb      	str	r3, [r7, #12]
  return(result);
 801bab2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bab4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bab6:	b672      	cpsid	i
}
 801bab8:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801baba:	88bb      	ldrh	r3, [r7, #4]
 801babc:	88f9      	ldrh	r1, [r7, #6]
 801babe:	683a      	ldr	r2, [r7, #0]
 801bac0:	4806      	ldr	r0, [pc, #24]	; (801badc <SUBGRF_WriteRegisters+0x40>)
 801bac2:	f7eb ff65 	bl	8007990 <HAL_SUBGHZ_WriteRegisters>
 801bac6:	697b      	ldr	r3, [r7, #20]
 801bac8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801baca:	693b      	ldr	r3, [r7, #16]
 801bacc:	f383 8810 	msr	PRIMASK, r3
}
 801bad0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bad2:	bf00      	nop
 801bad4:	3718      	adds	r7, #24
 801bad6:	46bd      	mov	sp, r7
 801bad8:	bd80      	pop	{r7, pc}
 801bada:	bf00      	nop
 801badc:	2000026c 	.word	0x2000026c

0801bae0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bae0:	b580      	push	{r7, lr}
 801bae2:	b086      	sub	sp, #24
 801bae4:	af00      	add	r7, sp, #0
 801bae6:	4603      	mov	r3, r0
 801bae8:	6039      	str	r1, [r7, #0]
 801baea:	80fb      	strh	r3, [r7, #6]
 801baec:	4613      	mov	r3, r2
 801baee:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801baf0:	f3ef 8310 	mrs	r3, PRIMASK
 801baf4:	60fb      	str	r3, [r7, #12]
  return(result);
 801baf6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801baf8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bafa:	b672      	cpsid	i
}
 801bafc:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801bafe:	88bb      	ldrh	r3, [r7, #4]
 801bb00:	88f9      	ldrh	r1, [r7, #6]
 801bb02:	683a      	ldr	r2, [r7, #0]
 801bb04:	4806      	ldr	r0, [pc, #24]	; (801bb20 <SUBGRF_ReadRegisters+0x40>)
 801bb06:	f7eb ffa2 	bl	8007a4e <HAL_SUBGHZ_ReadRegisters>
 801bb0a:	697b      	ldr	r3, [r7, #20]
 801bb0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb0e:	693b      	ldr	r3, [r7, #16]
 801bb10:	f383 8810 	msr	PRIMASK, r3
}
 801bb14:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb16:	bf00      	nop
 801bb18:	3718      	adds	r7, #24
 801bb1a:	46bd      	mov	sp, r7
 801bb1c:	bd80      	pop	{r7, pc}
 801bb1e:	bf00      	nop
 801bb20:	2000026c 	.word	0x2000026c

0801bb24 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bb24:	b580      	push	{r7, lr}
 801bb26:	b086      	sub	sp, #24
 801bb28:	af00      	add	r7, sp, #0
 801bb2a:	4603      	mov	r3, r0
 801bb2c:	6039      	str	r1, [r7, #0]
 801bb2e:	71fb      	strb	r3, [r7, #7]
 801bb30:	4613      	mov	r3, r2
 801bb32:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb34:	f3ef 8310 	mrs	r3, PRIMASK
 801bb38:	60fb      	str	r3, [r7, #12]
  return(result);
 801bb3a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bb3c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb3e:	b672      	cpsid	i
}
 801bb40:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801bb42:	79bb      	ldrb	r3, [r7, #6]
 801bb44:	b29b      	uxth	r3, r3
 801bb46:	79f9      	ldrb	r1, [r7, #7]
 801bb48:	683a      	ldr	r2, [r7, #0]
 801bb4a:	4806      	ldr	r0, [pc, #24]	; (801bb64 <SUBGRF_WriteBuffer+0x40>)
 801bb4c:	f7ec f893 	bl	8007c76 <HAL_SUBGHZ_WriteBuffer>
 801bb50:	697b      	ldr	r3, [r7, #20]
 801bb52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb54:	693b      	ldr	r3, [r7, #16]
 801bb56:	f383 8810 	msr	PRIMASK, r3
}
 801bb5a:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bb5c:	bf00      	nop
 801bb5e:	3718      	adds	r7, #24
 801bb60:	46bd      	mov	sp, r7
 801bb62:	bd80      	pop	{r7, pc}
 801bb64:	2000026c 	.word	0x2000026c

0801bb68 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bb68:	b580      	push	{r7, lr}
 801bb6a:	b086      	sub	sp, #24
 801bb6c:	af00      	add	r7, sp, #0
 801bb6e:	4603      	mov	r3, r0
 801bb70:	6039      	str	r1, [r7, #0]
 801bb72:	71fb      	strb	r3, [r7, #7]
 801bb74:	4613      	mov	r3, r2
 801bb76:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb78:	f3ef 8310 	mrs	r3, PRIMASK
 801bb7c:	60fb      	str	r3, [r7, #12]
  return(result);
 801bb7e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bb80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb82:	b672      	cpsid	i
}
 801bb84:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801bb86:	79bb      	ldrb	r3, [r7, #6]
 801bb88:	b29b      	uxth	r3, r3
 801bb8a:	79f9      	ldrb	r1, [r7, #7]
 801bb8c:	683a      	ldr	r2, [r7, #0]
 801bb8e:	4806      	ldr	r0, [pc, #24]	; (801bba8 <SUBGRF_ReadBuffer+0x40>)
 801bb90:	f7ec f8c4 	bl	8007d1c <HAL_SUBGHZ_ReadBuffer>
 801bb94:	697b      	ldr	r3, [r7, #20]
 801bb96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb98:	693b      	ldr	r3, [r7, #16]
 801bb9a:	f383 8810 	msr	PRIMASK, r3
}
 801bb9e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bba0:	bf00      	nop
 801bba2:	3718      	adds	r7, #24
 801bba4:	46bd      	mov	sp, r7
 801bba6:	bd80      	pop	{r7, pc}
 801bba8:	2000026c 	.word	0x2000026c

0801bbac <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bbac:	b580      	push	{r7, lr}
 801bbae:	b086      	sub	sp, #24
 801bbb0:	af00      	add	r7, sp, #0
 801bbb2:	4603      	mov	r3, r0
 801bbb4:	6039      	str	r1, [r7, #0]
 801bbb6:	71fb      	strb	r3, [r7, #7]
 801bbb8:	4613      	mov	r3, r2
 801bbba:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bbbc:	f3ef 8310 	mrs	r3, PRIMASK
 801bbc0:	60fb      	str	r3, [r7, #12]
  return(result);
 801bbc2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bbc4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bbc6:	b672      	cpsid	i
}
 801bbc8:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801bbca:	88bb      	ldrh	r3, [r7, #4]
 801bbcc:	79f9      	ldrb	r1, [r7, #7]
 801bbce:	683a      	ldr	r2, [r7, #0]
 801bbd0:	4806      	ldr	r0, [pc, #24]	; (801bbec <SUBGRF_WriteCommand+0x40>)
 801bbd2:	f7eb ff9d 	bl	8007b10 <HAL_SUBGHZ_ExecSetCmd>
 801bbd6:	697b      	ldr	r3, [r7, #20]
 801bbd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bbda:	693b      	ldr	r3, [r7, #16]
 801bbdc:	f383 8810 	msr	PRIMASK, r3
}
 801bbe0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bbe2:	bf00      	nop
 801bbe4:	3718      	adds	r7, #24
 801bbe6:	46bd      	mov	sp, r7
 801bbe8:	bd80      	pop	{r7, pc}
 801bbea:	bf00      	nop
 801bbec:	2000026c 	.word	0x2000026c

0801bbf0 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bbf0:	b580      	push	{r7, lr}
 801bbf2:	b086      	sub	sp, #24
 801bbf4:	af00      	add	r7, sp, #0
 801bbf6:	4603      	mov	r3, r0
 801bbf8:	6039      	str	r1, [r7, #0]
 801bbfa:	71fb      	strb	r3, [r7, #7]
 801bbfc:	4613      	mov	r3, r2
 801bbfe:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bc00:	f3ef 8310 	mrs	r3, PRIMASK
 801bc04:	60fb      	str	r3, [r7, #12]
  return(result);
 801bc06:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bc08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bc0a:	b672      	cpsid	i
}
 801bc0c:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801bc0e:	88bb      	ldrh	r3, [r7, #4]
 801bc10:	79f9      	ldrb	r1, [r7, #7]
 801bc12:	683a      	ldr	r2, [r7, #0]
 801bc14:	4806      	ldr	r0, [pc, #24]	; (801bc30 <SUBGRF_ReadCommand+0x40>)
 801bc16:	f7eb ffda 	bl	8007bce <HAL_SUBGHZ_ExecGetCmd>
 801bc1a:	697b      	ldr	r3, [r7, #20]
 801bc1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bc1e:	693b      	ldr	r3, [r7, #16]
 801bc20:	f383 8810 	msr	PRIMASK, r3
}
 801bc24:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bc26:	bf00      	nop
 801bc28:	3718      	adds	r7, #24
 801bc2a:	46bd      	mov	sp, r7
 801bc2c:	bd80      	pop	{r7, pc}
 801bc2e:	bf00      	nop
 801bc30:	2000026c 	.word	0x2000026c

0801bc34 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801bc34:	b580      	push	{r7, lr}
 801bc36:	b084      	sub	sp, #16
 801bc38:	af00      	add	r7, sp, #0
 801bc3a:	4603      	mov	r3, r0
 801bc3c:	460a      	mov	r2, r1
 801bc3e:	71fb      	strb	r3, [r7, #7]
 801bc40:	4613      	mov	r3, r2
 801bc42:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801bc44:	2301      	movs	r3, #1
 801bc46:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801bc48:	79bb      	ldrb	r3, [r7, #6]
 801bc4a:	2b01      	cmp	r3, #1
 801bc4c:	d10d      	bne.n	801bc6a <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801bc4e:	79fb      	ldrb	r3, [r7, #7]
 801bc50:	2b01      	cmp	r3, #1
 801bc52:	d104      	bne.n	801bc5e <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801bc54:	2302      	movs	r3, #2
 801bc56:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801bc58:	2004      	movs	r0, #4
 801bc5a:	f000 f8df 	bl	801be1c <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801bc5e:	79fb      	ldrb	r3, [r7, #7]
 801bc60:	2b02      	cmp	r3, #2
 801bc62:	d107      	bne.n	801bc74 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801bc64:	2303      	movs	r3, #3
 801bc66:	73fb      	strb	r3, [r7, #15]
 801bc68:	e004      	b.n	801bc74 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801bc6a:	79bb      	ldrb	r3, [r7, #6]
 801bc6c:	2b00      	cmp	r3, #0
 801bc6e:	d101      	bne.n	801bc74 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801bc70:	2301      	movs	r3, #1
 801bc72:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801bc74:	7bfb      	ldrb	r3, [r7, #15]
 801bc76:	4618      	mov	r0, r3
 801bc78:	f7ef fa09 	bl	800b08e <RBI_ConfigRFSwitch>
}
 801bc7c:	bf00      	nop
 801bc7e:	3710      	adds	r7, #16
 801bc80:	46bd      	mov	sp, r7
 801bc82:	bd80      	pop	{r7, pc}

0801bc84 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801bc84:	b580      	push	{r7, lr}
 801bc86:	b084      	sub	sp, #16
 801bc88:	af00      	add	r7, sp, #0
 801bc8a:	4603      	mov	r3, r0
 801bc8c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801bc8e:	2301      	movs	r3, #1
 801bc90:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801bc92:	f7ef fa0a 	bl	800b0aa <RBI_GetTxConfig>
 801bc96:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801bc98:	68bb      	ldr	r3, [r7, #8]
 801bc9a:	2b02      	cmp	r3, #2
 801bc9c:	d016      	beq.n	801bccc <SUBGRF_SetRfTxPower+0x48>
 801bc9e:	68bb      	ldr	r3, [r7, #8]
 801bca0:	2b02      	cmp	r3, #2
 801bca2:	dc16      	bgt.n	801bcd2 <SUBGRF_SetRfTxPower+0x4e>
 801bca4:	68bb      	ldr	r3, [r7, #8]
 801bca6:	2b00      	cmp	r3, #0
 801bca8:	d003      	beq.n	801bcb2 <SUBGRF_SetRfTxPower+0x2e>
 801bcaa:	68bb      	ldr	r3, [r7, #8]
 801bcac:	2b01      	cmp	r3, #1
 801bcae:	d00a      	beq.n	801bcc6 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801bcb0:	e00f      	b.n	801bcd2 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801bcb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801bcb6:	2b0f      	cmp	r3, #15
 801bcb8:	dd02      	ble.n	801bcc0 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801bcba:	2302      	movs	r3, #2
 801bcbc:	73fb      	strb	r3, [r7, #15]
            break;
 801bcbe:	e009      	b.n	801bcd4 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801bcc0:	2301      	movs	r3, #1
 801bcc2:	73fb      	strb	r3, [r7, #15]
            break;
 801bcc4:	e006      	b.n	801bcd4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801bcc6:	2301      	movs	r3, #1
 801bcc8:	73fb      	strb	r3, [r7, #15]
            break;
 801bcca:	e003      	b.n	801bcd4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801bccc:	2302      	movs	r3, #2
 801bcce:	73fb      	strb	r3, [r7, #15]
            break;
 801bcd0:	e000      	b.n	801bcd4 <SUBGRF_SetRfTxPower+0x50>
            break;
 801bcd2:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801bcd4:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801bcd8:	7bfb      	ldrb	r3, [r7, #15]
 801bcda:	2202      	movs	r2, #2
 801bcdc:	4618      	mov	r0, r3
 801bcde:	f7ff fbcd 	bl	801b47c <SUBGRF_SetTxParams>

    return paSelect;
 801bce2:	7bfb      	ldrb	r3, [r7, #15]
}
 801bce4:	4618      	mov	r0, r3
 801bce6:	3710      	adds	r7, #16
 801bce8:	46bd      	mov	sp, r7
 801bcea:	bd80      	pop	{r7, pc}

0801bcec <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801bcec:	b480      	push	{r7}
 801bcee:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801bcf0:	2301      	movs	r3, #1
}
 801bcf2:	4618      	mov	r0, r3
 801bcf4:	46bd      	mov	sp, r7
 801bcf6:	bc80      	pop	{r7}
 801bcf8:	4770      	bx	lr
	...

0801bcfc <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bcfc:	b580      	push	{r7, lr}
 801bcfe:	b082      	sub	sp, #8
 801bd00:	af00      	add	r7, sp, #0
 801bd02:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801bd04:	4b03      	ldr	r3, [pc, #12]	; (801bd14 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801bd06:	681b      	ldr	r3, [r3, #0]
 801bd08:	2001      	movs	r0, #1
 801bd0a:	4798      	blx	r3
}
 801bd0c:	bf00      	nop
 801bd0e:	3708      	adds	r7, #8
 801bd10:	46bd      	mov	sp, r7
 801bd12:	bd80      	pop	{r7, pc}
 801bd14:	20001c40 	.word	0x20001c40

0801bd18 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd18:	b580      	push	{r7, lr}
 801bd1a:	b082      	sub	sp, #8
 801bd1c:	af00      	add	r7, sp, #0
 801bd1e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801bd20:	4b03      	ldr	r3, [pc, #12]	; (801bd30 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801bd22:	681b      	ldr	r3, [r3, #0]
 801bd24:	2002      	movs	r0, #2
 801bd26:	4798      	blx	r3
}
 801bd28:	bf00      	nop
 801bd2a:	3708      	adds	r7, #8
 801bd2c:	46bd      	mov	sp, r7
 801bd2e:	bd80      	pop	{r7, pc}
 801bd30:	20001c40 	.word	0x20001c40

0801bd34 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd34:	b580      	push	{r7, lr}
 801bd36:	b082      	sub	sp, #8
 801bd38:	af00      	add	r7, sp, #0
 801bd3a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801bd3c:	4b03      	ldr	r3, [pc, #12]	; (801bd4c <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801bd3e:	681b      	ldr	r3, [r3, #0]
 801bd40:	2040      	movs	r0, #64	; 0x40
 801bd42:	4798      	blx	r3
}
 801bd44:	bf00      	nop
 801bd46:	3708      	adds	r7, #8
 801bd48:	46bd      	mov	sp, r7
 801bd4a:	bd80      	pop	{r7, pc}
 801bd4c:	20001c40 	.word	0x20001c40

0801bd50 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801bd50:	b580      	push	{r7, lr}
 801bd52:	b082      	sub	sp, #8
 801bd54:	af00      	add	r7, sp, #0
 801bd56:	6078      	str	r0, [r7, #4]
 801bd58:	460b      	mov	r3, r1
 801bd5a:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801bd5c:	78fb      	ldrb	r3, [r7, #3]
 801bd5e:	2b00      	cmp	r3, #0
 801bd60:	d002      	beq.n	801bd68 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801bd62:	2b01      	cmp	r3, #1
 801bd64:	d005      	beq.n	801bd72 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801bd66:	e00a      	b.n	801bd7e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801bd68:	4b07      	ldr	r3, [pc, #28]	; (801bd88 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bd6a:	681b      	ldr	r3, [r3, #0]
 801bd6c:	2080      	movs	r0, #128	; 0x80
 801bd6e:	4798      	blx	r3
            break;
 801bd70:	e005      	b.n	801bd7e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801bd72:	4b05      	ldr	r3, [pc, #20]	; (801bd88 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801bd74:	681b      	ldr	r3, [r3, #0]
 801bd76:	f44f 7080 	mov.w	r0, #256	; 0x100
 801bd7a:	4798      	blx	r3
            break;
 801bd7c:	bf00      	nop
    }
}
 801bd7e:	bf00      	nop
 801bd80:	3708      	adds	r7, #8
 801bd82:	46bd      	mov	sp, r7
 801bd84:	bd80      	pop	{r7, pc}
 801bd86:	bf00      	nop
 801bd88:	20001c40 	.word	0x20001c40

0801bd8c <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd8c:	b580      	push	{r7, lr}
 801bd8e:	b082      	sub	sp, #8
 801bd90:	af00      	add	r7, sp, #0
 801bd92:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801bd94:	4b04      	ldr	r3, [pc, #16]	; (801bda8 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801bd96:	681b      	ldr	r3, [r3, #0]
 801bd98:	f44f 7000 	mov.w	r0, #512	; 0x200
 801bd9c:	4798      	blx	r3
}
 801bd9e:	bf00      	nop
 801bda0:	3708      	adds	r7, #8
 801bda2:	46bd      	mov	sp, r7
 801bda4:	bd80      	pop	{r7, pc}
 801bda6:	bf00      	nop
 801bda8:	20001c40 	.word	0x20001c40

0801bdac <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bdac:	b580      	push	{r7, lr}
 801bdae:	b082      	sub	sp, #8
 801bdb0:	af00      	add	r7, sp, #0
 801bdb2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801bdb4:	4b03      	ldr	r3, [pc, #12]	; (801bdc4 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801bdb6:	681b      	ldr	r3, [r3, #0]
 801bdb8:	2020      	movs	r0, #32
 801bdba:	4798      	blx	r3
}
 801bdbc:	bf00      	nop
 801bdbe:	3708      	adds	r7, #8
 801bdc0:	46bd      	mov	sp, r7
 801bdc2:	bd80      	pop	{r7, pc}
 801bdc4:	20001c40 	.word	0x20001c40

0801bdc8 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bdc8:	b580      	push	{r7, lr}
 801bdca:	b082      	sub	sp, #8
 801bdcc:	af00      	add	r7, sp, #0
 801bdce:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801bdd0:	4b03      	ldr	r3, [pc, #12]	; (801bde0 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801bdd2:	681b      	ldr	r3, [r3, #0]
 801bdd4:	2004      	movs	r0, #4
 801bdd6:	4798      	blx	r3
}
 801bdd8:	bf00      	nop
 801bdda:	3708      	adds	r7, #8
 801bddc:	46bd      	mov	sp, r7
 801bdde:	bd80      	pop	{r7, pc}
 801bde0:	20001c40 	.word	0x20001c40

0801bde4 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bde4:	b580      	push	{r7, lr}
 801bde6:	b082      	sub	sp, #8
 801bde8:	af00      	add	r7, sp, #0
 801bdea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801bdec:	4b03      	ldr	r3, [pc, #12]	; (801bdfc <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801bdee:	681b      	ldr	r3, [r3, #0]
 801bdf0:	2008      	movs	r0, #8
 801bdf2:	4798      	blx	r3
}
 801bdf4:	bf00      	nop
 801bdf6:	3708      	adds	r7, #8
 801bdf8:	46bd      	mov	sp, r7
 801bdfa:	bd80      	pop	{r7, pc}
 801bdfc:	20001c40 	.word	0x20001c40

0801be00 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801be00:	b580      	push	{r7, lr}
 801be02:	b082      	sub	sp, #8
 801be04:	af00      	add	r7, sp, #0
 801be06:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801be08:	4b03      	ldr	r3, [pc, #12]	; (801be18 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801be0a:	681b      	ldr	r3, [r3, #0]
 801be0c:	2010      	movs	r0, #16
 801be0e:	4798      	blx	r3
}
 801be10:	bf00      	nop
 801be12:	3708      	adds	r7, #8
 801be14:	46bd      	mov	sp, r7
 801be16:	bd80      	pop	{r7, pc}
 801be18:	20001c40 	.word	0x20001c40

0801be1c <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801be1c:	b580      	push	{r7, lr}
 801be1e:	b084      	sub	sp, #16
 801be20:	af00      	add	r7, sp, #0
 801be22:	4603      	mov	r3, r0
 801be24:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801be26:	f7ef f94e 	bl	800b0c6 <RBI_IsDCDC>
 801be2a:	4603      	mov	r3, r0
 801be2c:	2b01      	cmp	r3, #1
 801be2e:	d112      	bne.n	801be56 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801be30:	f640 1023 	movw	r0, #2339	; 0x923
 801be34:	f7ff fe1e 	bl	801ba74 <SUBGRF_ReadRegister>
 801be38:	4603      	mov	r3, r0
 801be3a:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801be3c:	7bfb      	ldrb	r3, [r7, #15]
 801be3e:	f023 0306 	bic.w	r3, r3, #6
 801be42:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801be44:	7bfa      	ldrb	r2, [r7, #15]
 801be46:	79fb      	ldrb	r3, [r7, #7]
 801be48:	4313      	orrs	r3, r2
 801be4a:	b2db      	uxtb	r3, r3
 801be4c:	4619      	mov	r1, r3
 801be4e:	f640 1023 	movw	r0, #2339	; 0x923
 801be52:	f7ff fdfb 	bl	801ba4c <SUBGRF_WriteRegister>
  }
}
 801be56:	bf00      	nop
 801be58:	3710      	adds	r7, #16
 801be5a:	46bd      	mov	sp, r7
 801be5c:	bd80      	pop	{r7, pc}
	...

0801be60 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801be60:	b480      	push	{r7}
 801be62:	b085      	sub	sp, #20
 801be64:	af00      	add	r7, sp, #0
 801be66:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801be68:	687b      	ldr	r3, [r7, #4]
 801be6a:	2b00      	cmp	r3, #0
 801be6c:	d101      	bne.n	801be72 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801be6e:	231f      	movs	r3, #31
 801be70:	e016      	b.n	801bea0 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801be72:	2300      	movs	r3, #0
 801be74:	73fb      	strb	r3, [r7, #15]
 801be76:	e00f      	b.n	801be98 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801be78:	7bfb      	ldrb	r3, [r7, #15]
 801be7a:	4a0c      	ldr	r2, [pc, #48]	; (801beac <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801be7c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801be80:	687a      	ldr	r2, [r7, #4]
 801be82:	429a      	cmp	r2, r3
 801be84:	d205      	bcs.n	801be92 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801be86:	7bfb      	ldrb	r3, [r7, #15]
 801be88:	4a08      	ldr	r2, [pc, #32]	; (801beac <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801be8a:	00db      	lsls	r3, r3, #3
 801be8c:	4413      	add	r3, r2
 801be8e:	791b      	ldrb	r3, [r3, #4]
 801be90:	e006      	b.n	801bea0 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801be92:	7bfb      	ldrb	r3, [r7, #15]
 801be94:	3301      	adds	r3, #1
 801be96:	73fb      	strb	r3, [r7, #15]
 801be98:	7bfb      	ldrb	r3, [r7, #15]
 801be9a:	2b15      	cmp	r3, #21
 801be9c:	d9ec      	bls.n	801be78 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801be9e:	e7fe      	b.n	801be9e <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801bea0:	4618      	mov	r0, r3
 801bea2:	3714      	adds	r7, #20
 801bea4:	46bd      	mov	sp, r7
 801bea6:	bc80      	pop	{r7}
 801bea8:	4770      	bx	lr
 801beaa:	bf00      	nop
 801beac:	0801edf8 	.word	0x0801edf8

0801beb0 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801beb0:	b580      	push	{r7, lr}
 801beb2:	b08a      	sub	sp, #40	; 0x28
 801beb4:	af00      	add	r7, sp, #0
 801beb6:	6078      	str	r0, [r7, #4]
 801beb8:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801beba:	4b35      	ldr	r3, [pc, #212]	; (801bf90 <SUBGRF_GetCFO+0xe0>)
 801bebc:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801bebe:	f640 0007 	movw	r0, #2055	; 0x807
 801bec2:	f7ff fdd7 	bl	801ba74 <SUBGRF_ReadRegister>
 801bec6:	4603      	mov	r3, r0
 801bec8:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801beca:	7ffb      	ldrb	r3, [r7, #31]
 801becc:	08db      	lsrs	r3, r3, #3
 801bece:	b2db      	uxtb	r3, r3
 801bed0:	f003 0303 	and.w	r3, r3, #3
 801bed4:	3328      	adds	r3, #40	; 0x28
 801bed6:	443b      	add	r3, r7
 801bed8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801bedc:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801bede:	7ffb      	ldrb	r3, [r7, #31]
 801bee0:	f003 0307 	and.w	r3, r3, #7
 801bee4:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 801bee6:	7fba      	ldrb	r2, [r7, #30]
 801bee8:	7f7b      	ldrb	r3, [r7, #29]
 801beea:	3b01      	subs	r3, #1
 801beec:	fa02 f303 	lsl.w	r3, r2, r3
 801bef0:	461a      	mov	r2, r3
 801bef2:	4b28      	ldr	r3, [pc, #160]	; (801bf94 <SUBGRF_GetCFO+0xe4>)
 801bef4:	fbb3 f3f2 	udiv	r3, r3, r2
 801bef8:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801befa:	69ba      	ldr	r2, [r7, #24]
 801befc:	687b      	ldr	r3, [r7, #4]
 801befe:	fbb2 f3f3 	udiv	r3, r2, r3
 801bf02:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801bf04:	2301      	movs	r3, #1
 801bf06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801bf0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bf0e:	697a      	ldr	r2, [r7, #20]
 801bf10:	fb02 f303 	mul.w	r3, r2, r3
 801bf14:	2b07      	cmp	r3, #7
 801bf16:	d802      	bhi.n	801bf1e <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801bf18:	2302      	movs	r3, #2
 801bf1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 801bf1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bf22:	697a      	ldr	r2, [r7, #20]
 801bf24:	fb02 f303 	mul.w	r3, r2, r3
 801bf28:	2b03      	cmp	r3, #3
 801bf2a:	d802      	bhi.n	801bf32 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801bf2c:	2304      	movs	r3, #4
 801bf2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801bf32:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801bf36:	69bb      	ldr	r3, [r7, #24]
 801bf38:	fb02 f303 	mul.w	r3, r2, r3
 801bf3c:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801bf3e:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 801bf42:	f7ff fd97 	bl	801ba74 <SUBGRF_ReadRegister>
 801bf46:	4603      	mov	r3, r0
 801bf48:	021b      	lsls	r3, r3, #8
 801bf4a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801bf4e:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801bf50:	f240 60b1 	movw	r0, #1713	; 0x6b1
 801bf54:	f7ff fd8e 	bl	801ba74 <SUBGRF_ReadRegister>
 801bf58:	4603      	mov	r3, r0
 801bf5a:	461a      	mov	r2, r3
 801bf5c:	6a3b      	ldr	r3, [r7, #32]
 801bf5e:	4313      	orrs	r3, r2
 801bf60:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801bf62:	6a3b      	ldr	r3, [r7, #32]
 801bf64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801bf68:	2b00      	cmp	r3, #0
 801bf6a:	d005      	beq.n	801bf78 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801bf6c:	6a3b      	ldr	r3, [r7, #32]
 801bf6e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801bf72:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801bf76:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801bf78:	693b      	ldr	r3, [r7, #16]
 801bf7a:	095b      	lsrs	r3, r3, #5
 801bf7c:	6a3a      	ldr	r2, [r7, #32]
 801bf7e:	fb02 f303 	mul.w	r3, r2, r3
 801bf82:	11da      	asrs	r2, r3, #7
 801bf84:	683b      	ldr	r3, [r7, #0]
 801bf86:	601a      	str	r2, [r3, #0]
}
 801bf88:	bf00      	nop
 801bf8a:	3728      	adds	r7, #40	; 0x28
 801bf8c:	46bd      	mov	sp, r7
 801bf8e:	bd80      	pop	{r7, pc}
 801bf90:	0c0a0804 	.word	0x0c0a0804
 801bf94:	01e84800 	.word	0x01e84800

0801bf98 <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 801bf98:	b480      	push	{r7}
 801bf9a:	b087      	sub	sp, #28
 801bf9c:	af00      	add	r7, sp, #0
 801bf9e:	4603      	mov	r3, r0
 801bfa0:	60b9      	str	r1, [r7, #8]
 801bfa2:	607a      	str	r2, [r7, #4]
 801bfa4:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 801bfa6:	2300      	movs	r3, #0
 801bfa8:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 801bfaa:	f04f 33ff 	mov.w	r3, #4294967295
 801bfae:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801bfb0:	697b      	ldr	r3, [r7, #20]
}
 801bfb2:	4618      	mov	r0, r3
 801bfb4:	371c      	adds	r7, #28
 801bfb6:	46bd      	mov	sp, r7
 801bfb8:	bc80      	pop	{r7}
 801bfba:	4770      	bx	lr

0801bfbc <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 801bfbc:	b480      	push	{r7}
 801bfbe:	b087      	sub	sp, #28
 801bfc0:	af00      	add	r7, sp, #0
 801bfc2:	4603      	mov	r3, r0
 801bfc4:	60b9      	str	r1, [r7, #8]
 801bfc6:	607a      	str	r2, [r7, #4]
 801bfc8:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 801bfca:	2300      	movs	r3, #0
 801bfcc:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801bfce:	f04f 33ff 	mov.w	r3, #4294967295
 801bfd2:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801bfd4:	697b      	ldr	r3, [r7, #20]
}
 801bfd6:	4618      	mov	r0, r3
 801bfd8:	371c      	adds	r7, #28
 801bfda:	46bd      	mov	sp, r7
 801bfdc:	bc80      	pop	{r7}
 801bfde:	4770      	bx	lr

0801bfe0 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 801bfe0:	b480      	push	{r7}
 801bfe2:	b085      	sub	sp, #20
 801bfe4:	af00      	add	r7, sp, #0
 801bfe6:	60f8      	str	r0, [r7, #12]
 801bfe8:	60b9      	str	r1, [r7, #8]
 801bfea:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 801bfec:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801bff0:	4618      	mov	r0, r3
 801bff2:	3714      	adds	r7, #20
 801bff4:	46bd      	mov	sp, r7
 801bff6:	bc80      	pop	{r7}
 801bff8:	4770      	bx	lr

0801bffa <RFW_DeInit>:

void RFW_DeInit( void)
{
 801bffa:	b480      	push	{r7}
 801bffc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801bffe:	bf00      	nop
 801c000:	46bd      	mov	sp, r7
 801c002:	bc80      	pop	{r7}
 801c004:	4770      	bx	lr

0801c006 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 801c006:	b480      	push	{r7}
 801c008:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 801c00a:	2300      	movs	r3, #0
#endif
}
 801c00c:	4618      	mov	r0, r3
 801c00e:	46bd      	mov	sp, r7
 801c010:	bc80      	pop	{r7}
 801c012:	4770      	bx	lr

0801c014 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 801c014:	b480      	push	{r7}
 801c016:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 801c018:	2300      	movs	r3, #0
#endif
}
 801c01a:	4618      	mov	r0, r3
 801c01c:	46bd      	mov	sp, r7
 801c01e:	bc80      	pop	{r7}
 801c020:	4770      	bx	lr

0801c022 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 801c022:	b480      	push	{r7}
 801c024:	b083      	sub	sp, #12
 801c026:	af00      	add	r7, sp, #0
 801c028:	4603      	mov	r3, r0
 801c02a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 801c02c:	bf00      	nop
 801c02e:	370c      	adds	r7, #12
 801c030:	46bd      	mov	sp, r7
 801c032:	bc80      	pop	{r7}
 801c034:	4770      	bx	lr

0801c036 <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 801c036:	b480      	push	{r7}
 801c038:	b087      	sub	sp, #28
 801c03a:	af00      	add	r7, sp, #0
 801c03c:	60f8      	str	r0, [r7, #12]
 801c03e:	460b      	mov	r3, r1
 801c040:	607a      	str	r2, [r7, #4]
 801c042:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 801c044:	f04f 33ff 	mov.w	r3, #4294967295
 801c048:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;

    status= 0;
  }
#endif
  return status;
 801c04a:	697b      	ldr	r3, [r7, #20]
}
 801c04c:	4618      	mov	r0, r3
 801c04e:	371c      	adds	r7, #28
 801c050:	46bd      	mov	sp, r7
 801c052:	bc80      	pop	{r7}
 801c054:	4770      	bx	lr

0801c056 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801c056:	b480      	push	{r7}
 801c058:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;

  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 801c05a:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801c05e:	4618      	mov	r0, r3
 801c060:	46bd      	mov	sp, r7
 801c062:	bc80      	pop	{r7}
 801c064:	4770      	bx	lr

0801c066 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 801c066:	b480      	push	{r7}
 801c068:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 801c06a:	bf00      	nop
 801c06c:	46bd      	mov	sp, r7
 801c06e:	bc80      	pop	{r7}
 801c070:	4770      	bx	lr

0801c072 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801c072:	b480      	push	{r7}
 801c074:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 801c076:	bf00      	nop
 801c078:	46bd      	mov	sp, r7
 801c07a:	bc80      	pop	{r7}
 801c07c:	4770      	bx	lr

0801c07e <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 801c07e:	b480      	push	{r7}
 801c080:	b083      	sub	sp, #12
 801c082:	af00      	add	r7, sp, #0
 801c084:	4603      	mov	r3, r0
 801c086:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 801c088:	bf00      	nop
 801c08a:	370c      	adds	r7, #12
 801c08c:	46bd      	mov	sp, r7
 801c08e:	bc80      	pop	{r7}
 801c090:	4770      	bx	lr
	...

0801c094 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801c094:	b480      	push	{r7}
 801c096:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801c098:	4b04      	ldr	r3, [pc, #16]	; (801c0ac <UTIL_LPM_Init+0x18>)
 801c09a:	2200      	movs	r2, #0
 801c09c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801c09e:	4b04      	ldr	r3, [pc, #16]	; (801c0b0 <UTIL_LPM_Init+0x1c>)
 801c0a0:	2200      	movs	r2, #0
 801c0a2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801c0a4:	bf00      	nop
 801c0a6:	46bd      	mov	sp, r7
 801c0a8:	bc80      	pop	{r7}
 801c0aa:	4770      	bx	lr
 801c0ac:	20001c44 	.word	0x20001c44
 801c0b0:	20001c48 	.word	0x20001c48

0801c0b4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c0b4:	b480      	push	{r7}
 801c0b6:	b087      	sub	sp, #28
 801c0b8:	af00      	add	r7, sp, #0
 801c0ba:	6078      	str	r0, [r7, #4]
 801c0bc:	460b      	mov	r3, r1
 801c0be:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c0c0:	f3ef 8310 	mrs	r3, PRIMASK
 801c0c4:	613b      	str	r3, [r7, #16]
  return(result);
 801c0c6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c0c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c0ca:	b672      	cpsid	i
}
 801c0cc:	bf00      	nop
  
  switch( state )
 801c0ce:	78fb      	ldrb	r3, [r7, #3]
 801c0d0:	2b00      	cmp	r3, #0
 801c0d2:	d008      	beq.n	801c0e6 <UTIL_LPM_SetStopMode+0x32>
 801c0d4:	2b01      	cmp	r3, #1
 801c0d6:	d10e      	bne.n	801c0f6 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801c0d8:	4b0d      	ldr	r3, [pc, #52]	; (801c110 <UTIL_LPM_SetStopMode+0x5c>)
 801c0da:	681a      	ldr	r2, [r3, #0]
 801c0dc:	687b      	ldr	r3, [r7, #4]
 801c0de:	4313      	orrs	r3, r2
 801c0e0:	4a0b      	ldr	r2, [pc, #44]	; (801c110 <UTIL_LPM_SetStopMode+0x5c>)
 801c0e2:	6013      	str	r3, [r2, #0]
      break;
 801c0e4:	e008      	b.n	801c0f8 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801c0e6:	687b      	ldr	r3, [r7, #4]
 801c0e8:	43da      	mvns	r2, r3
 801c0ea:	4b09      	ldr	r3, [pc, #36]	; (801c110 <UTIL_LPM_SetStopMode+0x5c>)
 801c0ec:	681b      	ldr	r3, [r3, #0]
 801c0ee:	4013      	ands	r3, r2
 801c0f0:	4a07      	ldr	r2, [pc, #28]	; (801c110 <UTIL_LPM_SetStopMode+0x5c>)
 801c0f2:	6013      	str	r3, [r2, #0]
      break;
 801c0f4:	e000      	b.n	801c0f8 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801c0f6:	bf00      	nop
 801c0f8:	697b      	ldr	r3, [r7, #20]
 801c0fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c0fc:	68fb      	ldr	r3, [r7, #12]
 801c0fe:	f383 8810 	msr	PRIMASK, r3
}
 801c102:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c104:	bf00      	nop
 801c106:	371c      	adds	r7, #28
 801c108:	46bd      	mov	sp, r7
 801c10a:	bc80      	pop	{r7}
 801c10c:	4770      	bx	lr
 801c10e:	bf00      	nop
 801c110:	20001c44 	.word	0x20001c44

0801c114 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c114:	b480      	push	{r7}
 801c116:	b087      	sub	sp, #28
 801c118:	af00      	add	r7, sp, #0
 801c11a:	6078      	str	r0, [r7, #4]
 801c11c:	460b      	mov	r3, r1
 801c11e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c120:	f3ef 8310 	mrs	r3, PRIMASK
 801c124:	613b      	str	r3, [r7, #16]
  return(result);
 801c126:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c128:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c12a:	b672      	cpsid	i
}
 801c12c:	bf00      	nop
  
  switch(state)
 801c12e:	78fb      	ldrb	r3, [r7, #3]
 801c130:	2b00      	cmp	r3, #0
 801c132:	d008      	beq.n	801c146 <UTIL_LPM_SetOffMode+0x32>
 801c134:	2b01      	cmp	r3, #1
 801c136:	d10e      	bne.n	801c156 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801c138:	4b0d      	ldr	r3, [pc, #52]	; (801c170 <UTIL_LPM_SetOffMode+0x5c>)
 801c13a:	681a      	ldr	r2, [r3, #0]
 801c13c:	687b      	ldr	r3, [r7, #4]
 801c13e:	4313      	orrs	r3, r2
 801c140:	4a0b      	ldr	r2, [pc, #44]	; (801c170 <UTIL_LPM_SetOffMode+0x5c>)
 801c142:	6013      	str	r3, [r2, #0]
      break;
 801c144:	e008      	b.n	801c158 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801c146:	687b      	ldr	r3, [r7, #4]
 801c148:	43da      	mvns	r2, r3
 801c14a:	4b09      	ldr	r3, [pc, #36]	; (801c170 <UTIL_LPM_SetOffMode+0x5c>)
 801c14c:	681b      	ldr	r3, [r3, #0]
 801c14e:	4013      	ands	r3, r2
 801c150:	4a07      	ldr	r2, [pc, #28]	; (801c170 <UTIL_LPM_SetOffMode+0x5c>)
 801c152:	6013      	str	r3, [r2, #0]
      break;
 801c154:	e000      	b.n	801c158 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801c156:	bf00      	nop
 801c158:	697b      	ldr	r3, [r7, #20]
 801c15a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c15c:	68fb      	ldr	r3, [r7, #12]
 801c15e:	f383 8810 	msr	PRIMASK, r3
}
 801c162:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c164:	bf00      	nop
 801c166:	371c      	adds	r7, #28
 801c168:	46bd      	mov	sp, r7
 801c16a:	bc80      	pop	{r7}
 801c16c:	4770      	bx	lr
 801c16e:	bf00      	nop
 801c170:	20001c48 	.word	0x20001c48

0801c174 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801c174:	b480      	push	{r7}
 801c176:	b087      	sub	sp, #28
 801c178:	af00      	add	r7, sp, #0
 801c17a:	60f8      	str	r0, [r7, #12]
 801c17c:	60b9      	str	r1, [r7, #8]
 801c17e:	4613      	mov	r3, r2
 801c180:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801c182:	68fb      	ldr	r3, [r7, #12]
 801c184:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801c186:	68bb      	ldr	r3, [r7, #8]
 801c188:	613b      	str	r3, [r7, #16]

  while( size-- )
 801c18a:	e007      	b.n	801c19c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801c18c:	693a      	ldr	r2, [r7, #16]
 801c18e:	1c53      	adds	r3, r2, #1
 801c190:	613b      	str	r3, [r7, #16]
 801c192:	697b      	ldr	r3, [r7, #20]
 801c194:	1c59      	adds	r1, r3, #1
 801c196:	6179      	str	r1, [r7, #20]
 801c198:	7812      	ldrb	r2, [r2, #0]
 801c19a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c19c:	88fb      	ldrh	r3, [r7, #6]
 801c19e:	1e5a      	subs	r2, r3, #1
 801c1a0:	80fa      	strh	r2, [r7, #6]
 801c1a2:	2b00      	cmp	r3, #0
 801c1a4:	d1f2      	bne.n	801c18c <UTIL_MEM_cpy_8+0x18>
    }
}
 801c1a6:	bf00      	nop
 801c1a8:	bf00      	nop
 801c1aa:	371c      	adds	r7, #28
 801c1ac:	46bd      	mov	sp, r7
 801c1ae:	bc80      	pop	{r7}
 801c1b0:	4770      	bx	lr

0801c1b2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801c1b2:	b480      	push	{r7}
 801c1b4:	b085      	sub	sp, #20
 801c1b6:	af00      	add	r7, sp, #0
 801c1b8:	6078      	str	r0, [r7, #4]
 801c1ba:	460b      	mov	r3, r1
 801c1bc:	70fb      	strb	r3, [r7, #3]
 801c1be:	4613      	mov	r3, r2
 801c1c0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801c1c2:	687b      	ldr	r3, [r7, #4]
 801c1c4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801c1c6:	e004      	b.n	801c1d2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801c1c8:	68fb      	ldr	r3, [r7, #12]
 801c1ca:	1c5a      	adds	r2, r3, #1
 801c1cc:	60fa      	str	r2, [r7, #12]
 801c1ce:	78fa      	ldrb	r2, [r7, #3]
 801c1d0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c1d2:	883b      	ldrh	r3, [r7, #0]
 801c1d4:	1e5a      	subs	r2, r3, #1
 801c1d6:	803a      	strh	r2, [r7, #0]
 801c1d8:	2b00      	cmp	r3, #0
 801c1da:	d1f5      	bne.n	801c1c8 <UTIL_MEM_set_8+0x16>
  }
}
 801c1dc:	bf00      	nop
 801c1de:	bf00      	nop
 801c1e0:	3714      	adds	r7, #20
 801c1e2:	46bd      	mov	sp, r7
 801c1e4:	bc80      	pop	{r7}
 801c1e6:	4770      	bx	lr

0801c1e8 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801c1e8:	b082      	sub	sp, #8
 801c1ea:	b480      	push	{r7}
 801c1ec:	b087      	sub	sp, #28
 801c1ee:	af00      	add	r7, sp, #0
 801c1f0:	60f8      	str	r0, [r7, #12]
 801c1f2:	1d38      	adds	r0, r7, #4
 801c1f4:	e880 0006 	stmia.w	r0, {r1, r2}
 801c1f8:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801c1fa:	2300      	movs	r3, #0
 801c1fc:	613b      	str	r3, [r7, #16]
 801c1fe:	2300      	movs	r3, #0
 801c200:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801c202:	687a      	ldr	r2, [r7, #4]
 801c204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c206:	4413      	add	r3, r2
 801c208:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801c20a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c20e:	b29a      	uxth	r2, r3
 801c210:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801c214:	b29b      	uxth	r3, r3
 801c216:	4413      	add	r3, r2
 801c218:	b29b      	uxth	r3, r3
 801c21a:	b21b      	sxth	r3, r3
 801c21c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801c21e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c222:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801c226:	db0a      	blt.n	801c23e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801c228:	693b      	ldr	r3, [r7, #16]
 801c22a:	3301      	adds	r3, #1
 801c22c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801c22e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c232:	b29b      	uxth	r3, r3
 801c234:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801c238:	b29b      	uxth	r3, r3
 801c23a:	b21b      	sxth	r3, r3
 801c23c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c23e:	68fb      	ldr	r3, [r7, #12]
 801c240:	461a      	mov	r2, r3
 801c242:	f107 0310 	add.w	r3, r7, #16
 801c246:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c24a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c24e:	68f8      	ldr	r0, [r7, #12]
 801c250:	371c      	adds	r7, #28
 801c252:	46bd      	mov	sp, r7
 801c254:	bc80      	pop	{r7}
 801c256:	b002      	add	sp, #8
 801c258:	4770      	bx	lr

0801c25a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801c25a:	b082      	sub	sp, #8
 801c25c:	b480      	push	{r7}
 801c25e:	b087      	sub	sp, #28
 801c260:	af00      	add	r7, sp, #0
 801c262:	60f8      	str	r0, [r7, #12]
 801c264:	1d38      	adds	r0, r7, #4
 801c266:	e880 0006 	stmia.w	r0, {r1, r2}
 801c26a:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801c26c:	2300      	movs	r3, #0
 801c26e:	613b      	str	r3, [r7, #16]
 801c270:	2300      	movs	r3, #0
 801c272:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801c274:	687a      	ldr	r2, [r7, #4]
 801c276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c278:	1ad3      	subs	r3, r2, r3
 801c27a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801c27c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c280:	b29a      	uxth	r2, r3
 801c282:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801c286:	b29b      	uxth	r3, r3
 801c288:	1ad3      	subs	r3, r2, r3
 801c28a:	b29b      	uxth	r3, r3
 801c28c:	b21b      	sxth	r3, r3
 801c28e:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801c290:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c294:	2b00      	cmp	r3, #0
 801c296:	da0a      	bge.n	801c2ae <SysTimeSub+0x54>
  {
    c.Seconds--;
 801c298:	693b      	ldr	r3, [r7, #16]
 801c29a:	3b01      	subs	r3, #1
 801c29c:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801c29e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c2a2:	b29b      	uxth	r3, r3
 801c2a4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801c2a8:	b29b      	uxth	r3, r3
 801c2aa:	b21b      	sxth	r3, r3
 801c2ac:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c2ae:	68fb      	ldr	r3, [r7, #12]
 801c2b0:	461a      	mov	r2, r3
 801c2b2:	f107 0310 	add.w	r3, r7, #16
 801c2b6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c2ba:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c2be:	68f8      	ldr	r0, [r7, #12]
 801c2c0:	371c      	adds	r7, #28
 801c2c2:	46bd      	mov	sp, r7
 801c2c4:	bc80      	pop	{r7}
 801c2c6:	b002      	add	sp, #8
 801c2c8:	4770      	bx	lr
	...

0801c2cc <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801c2cc:	b580      	push	{r7, lr}
 801c2ce:	b088      	sub	sp, #32
 801c2d0:	af02      	add	r7, sp, #8
 801c2d2:	463b      	mov	r3, r7
 801c2d4:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c2d8:	2300      	movs	r3, #0
 801c2da:	60bb      	str	r3, [r7, #8]
 801c2dc:	2300      	movs	r3, #0
 801c2de:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c2e0:	4b10      	ldr	r3, [pc, #64]	; (801c324 <SysTimeSet+0x58>)
 801c2e2:	691b      	ldr	r3, [r3, #16]
 801c2e4:	f107 0208 	add.w	r2, r7, #8
 801c2e8:	3204      	adds	r2, #4
 801c2ea:	4610      	mov	r0, r2
 801c2ec:	4798      	blx	r3
 801c2ee:	4603      	mov	r3, r0
 801c2f0:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801c2f2:	f107 0010 	add.w	r0, r7, #16
 801c2f6:	68fb      	ldr	r3, [r7, #12]
 801c2f8:	9300      	str	r3, [sp, #0]
 801c2fa:	68bb      	ldr	r3, [r7, #8]
 801c2fc:	463a      	mov	r2, r7
 801c2fe:	ca06      	ldmia	r2, {r1, r2}
 801c300:	f7ff ffab 	bl	801c25a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801c304:	4b07      	ldr	r3, [pc, #28]	; (801c324 <SysTimeSet+0x58>)
 801c306:	681b      	ldr	r3, [r3, #0]
 801c308:	693a      	ldr	r2, [r7, #16]
 801c30a:	4610      	mov	r0, r2
 801c30c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801c30e:	4b05      	ldr	r3, [pc, #20]	; (801c324 <SysTimeSet+0x58>)
 801c310:	689b      	ldr	r3, [r3, #8]
 801c312:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801c316:	4610      	mov	r0, r2
 801c318:	4798      	blx	r3
}
 801c31a:	bf00      	nop
 801c31c:	3718      	adds	r7, #24
 801c31e:	46bd      	mov	sp, r7
 801c320:	bd80      	pop	{r7, pc}
 801c322:	bf00      	nop
 801c324:	0801e940 	.word	0x0801e940

0801c328 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801c328:	b580      	push	{r7, lr}
 801c32a:	b08a      	sub	sp, #40	; 0x28
 801c32c:	af02      	add	r7, sp, #8
 801c32e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c330:	2300      	movs	r3, #0
 801c332:	61bb      	str	r3, [r7, #24]
 801c334:	2300      	movs	r3, #0
 801c336:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801c338:	2300      	movs	r3, #0
 801c33a:	613b      	str	r3, [r7, #16]
 801c33c:	2300      	movs	r3, #0
 801c33e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c340:	4b14      	ldr	r3, [pc, #80]	; (801c394 <SysTimeGet+0x6c>)
 801c342:	691b      	ldr	r3, [r3, #16]
 801c344:	f107 0218 	add.w	r2, r7, #24
 801c348:	3204      	adds	r2, #4
 801c34a:	4610      	mov	r0, r2
 801c34c:	4798      	blx	r3
 801c34e:	4603      	mov	r3, r0
 801c350:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c352:	4b10      	ldr	r3, [pc, #64]	; (801c394 <SysTimeGet+0x6c>)
 801c354:	68db      	ldr	r3, [r3, #12]
 801c356:	4798      	blx	r3
 801c358:	4603      	mov	r3, r0
 801c35a:	b21b      	sxth	r3, r3
 801c35c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c35e:	4b0d      	ldr	r3, [pc, #52]	; (801c394 <SysTimeGet+0x6c>)
 801c360:	685b      	ldr	r3, [r3, #4]
 801c362:	4798      	blx	r3
 801c364:	4603      	mov	r3, r0
 801c366:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801c368:	f107 0010 	add.w	r0, r7, #16
 801c36c:	69fb      	ldr	r3, [r7, #28]
 801c36e:	9300      	str	r3, [sp, #0]
 801c370:	69bb      	ldr	r3, [r7, #24]
 801c372:	f107 0208 	add.w	r2, r7, #8
 801c376:	ca06      	ldmia	r2, {r1, r2}
 801c378:	f7ff ff36 	bl	801c1e8 <SysTimeAdd>

  return sysTime;
 801c37c:	687b      	ldr	r3, [r7, #4]
 801c37e:	461a      	mov	r2, r3
 801c380:	f107 0310 	add.w	r3, r7, #16
 801c384:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c388:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c38c:	6878      	ldr	r0, [r7, #4]
 801c38e:	3720      	adds	r7, #32
 801c390:	46bd      	mov	sp, r7
 801c392:	bd80      	pop	{r7, pc}
 801c394:	0801e940 	.word	0x0801e940

0801c398 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801c398:	b580      	push	{r7, lr}
 801c39a:	b084      	sub	sp, #16
 801c39c:	af00      	add	r7, sp, #0
 801c39e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c3a0:	2300      	movs	r3, #0
 801c3a2:	60bb      	str	r3, [r7, #8]
 801c3a4:	2300      	movs	r3, #0
 801c3a6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c3a8:	4b0a      	ldr	r3, [pc, #40]	; (801c3d4 <SysTimeGetMcuTime+0x3c>)
 801c3aa:	691b      	ldr	r3, [r3, #16]
 801c3ac:	f107 0208 	add.w	r2, r7, #8
 801c3b0:	3204      	adds	r2, #4
 801c3b2:	4610      	mov	r0, r2
 801c3b4:	4798      	blx	r3
 801c3b6:	4603      	mov	r3, r0
 801c3b8:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801c3ba:	687b      	ldr	r3, [r7, #4]
 801c3bc:	461a      	mov	r2, r3
 801c3be:	f107 0308 	add.w	r3, r7, #8
 801c3c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c3c6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c3ca:	6878      	ldr	r0, [r7, #4]
 801c3cc:	3710      	adds	r7, #16
 801c3ce:	46bd      	mov	sp, r7
 801c3d0:	bd80      	pop	{r7, pc}
 801c3d2:	bf00      	nop
 801c3d4:	0801e940 	.word	0x0801e940

0801c3d8 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801c3d8:	b580      	push	{r7, lr}
 801c3da:	b088      	sub	sp, #32
 801c3dc:	af02      	add	r7, sp, #8
 801c3de:	463b      	mov	r3, r7
 801c3e0:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c3e4:	4b0f      	ldr	r3, [pc, #60]	; (801c424 <SysTimeToMs+0x4c>)
 801c3e6:	68db      	ldr	r3, [r3, #12]
 801c3e8:	4798      	blx	r3
 801c3ea:	4603      	mov	r3, r0
 801c3ec:	b21b      	sxth	r3, r3
 801c3ee:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c3f0:	4b0c      	ldr	r3, [pc, #48]	; (801c424 <SysTimeToMs+0x4c>)
 801c3f2:	685b      	ldr	r3, [r3, #4]
 801c3f4:	4798      	blx	r3
 801c3f6:	4603      	mov	r3, r0
 801c3f8:	613b      	str	r3, [r7, #16]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801c3fa:	f107 0008 	add.w	r0, r7, #8
 801c3fe:	697b      	ldr	r3, [r7, #20]
 801c400:	9300      	str	r3, [sp, #0]
 801c402:	693b      	ldr	r3, [r7, #16]
 801c404:	463a      	mov	r2, r7
 801c406:	ca06      	ldmia	r2, {r1, r2}
 801c408:	f7ff ff27 	bl	801c25a <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801c40c:	68bb      	ldr	r3, [r7, #8]
 801c40e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c412:	fb02 f303 	mul.w	r3, r2, r3
 801c416:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801c41a:	4413      	add	r3, r2
}
 801c41c:	4618      	mov	r0, r3
 801c41e:	3718      	adds	r7, #24
 801c420:	46bd      	mov	sp, r7
 801c422:	bd80      	pop	{r7, pc}
 801c424:	0801e940 	.word	0x0801e940

0801c428 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801c428:	b580      	push	{r7, lr}
 801c42a:	b08a      	sub	sp, #40	; 0x28
 801c42c:	af02      	add	r7, sp, #8
 801c42e:	6078      	str	r0, [r7, #4]
 801c430:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801c432:	683b      	ldr	r3, [r7, #0]
 801c434:	4a19      	ldr	r2, [pc, #100]	; (801c49c <SysTimeFromMs+0x74>)
 801c436:	fba2 2303 	umull	r2, r3, r2, r3
 801c43a:	099b      	lsrs	r3, r3, #6
 801c43c:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801c43e:	69fb      	ldr	r3, [r7, #28]
 801c440:	617b      	str	r3, [r7, #20]
 801c442:	683b      	ldr	r3, [r7, #0]
 801c444:	b29a      	uxth	r2, r3
 801c446:	69fb      	ldr	r3, [r7, #28]
 801c448:	b29b      	uxth	r3, r3
 801c44a:	4619      	mov	r1, r3
 801c44c:	0149      	lsls	r1, r1, #5
 801c44e:	1ac9      	subs	r1, r1, r3
 801c450:	0089      	lsls	r1, r1, #2
 801c452:	440b      	add	r3, r1
 801c454:	00db      	lsls	r3, r3, #3
 801c456:	b29b      	uxth	r3, r3
 801c458:	1ad3      	subs	r3, r2, r3
 801c45a:	b29b      	uxth	r3, r3
 801c45c:	b21b      	sxth	r3, r3
 801c45e:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801c460:	f107 030c 	add.w	r3, r7, #12
 801c464:	2200      	movs	r2, #0
 801c466:	601a      	str	r2, [r3, #0]
 801c468:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c46a:	4b0d      	ldr	r3, [pc, #52]	; (801c4a0 <SysTimeFromMs+0x78>)
 801c46c:	68db      	ldr	r3, [r3, #12]
 801c46e:	4798      	blx	r3
 801c470:	4603      	mov	r3, r0
 801c472:	b21b      	sxth	r3, r3
 801c474:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c476:	4b0a      	ldr	r3, [pc, #40]	; (801c4a0 <SysTimeFromMs+0x78>)
 801c478:	685b      	ldr	r3, [r3, #4]
 801c47a:	4798      	blx	r3
 801c47c:	4603      	mov	r3, r0
 801c47e:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801c480:	6878      	ldr	r0, [r7, #4]
 801c482:	693b      	ldr	r3, [r7, #16]
 801c484:	9300      	str	r3, [sp, #0]
 801c486:	68fb      	ldr	r3, [r7, #12]
 801c488:	f107 0214 	add.w	r2, r7, #20
 801c48c:	ca06      	ldmia	r2, {r1, r2}
 801c48e:	f7ff feab 	bl	801c1e8 <SysTimeAdd>
}
 801c492:	6878      	ldr	r0, [r7, #4]
 801c494:	3720      	adds	r7, #32
 801c496:	46bd      	mov	sp, r7
 801c498:	bd80      	pop	{r7, pc}
 801c49a:	bf00      	nop
 801c49c:	10624dd3 	.word	0x10624dd3
 801c4a0:	0801e940 	.word	0x0801e940

0801c4a4 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801c4a4:	b480      	push	{r7}
 801c4a6:	b085      	sub	sp, #20
 801c4a8:	af00      	add	r7, sp, #0
 801c4aa:	6078      	str	r0, [r7, #4]
  int i = 0;
 801c4ac:	2300      	movs	r3, #0
 801c4ae:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801c4b0:	e00e      	b.n	801c4d0 <ee_skip_atoi+0x2c>
 801c4b2:	68fa      	ldr	r2, [r7, #12]
 801c4b4:	4613      	mov	r3, r2
 801c4b6:	009b      	lsls	r3, r3, #2
 801c4b8:	4413      	add	r3, r2
 801c4ba:	005b      	lsls	r3, r3, #1
 801c4bc:	4618      	mov	r0, r3
 801c4be:	687b      	ldr	r3, [r7, #4]
 801c4c0:	681b      	ldr	r3, [r3, #0]
 801c4c2:	1c59      	adds	r1, r3, #1
 801c4c4:	687a      	ldr	r2, [r7, #4]
 801c4c6:	6011      	str	r1, [r2, #0]
 801c4c8:	781b      	ldrb	r3, [r3, #0]
 801c4ca:	4403      	add	r3, r0
 801c4cc:	3b30      	subs	r3, #48	; 0x30
 801c4ce:	60fb      	str	r3, [r7, #12]
 801c4d0:	687b      	ldr	r3, [r7, #4]
 801c4d2:	681b      	ldr	r3, [r3, #0]
 801c4d4:	781b      	ldrb	r3, [r3, #0]
 801c4d6:	2b2f      	cmp	r3, #47	; 0x2f
 801c4d8:	d904      	bls.n	801c4e4 <ee_skip_atoi+0x40>
 801c4da:	687b      	ldr	r3, [r7, #4]
 801c4dc:	681b      	ldr	r3, [r3, #0]
 801c4de:	781b      	ldrb	r3, [r3, #0]
 801c4e0:	2b39      	cmp	r3, #57	; 0x39
 801c4e2:	d9e6      	bls.n	801c4b2 <ee_skip_atoi+0xe>
  return i;
 801c4e4:	68fb      	ldr	r3, [r7, #12]
}
 801c4e6:	4618      	mov	r0, r3
 801c4e8:	3714      	adds	r7, #20
 801c4ea:	46bd      	mov	sp, r7
 801c4ec:	bc80      	pop	{r7}
 801c4ee:	4770      	bx	lr

0801c4f0 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801c4f0:	b480      	push	{r7}
 801c4f2:	b099      	sub	sp, #100	; 0x64
 801c4f4:	af00      	add	r7, sp, #0
 801c4f6:	60f8      	str	r0, [r7, #12]
 801c4f8:	60b9      	str	r1, [r7, #8]
 801c4fa:	607a      	str	r2, [r7, #4]
 801c4fc:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801c4fe:	4b71      	ldr	r3, [pc, #452]	; (801c6c4 <ee_number+0x1d4>)
 801c500:	681b      	ldr	r3, [r3, #0]
 801c502:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801c504:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c50a:	2b00      	cmp	r3, #0
 801c50c:	d002      	beq.n	801c514 <ee_number+0x24>
 801c50e:	4b6e      	ldr	r3, [pc, #440]	; (801c6c8 <ee_number+0x1d8>)
 801c510:	681b      	ldr	r3, [r3, #0]
 801c512:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801c514:	683b      	ldr	r3, [r7, #0]
 801c516:	2b01      	cmp	r3, #1
 801c518:	dd02      	ble.n	801c520 <ee_number+0x30>
 801c51a:	683b      	ldr	r3, [r7, #0]
 801c51c:	2b24      	cmp	r3, #36	; 0x24
 801c51e:	dd01      	ble.n	801c524 <ee_number+0x34>
 801c520:	2300      	movs	r3, #0
 801c522:	e0ca      	b.n	801c6ba <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801c524:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c526:	f003 0301 	and.w	r3, r3, #1
 801c52a:	2b00      	cmp	r3, #0
 801c52c:	d001      	beq.n	801c532 <ee_number+0x42>
 801c52e:	2330      	movs	r3, #48	; 0x30
 801c530:	e000      	b.n	801c534 <ee_number+0x44>
 801c532:	2320      	movs	r3, #32
 801c534:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801c538:	2300      	movs	r3, #0
 801c53a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801c53e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c540:	f003 0302 	and.w	r3, r3, #2
 801c544:	2b00      	cmp	r3, #0
 801c546:	d00b      	beq.n	801c560 <ee_number+0x70>
  {
    if (num < 0)
 801c548:	687b      	ldr	r3, [r7, #4]
 801c54a:	2b00      	cmp	r3, #0
 801c54c:	da08      	bge.n	801c560 <ee_number+0x70>
    {
      sign = '-';
 801c54e:	232d      	movs	r3, #45	; 0x2d
 801c550:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801c554:	687b      	ldr	r3, [r7, #4]
 801c556:	425b      	negs	r3, r3
 801c558:	607b      	str	r3, [r7, #4]
      size--;
 801c55a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c55c:	3b01      	subs	r3, #1
 801c55e:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801c560:	2300      	movs	r3, #0
 801c562:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801c564:	687b      	ldr	r3, [r7, #4]
 801c566:	2b00      	cmp	r3, #0
 801c568:	d11e      	bne.n	801c5a8 <ee_number+0xb8>
    tmp[i++] = '0';
 801c56a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c56c:	1c5a      	adds	r2, r3, #1
 801c56e:	657a      	str	r2, [r7, #84]	; 0x54
 801c570:	3360      	adds	r3, #96	; 0x60
 801c572:	443b      	add	r3, r7
 801c574:	2230      	movs	r2, #48	; 0x30
 801c576:	f803 2c50 	strb.w	r2, [r3, #-80]
 801c57a:	e018      	b.n	801c5ae <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801c57c:	687b      	ldr	r3, [r7, #4]
 801c57e:	683a      	ldr	r2, [r7, #0]
 801c580:	fbb3 f1f2 	udiv	r1, r3, r2
 801c584:	fb01 f202 	mul.w	r2, r1, r2
 801c588:	1a9b      	subs	r3, r3, r2
 801c58a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801c58c:	441a      	add	r2, r3
 801c58e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c590:	1c59      	adds	r1, r3, #1
 801c592:	6579      	str	r1, [r7, #84]	; 0x54
 801c594:	7812      	ldrb	r2, [r2, #0]
 801c596:	3360      	adds	r3, #96	; 0x60
 801c598:	443b      	add	r3, r7
 801c59a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801c59e:	687a      	ldr	r2, [r7, #4]
 801c5a0:	683b      	ldr	r3, [r7, #0]
 801c5a2:	fbb2 f3f3 	udiv	r3, r2, r3
 801c5a6:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801c5a8:	687b      	ldr	r3, [r7, #4]
 801c5aa:	2b00      	cmp	r3, #0
 801c5ac:	d1e6      	bne.n	801c57c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801c5ae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801c5b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c5b2:	429a      	cmp	r2, r3
 801c5b4:	dd01      	ble.n	801c5ba <ee_number+0xca>
 801c5b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c5b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801c5ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801c5bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c5be:	1ad3      	subs	r3, r2, r3
 801c5c0:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801c5c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c5c4:	f003 0301 	and.w	r3, r3, #1
 801c5c8:	2b00      	cmp	r3, #0
 801c5ca:	d112      	bne.n	801c5f2 <ee_number+0x102>
 801c5cc:	e00c      	b.n	801c5e8 <ee_number+0xf8>
 801c5ce:	68fb      	ldr	r3, [r7, #12]
 801c5d0:	1c5a      	adds	r2, r3, #1
 801c5d2:	60fa      	str	r2, [r7, #12]
 801c5d4:	2220      	movs	r2, #32
 801c5d6:	701a      	strb	r2, [r3, #0]
 801c5d8:	68bb      	ldr	r3, [r7, #8]
 801c5da:	3b01      	subs	r3, #1
 801c5dc:	60bb      	str	r3, [r7, #8]
 801c5de:	68bb      	ldr	r3, [r7, #8]
 801c5e0:	2b00      	cmp	r3, #0
 801c5e2:	d101      	bne.n	801c5e8 <ee_number+0xf8>
 801c5e4:	68fb      	ldr	r3, [r7, #12]
 801c5e6:	e068      	b.n	801c6ba <ee_number+0x1ca>
 801c5e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c5ea:	1e5a      	subs	r2, r3, #1
 801c5ec:	66ba      	str	r2, [r7, #104]	; 0x68
 801c5ee:	2b00      	cmp	r3, #0
 801c5f0:	dced      	bgt.n	801c5ce <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801c5f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801c5f6:	2b00      	cmp	r3, #0
 801c5f8:	d01b      	beq.n	801c632 <ee_number+0x142>
 801c5fa:	68fb      	ldr	r3, [r7, #12]
 801c5fc:	1c5a      	adds	r2, r3, #1
 801c5fe:	60fa      	str	r2, [r7, #12]
 801c600:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801c604:	701a      	strb	r2, [r3, #0]
 801c606:	68bb      	ldr	r3, [r7, #8]
 801c608:	3b01      	subs	r3, #1
 801c60a:	60bb      	str	r3, [r7, #8]
 801c60c:	68bb      	ldr	r3, [r7, #8]
 801c60e:	2b00      	cmp	r3, #0
 801c610:	d10f      	bne.n	801c632 <ee_number+0x142>
 801c612:	68fb      	ldr	r3, [r7, #12]
 801c614:	e051      	b.n	801c6ba <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801c616:	68fb      	ldr	r3, [r7, #12]
 801c618:	1c5a      	adds	r2, r3, #1
 801c61a:	60fa      	str	r2, [r7, #12]
 801c61c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801c620:	701a      	strb	r2, [r3, #0]
 801c622:	68bb      	ldr	r3, [r7, #8]
 801c624:	3b01      	subs	r3, #1
 801c626:	60bb      	str	r3, [r7, #8]
 801c628:	68bb      	ldr	r3, [r7, #8]
 801c62a:	2b00      	cmp	r3, #0
 801c62c:	d101      	bne.n	801c632 <ee_number+0x142>
 801c62e:	68fb      	ldr	r3, [r7, #12]
 801c630:	e043      	b.n	801c6ba <ee_number+0x1ca>
 801c632:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c634:	1e5a      	subs	r2, r3, #1
 801c636:	66ba      	str	r2, [r7, #104]	; 0x68
 801c638:	2b00      	cmp	r3, #0
 801c63a:	dcec      	bgt.n	801c616 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801c63c:	e00c      	b.n	801c658 <ee_number+0x168>
 801c63e:	68fb      	ldr	r3, [r7, #12]
 801c640:	1c5a      	adds	r2, r3, #1
 801c642:	60fa      	str	r2, [r7, #12]
 801c644:	2230      	movs	r2, #48	; 0x30
 801c646:	701a      	strb	r2, [r3, #0]
 801c648:	68bb      	ldr	r3, [r7, #8]
 801c64a:	3b01      	subs	r3, #1
 801c64c:	60bb      	str	r3, [r7, #8]
 801c64e:	68bb      	ldr	r3, [r7, #8]
 801c650:	2b00      	cmp	r3, #0
 801c652:	d101      	bne.n	801c658 <ee_number+0x168>
 801c654:	68fb      	ldr	r3, [r7, #12]
 801c656:	e030      	b.n	801c6ba <ee_number+0x1ca>
 801c658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c65a:	1e5a      	subs	r2, r3, #1
 801c65c:	66fa      	str	r2, [r7, #108]	; 0x6c
 801c65e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801c660:	429a      	cmp	r2, r3
 801c662:	dbec      	blt.n	801c63e <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801c664:	e010      	b.n	801c688 <ee_number+0x198>
 801c666:	68fb      	ldr	r3, [r7, #12]
 801c668:	1c5a      	adds	r2, r3, #1
 801c66a:	60fa      	str	r2, [r7, #12]
 801c66c:	f107 0110 	add.w	r1, r7, #16
 801c670:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801c672:	440a      	add	r2, r1
 801c674:	7812      	ldrb	r2, [r2, #0]
 801c676:	701a      	strb	r2, [r3, #0]
 801c678:	68bb      	ldr	r3, [r7, #8]
 801c67a:	3b01      	subs	r3, #1
 801c67c:	60bb      	str	r3, [r7, #8]
 801c67e:	68bb      	ldr	r3, [r7, #8]
 801c680:	2b00      	cmp	r3, #0
 801c682:	d101      	bne.n	801c688 <ee_number+0x198>
 801c684:	68fb      	ldr	r3, [r7, #12]
 801c686:	e018      	b.n	801c6ba <ee_number+0x1ca>
 801c688:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801c68a:	1e5a      	subs	r2, r3, #1
 801c68c:	657a      	str	r2, [r7, #84]	; 0x54
 801c68e:	2b00      	cmp	r3, #0
 801c690:	dce9      	bgt.n	801c666 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801c692:	e00c      	b.n	801c6ae <ee_number+0x1be>
 801c694:	68fb      	ldr	r3, [r7, #12]
 801c696:	1c5a      	adds	r2, r3, #1
 801c698:	60fa      	str	r2, [r7, #12]
 801c69a:	2220      	movs	r2, #32
 801c69c:	701a      	strb	r2, [r3, #0]
 801c69e:	68bb      	ldr	r3, [r7, #8]
 801c6a0:	3b01      	subs	r3, #1
 801c6a2:	60bb      	str	r3, [r7, #8]
 801c6a4:	68bb      	ldr	r3, [r7, #8]
 801c6a6:	2b00      	cmp	r3, #0
 801c6a8:	d101      	bne.n	801c6ae <ee_number+0x1be>
 801c6aa:	68fb      	ldr	r3, [r7, #12]
 801c6ac:	e005      	b.n	801c6ba <ee_number+0x1ca>
 801c6ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801c6b0:	1e5a      	subs	r2, r3, #1
 801c6b2:	66ba      	str	r2, [r7, #104]	; 0x68
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	dced      	bgt.n	801c694 <ee_number+0x1a4>

  return str;
 801c6b8:	68fb      	ldr	r3, [r7, #12]
}
 801c6ba:	4618      	mov	r0, r3
 801c6bc:	3764      	adds	r7, #100	; 0x64
 801c6be:	46bd      	mov	sp, r7
 801c6c0:	bc80      	pop	{r7}
 801c6c2:	4770      	bx	lr
 801c6c4:	20000148 	.word	0x20000148
 801c6c8:	2000014c 	.word	0x2000014c

0801c6cc <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801c6cc:	b580      	push	{r7, lr}
 801c6ce:	b092      	sub	sp, #72	; 0x48
 801c6d0:	af04      	add	r7, sp, #16
 801c6d2:	60f8      	str	r0, [r7, #12]
 801c6d4:	60b9      	str	r1, [r7, #8]
 801c6d6:	607a      	str	r2, [r7, #4]
 801c6d8:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801c6da:	68bb      	ldr	r3, [r7, #8]
 801c6dc:	2b00      	cmp	r3, #0
 801c6de:	dc01      	bgt.n	801c6e4 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801c6e0:	2300      	movs	r3, #0
 801c6e2:	e142      	b.n	801c96a <tiny_vsnprintf_like+0x29e>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c6e4:	68fb      	ldr	r3, [r7, #12]
 801c6e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c6e8:	e12a      	b.n	801c940 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 801c6ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c6ec:	68fb      	ldr	r3, [r7, #12]
 801c6ee:	1ad2      	subs	r2, r2, r3
 801c6f0:	68bb      	ldr	r3, [r7, #8]
 801c6f2:	3b01      	subs	r3, #1
 801c6f4:	429a      	cmp	r2, r3
 801c6f6:	f280 8131 	bge.w	801c95c <tiny_vsnprintf_like+0x290>

    if (*fmt != '%')
 801c6fa:	687b      	ldr	r3, [r7, #4]
 801c6fc:	781b      	ldrb	r3, [r3, #0]
 801c6fe:	2b25      	cmp	r3, #37	; 0x25
 801c700:	d006      	beq.n	801c710 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801c702:	687a      	ldr	r2, [r7, #4]
 801c704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c706:	1c59      	adds	r1, r3, #1
 801c708:	62f9      	str	r1, [r7, #44]	; 0x2c
 801c70a:	7812      	ldrb	r2, [r2, #0]
 801c70c:	701a      	strb	r2, [r3, #0]
      continue;
 801c70e:	e114      	b.n	801c93a <tiny_vsnprintf_like+0x26e>
    }

    // Process flags
    flags = 0;
 801c710:	2300      	movs	r3, #0
 801c712:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801c714:	687b      	ldr	r3, [r7, #4]
 801c716:	3301      	adds	r3, #1
 801c718:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801c71a:	687b      	ldr	r3, [r7, #4]
 801c71c:	781b      	ldrb	r3, [r3, #0]
 801c71e:	2b30      	cmp	r3, #48	; 0x30
 801c720:	d103      	bne.n	801c72a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801c722:	6a3b      	ldr	r3, [r7, #32]
 801c724:	f043 0301 	orr.w	r3, r3, #1
 801c728:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801c72a:	f04f 33ff 	mov.w	r3, #4294967295
 801c72e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801c730:	687b      	ldr	r3, [r7, #4]
 801c732:	781b      	ldrb	r3, [r3, #0]
 801c734:	2b2f      	cmp	r3, #47	; 0x2f
 801c736:	d908      	bls.n	801c74a <tiny_vsnprintf_like+0x7e>
 801c738:	687b      	ldr	r3, [r7, #4]
 801c73a:	781b      	ldrb	r3, [r3, #0]
 801c73c:	2b39      	cmp	r3, #57	; 0x39
 801c73e:	d804      	bhi.n	801c74a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801c740:	1d3b      	adds	r3, r7, #4
 801c742:	4618      	mov	r0, r3
 801c744:	f7ff feae 	bl	801c4a4 <ee_skip_atoi>
 801c748:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801c74a:	f04f 33ff 	mov.w	r3, #4294967295
 801c74e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801c750:	f04f 33ff 	mov.w	r3, #4294967295
 801c754:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801c756:	230a      	movs	r3, #10
 801c758:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801c75a:	687b      	ldr	r3, [r7, #4]
 801c75c:	781b      	ldrb	r3, [r3, #0]
 801c75e:	3b58      	subs	r3, #88	; 0x58
 801c760:	2b20      	cmp	r3, #32
 801c762:	f200 8094 	bhi.w	801c88e <tiny_vsnprintf_like+0x1c2>
 801c766:	a201      	add	r2, pc, #4	; (adr r2, 801c76c <tiny_vsnprintf_like+0xa0>)
 801c768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c76c:	0801c877 	.word	0x0801c877
 801c770:	0801c88f 	.word	0x0801c88f
 801c774:	0801c88f 	.word	0x0801c88f
 801c778:	0801c88f 	.word	0x0801c88f
 801c77c:	0801c88f 	.word	0x0801c88f
 801c780:	0801c88f 	.word	0x0801c88f
 801c784:	0801c88f 	.word	0x0801c88f
 801c788:	0801c88f 	.word	0x0801c88f
 801c78c:	0801c88f 	.word	0x0801c88f
 801c790:	0801c88f 	.word	0x0801c88f
 801c794:	0801c88f 	.word	0x0801c88f
 801c798:	0801c7fb 	.word	0x0801c7fb
 801c79c:	0801c885 	.word	0x0801c885
 801c7a0:	0801c88f 	.word	0x0801c88f
 801c7a4:	0801c88f 	.word	0x0801c88f
 801c7a8:	0801c88f 	.word	0x0801c88f
 801c7ac:	0801c88f 	.word	0x0801c88f
 801c7b0:	0801c885 	.word	0x0801c885
 801c7b4:	0801c88f 	.word	0x0801c88f
 801c7b8:	0801c88f 	.word	0x0801c88f
 801c7bc:	0801c88f 	.word	0x0801c88f
 801c7c0:	0801c88f 	.word	0x0801c88f
 801c7c4:	0801c88f 	.word	0x0801c88f
 801c7c8:	0801c88f 	.word	0x0801c88f
 801c7cc:	0801c88f 	.word	0x0801c88f
 801c7d0:	0801c88f 	.word	0x0801c88f
 801c7d4:	0801c88f 	.word	0x0801c88f
 801c7d8:	0801c81b 	.word	0x0801c81b
 801c7dc:	0801c88f 	.word	0x0801c88f
 801c7e0:	0801c8db 	.word	0x0801c8db
 801c7e4:	0801c88f 	.word	0x0801c88f
 801c7e8:	0801c88f 	.word	0x0801c88f
 801c7ec:	0801c87f 	.word	0x0801c87f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801c7f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7f2:	1c5a      	adds	r2, r3, #1
 801c7f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 801c7f6:	2220      	movs	r2, #32
 801c7f8:	701a      	strb	r2, [r3, #0]
 801c7fa:	69fb      	ldr	r3, [r7, #28]
 801c7fc:	3b01      	subs	r3, #1
 801c7fe:	61fb      	str	r3, [r7, #28]
 801c800:	69fb      	ldr	r3, [r7, #28]
 801c802:	2b00      	cmp	r3, #0
 801c804:	dcf4      	bgt.n	801c7f0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801c806:	683b      	ldr	r3, [r7, #0]
 801c808:	1d1a      	adds	r2, r3, #4
 801c80a:	603a      	str	r2, [r7, #0]
 801c80c:	6819      	ldr	r1, [r3, #0]
 801c80e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c810:	1c5a      	adds	r2, r3, #1
 801c812:	62fa      	str	r2, [r7, #44]	; 0x2c
 801c814:	b2ca      	uxtb	r2, r1
 801c816:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801c818:	e08f      	b.n	801c93a <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801c81a:	683b      	ldr	r3, [r7, #0]
 801c81c:	1d1a      	adds	r2, r3, #4
 801c81e:	603a      	str	r2, [r7, #0]
 801c820:	681b      	ldr	r3, [r3, #0]
 801c822:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801c824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c826:	2b00      	cmp	r3, #0
 801c828:	d101      	bne.n	801c82e <tiny_vsnprintf_like+0x162>
 801c82a:	4b52      	ldr	r3, [pc, #328]	; (801c974 <tiny_vsnprintf_like+0x2a8>)
 801c82c:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801c82e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801c830:	f7e3 fca6 	bl	8000180 <strlen>
 801c834:	4603      	mov	r3, r0
 801c836:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801c838:	e004      	b.n	801c844 <tiny_vsnprintf_like+0x178>
 801c83a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c83c:	1c5a      	adds	r2, r3, #1
 801c83e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801c840:	2220      	movs	r2, #32
 801c842:	701a      	strb	r2, [r3, #0]
 801c844:	69fb      	ldr	r3, [r7, #28]
 801c846:	1e5a      	subs	r2, r3, #1
 801c848:	61fa      	str	r2, [r7, #28]
 801c84a:	693a      	ldr	r2, [r7, #16]
 801c84c:	429a      	cmp	r2, r3
 801c84e:	dbf4      	blt.n	801c83a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801c850:	2300      	movs	r3, #0
 801c852:	62bb      	str	r3, [r7, #40]	; 0x28
 801c854:	e00a      	b.n	801c86c <tiny_vsnprintf_like+0x1a0>
 801c856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801c858:	1c53      	adds	r3, r2, #1
 801c85a:	627b      	str	r3, [r7, #36]	; 0x24
 801c85c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c85e:	1c59      	adds	r1, r3, #1
 801c860:	62f9      	str	r1, [r7, #44]	; 0x2c
 801c862:	7812      	ldrb	r2, [r2, #0]
 801c864:	701a      	strb	r2, [r3, #0]
 801c866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c868:	3301      	adds	r3, #1
 801c86a:	62bb      	str	r3, [r7, #40]	; 0x28
 801c86c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801c86e:	693b      	ldr	r3, [r7, #16]
 801c870:	429a      	cmp	r2, r3
 801c872:	dbf0      	blt.n	801c856 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801c874:	e061      	b.n	801c93a <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801c876:	6a3b      	ldr	r3, [r7, #32]
 801c878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c87c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801c87e:	2310      	movs	r3, #16
 801c880:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801c882:	e02d      	b.n	801c8e0 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801c884:	6a3b      	ldr	r3, [r7, #32]
 801c886:	f043 0302 	orr.w	r3, r3, #2
 801c88a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801c88c:	e025      	b.n	801c8da <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801c88e:	687b      	ldr	r3, [r7, #4]
 801c890:	781b      	ldrb	r3, [r3, #0]
 801c892:	2b25      	cmp	r3, #37	; 0x25
 801c894:	d004      	beq.n	801c8a0 <tiny_vsnprintf_like+0x1d4>
 801c896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c898:	1c5a      	adds	r2, r3, #1
 801c89a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801c89c:	2225      	movs	r2, #37	; 0x25
 801c89e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801c8a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c8a2:	68fb      	ldr	r3, [r7, #12]
 801c8a4:	1ad2      	subs	r2, r2, r3
 801c8a6:	68bb      	ldr	r3, [r7, #8]
 801c8a8:	3b01      	subs	r3, #1
 801c8aa:	429a      	cmp	r2, r3
 801c8ac:	da17      	bge.n	801c8de <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801c8ae:	687b      	ldr	r3, [r7, #4]
 801c8b0:	781b      	ldrb	r3, [r3, #0]
 801c8b2:	2b00      	cmp	r3, #0
 801c8b4:	d006      	beq.n	801c8c4 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801c8b6:	687a      	ldr	r2, [r7, #4]
 801c8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c8ba:	1c59      	adds	r1, r3, #1
 801c8bc:	62f9      	str	r1, [r7, #44]	; 0x2c
 801c8be:	7812      	ldrb	r2, [r2, #0]
 801c8c0:	701a      	strb	r2, [r3, #0]
 801c8c2:	e002      	b.n	801c8ca <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801c8c4:	687b      	ldr	r3, [r7, #4]
 801c8c6:	3b01      	subs	r3, #1
 801c8c8:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801c8ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c8cc:	68fb      	ldr	r3, [r7, #12]
 801c8ce:	1ad2      	subs	r2, r2, r3
 801c8d0:	68bb      	ldr	r3, [r7, #8]
 801c8d2:	3b01      	subs	r3, #1
 801c8d4:	429a      	cmp	r2, r3
 801c8d6:	db2f      	blt.n	801c938 <tiny_vsnprintf_like+0x26c>
 801c8d8:	e002      	b.n	801c8e0 <tiny_vsnprintf_like+0x214>
        break;
 801c8da:	bf00      	nop
 801c8dc:	e000      	b.n	801c8e0 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801c8de:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801c8e0:	697b      	ldr	r3, [r7, #20]
 801c8e2:	2b6c      	cmp	r3, #108	; 0x6c
 801c8e4:	d105      	bne.n	801c8f2 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 801c8e6:	683b      	ldr	r3, [r7, #0]
 801c8e8:	1d1a      	adds	r2, r3, #4
 801c8ea:	603a      	str	r2, [r7, #0]
 801c8ec:	681b      	ldr	r3, [r3, #0]
 801c8ee:	637b      	str	r3, [r7, #52]	; 0x34
 801c8f0:	e00f      	b.n	801c912 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 801c8f2:	6a3b      	ldr	r3, [r7, #32]
 801c8f4:	f003 0302 	and.w	r3, r3, #2
 801c8f8:	2b00      	cmp	r3, #0
 801c8fa:	d005      	beq.n	801c908 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 801c8fc:	683b      	ldr	r3, [r7, #0]
 801c8fe:	1d1a      	adds	r2, r3, #4
 801c900:	603a      	str	r2, [r7, #0]
 801c902:	681b      	ldr	r3, [r3, #0]
 801c904:	637b      	str	r3, [r7, #52]	; 0x34
 801c906:	e004      	b.n	801c912 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 801c908:	683b      	ldr	r3, [r7, #0]
 801c90a:	1d1a      	adds	r2, r3, #4
 801c90c:	603a      	str	r2, [r7, #0]
 801c90e:	681b      	ldr	r3, [r3, #0]
 801c910:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801c912:	68bb      	ldr	r3, [r7, #8]
 801c914:	1e5a      	subs	r2, r3, #1
 801c916:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801c918:	68fb      	ldr	r3, [r7, #12]
 801c91a:	1acb      	subs	r3, r1, r3
 801c91c:	1ad1      	subs	r1, r2, r3
 801c91e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801c920:	6a3b      	ldr	r3, [r7, #32]
 801c922:	9302      	str	r3, [sp, #8]
 801c924:	69bb      	ldr	r3, [r7, #24]
 801c926:	9301      	str	r3, [sp, #4]
 801c928:	69fb      	ldr	r3, [r7, #28]
 801c92a:	9300      	str	r3, [sp, #0]
 801c92c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c92e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801c930:	f7ff fdde 	bl	801c4f0 <ee_number>
 801c934:	62f8      	str	r0, [r7, #44]	; 0x2c
 801c936:	e000      	b.n	801c93a <tiny_vsnprintf_like+0x26e>
        continue;
 801c938:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801c93a:	687b      	ldr	r3, [r7, #4]
 801c93c:	3301      	adds	r3, #1
 801c93e:	607b      	str	r3, [r7, #4]
 801c940:	687b      	ldr	r3, [r7, #4]
 801c942:	781b      	ldrb	r3, [r3, #0]
 801c944:	2b00      	cmp	r3, #0
 801c946:	f47f aed0 	bne.w	801c6ea <tiny_vsnprintf_like+0x1e>
 801c94a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c94c:	68fb      	ldr	r3, [r7, #12]
 801c94e:	1ad2      	subs	r2, r2, r3
 801c950:	68bb      	ldr	r3, [r7, #8]
 801c952:	3b01      	subs	r3, #1
 801c954:	429a      	cmp	r2, r3
 801c956:	f6bf aec8 	bge.w	801c6ea <tiny_vsnprintf_like+0x1e>
 801c95a:	e000      	b.n	801c95e <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801c95c:	bf00      	nop
  }

  *str = '\0';
 801c95e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c960:	2200      	movs	r2, #0
 801c962:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801c964:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c966:	68fb      	ldr	r3, [r7, #12]
 801c968:	1ad3      	subs	r3, r2, r3
}
 801c96a:	4618      	mov	r0, r3
 801c96c:	3738      	adds	r7, #56	; 0x38
 801c96e:	46bd      	mov	sp, r7
 801c970:	bd80      	pop	{r7, pc}
 801c972:	bf00      	nop
 801c974:	0801e86c 	.word	0x0801e86c

0801c978 <UTIL_SEQ_RegTask>:

  return;
}

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801c978:	b580      	push	{r7, lr}
 801c97a:	b088      	sub	sp, #32
 801c97c:	af00      	add	r7, sp, #0
 801c97e:	60f8      	str	r0, [r7, #12]
 801c980:	60b9      	str	r1, [r7, #8]
 801c982:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c984:	f3ef 8310 	mrs	r3, PRIMASK
 801c988:	617b      	str	r3, [r7, #20]
  return(result);
 801c98a:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801c98c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801c98e:	b672      	cpsid	i
}
 801c990:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801c992:	68f8      	ldr	r0, [r7, #12]
 801c994:	f000 f83e 	bl	801ca14 <SEQ_BitPosition>
 801c998:	4603      	mov	r3, r0
 801c99a:	4619      	mov	r1, r3
 801c99c:	4a06      	ldr	r2, [pc, #24]	; (801c9b8 <UTIL_SEQ_RegTask+0x40>)
 801c99e:	687b      	ldr	r3, [r7, #4]
 801c9a0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801c9a4:	69fb      	ldr	r3, [r7, #28]
 801c9a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c9a8:	69bb      	ldr	r3, [r7, #24]
 801c9aa:	f383 8810 	msr	PRIMASK, r3
}
 801c9ae:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801c9b0:	bf00      	nop
}
 801c9b2:	3720      	adds	r7, #32
 801c9b4:	46bd      	mov	sp, r7
 801c9b6:	bd80      	pop	{r7, pc}
 801c9b8:	20001c50 	.word	0x20001c50

0801c9bc <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801c9bc:	b480      	push	{r7}
 801c9be:	b087      	sub	sp, #28
 801c9c0:	af00      	add	r7, sp, #0
 801c9c2:	6078      	str	r0, [r7, #4]
 801c9c4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c9c6:	f3ef 8310 	mrs	r3, PRIMASK
 801c9ca:	60fb      	str	r3, [r7, #12]
  return(result);
 801c9cc:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c9ce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c9d0:	b672      	cpsid	i
}
 801c9d2:	bf00      	nop

  TaskSet |= TaskId_bm;
 801c9d4:	4b0d      	ldr	r3, [pc, #52]	; (801ca0c <UTIL_SEQ_SetTask+0x50>)
 801c9d6:	681a      	ldr	r2, [r3, #0]
 801c9d8:	687b      	ldr	r3, [r7, #4]
 801c9da:	4313      	orrs	r3, r2
 801c9dc:	4a0b      	ldr	r2, [pc, #44]	; (801ca0c <UTIL_SEQ_SetTask+0x50>)
 801c9de:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801c9e0:	4a0b      	ldr	r2, [pc, #44]	; (801ca10 <UTIL_SEQ_SetTask+0x54>)
 801c9e2:	683b      	ldr	r3, [r7, #0]
 801c9e4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801c9e8:	687b      	ldr	r3, [r7, #4]
 801c9ea:	431a      	orrs	r2, r3
 801c9ec:	4908      	ldr	r1, [pc, #32]	; (801ca10 <UTIL_SEQ_SetTask+0x54>)
 801c9ee:	683b      	ldr	r3, [r7, #0]
 801c9f0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801c9f4:	697b      	ldr	r3, [r7, #20]
 801c9f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c9f8:	693b      	ldr	r3, [r7, #16]
 801c9fa:	f383 8810 	msr	PRIMASK, r3
}
 801c9fe:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801ca00:	bf00      	nop
}
 801ca02:	371c      	adds	r7, #28
 801ca04:	46bd      	mov	sp, r7
 801ca06:	bc80      	pop	{r7}
 801ca08:	4770      	bx	lr
 801ca0a:	bf00      	nop
 801ca0c:	20001c4c 	.word	0x20001c4c
 801ca10:	20001c60 	.word	0x20001c60

0801ca14 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801ca14:	b480      	push	{r7}
 801ca16:	b085      	sub	sp, #20
 801ca18:	af00      	add	r7, sp, #0
 801ca1a:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801ca1c:	2300      	movs	r3, #0
 801ca1e:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801ca20:	687b      	ldr	r3, [r7, #4]
 801ca22:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801ca24:	68bb      	ldr	r3, [r7, #8]
 801ca26:	0c1b      	lsrs	r3, r3, #16
 801ca28:	041b      	lsls	r3, r3, #16
 801ca2a:	2b00      	cmp	r3, #0
 801ca2c:	d104      	bne.n	801ca38 <SEQ_BitPosition+0x24>
 801ca2e:	2310      	movs	r3, #16
 801ca30:	73fb      	strb	r3, [r7, #15]
 801ca32:	68bb      	ldr	r3, [r7, #8]
 801ca34:	041b      	lsls	r3, r3, #16
 801ca36:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801ca38:	68bb      	ldr	r3, [r7, #8]
 801ca3a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801ca3e:	2b00      	cmp	r3, #0
 801ca40:	d105      	bne.n	801ca4e <SEQ_BitPosition+0x3a>
 801ca42:	7bfb      	ldrb	r3, [r7, #15]
 801ca44:	3308      	adds	r3, #8
 801ca46:	73fb      	strb	r3, [r7, #15]
 801ca48:	68bb      	ldr	r3, [r7, #8]
 801ca4a:	021b      	lsls	r3, r3, #8
 801ca4c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801ca4e:	68bb      	ldr	r3, [r7, #8]
 801ca50:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801ca54:	2b00      	cmp	r3, #0
 801ca56:	d105      	bne.n	801ca64 <SEQ_BitPosition+0x50>
 801ca58:	7bfb      	ldrb	r3, [r7, #15]
 801ca5a:	3304      	adds	r3, #4
 801ca5c:	73fb      	strb	r3, [r7, #15]
 801ca5e:	68bb      	ldr	r3, [r7, #8]
 801ca60:	011b      	lsls	r3, r3, #4
 801ca62:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801ca64:	68bb      	ldr	r3, [r7, #8]
 801ca66:	0f1b      	lsrs	r3, r3, #28
 801ca68:	4a06      	ldr	r2, [pc, #24]	; (801ca84 <SEQ_BitPosition+0x70>)
 801ca6a:	5cd2      	ldrb	r2, [r2, r3]
 801ca6c:	7bfb      	ldrb	r3, [r7, #15]
 801ca6e:	4413      	add	r3, r2
 801ca70:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801ca72:	7bfb      	ldrb	r3, [r7, #15]
 801ca74:	f1c3 031f 	rsb	r3, r3, #31
 801ca78:	b2db      	uxtb	r3, r3
}
 801ca7a:	4618      	mov	r0, r3
 801ca7c:	3714      	adds	r7, #20
 801ca7e:	46bd      	mov	sp, r7
 801ca80:	bc80      	pop	{r7}
 801ca82:	4770      	bx	lr
 801ca84:	0801eea8 	.word	0x0801eea8

0801ca88 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801ca88:	b580      	push	{r7, lr}
 801ca8a:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801ca8c:	4b04      	ldr	r3, [pc, #16]	; (801caa0 <UTIL_TIMER_Init+0x18>)
 801ca8e:	2200      	movs	r2, #0
 801ca90:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801ca92:	4b04      	ldr	r3, [pc, #16]	; (801caa4 <UTIL_TIMER_Init+0x1c>)
 801ca94:	681b      	ldr	r3, [r3, #0]
 801ca96:	4798      	blx	r3
 801ca98:	4603      	mov	r3, r0
}
 801ca9a:	4618      	mov	r0, r3
 801ca9c:	bd80      	pop	{r7, pc}
 801ca9e:	bf00      	nop
 801caa0:	20001c68 	.word	0x20001c68
 801caa4:	0801e914 	.word	0x0801e914

0801caa8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801caa8:	b580      	push	{r7, lr}
 801caaa:	b084      	sub	sp, #16
 801caac:	af00      	add	r7, sp, #0
 801caae:	60f8      	str	r0, [r7, #12]
 801cab0:	60b9      	str	r1, [r7, #8]
 801cab2:	603b      	str	r3, [r7, #0]
 801cab4:	4613      	mov	r3, r2
 801cab6:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801cab8:	68fb      	ldr	r3, [r7, #12]
 801caba:	2b00      	cmp	r3, #0
 801cabc:	d023      	beq.n	801cb06 <UTIL_TIMER_Create+0x5e>
 801cabe:	683b      	ldr	r3, [r7, #0]
 801cac0:	2b00      	cmp	r3, #0
 801cac2:	d020      	beq.n	801cb06 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801cac4:	68fb      	ldr	r3, [r7, #12]
 801cac6:	2200      	movs	r2, #0
 801cac8:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801caca:	4b11      	ldr	r3, [pc, #68]	; (801cb10 <UTIL_TIMER_Create+0x68>)
 801cacc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cace:	68b8      	ldr	r0, [r7, #8]
 801cad0:	4798      	blx	r3
 801cad2:	4602      	mov	r2, r0
 801cad4:	68fb      	ldr	r3, [r7, #12]
 801cad6:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801cad8:	68fb      	ldr	r3, [r7, #12]
 801cada:	2200      	movs	r2, #0
 801cadc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801cade:	68fb      	ldr	r3, [r7, #12]
 801cae0:	2200      	movs	r2, #0
 801cae2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cae4:	68fb      	ldr	r3, [r7, #12]
 801cae6:	2200      	movs	r2, #0
 801cae8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801caea:	68fb      	ldr	r3, [r7, #12]
 801caec:	683a      	ldr	r2, [r7, #0]
 801caee:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801caf0:	68fb      	ldr	r3, [r7, #12]
 801caf2:	69ba      	ldr	r2, [r7, #24]
 801caf4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801caf6:	68fb      	ldr	r3, [r7, #12]
 801caf8:	79fa      	ldrb	r2, [r7, #7]
 801cafa:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801cafc:	68fb      	ldr	r3, [r7, #12]
 801cafe:	2200      	movs	r2, #0
 801cb00:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801cb02:	2300      	movs	r3, #0
 801cb04:	e000      	b.n	801cb08 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801cb06:	2301      	movs	r3, #1
  }
}
 801cb08:	4618      	mov	r0, r3
 801cb0a:	3710      	adds	r7, #16
 801cb0c:	46bd      	mov	sp, r7
 801cb0e:	bd80      	pop	{r7, pc}
 801cb10:	0801e914 	.word	0x0801e914

0801cb14 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801cb14:	b580      	push	{r7, lr}
 801cb16:	b08a      	sub	sp, #40	; 0x28
 801cb18:	af00      	add	r7, sp, #0
 801cb1a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cb1c:	2300      	movs	r3, #0
 801cb1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801cb22:	687b      	ldr	r3, [r7, #4]
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d056      	beq.n	801cbd6 <UTIL_TIMER_Start+0xc2>
 801cb28:	6878      	ldr	r0, [r7, #4]
 801cb2a:	f000 f9a9 	bl	801ce80 <TimerExists>
 801cb2e:	4603      	mov	r3, r0
 801cb30:	f083 0301 	eor.w	r3, r3, #1
 801cb34:	b2db      	uxtb	r3, r3
 801cb36:	2b00      	cmp	r3, #0
 801cb38:	d04d      	beq.n	801cbd6 <UTIL_TIMER_Start+0xc2>
 801cb3a:	687b      	ldr	r3, [r7, #4]
 801cb3c:	7a5b      	ldrb	r3, [r3, #9]
 801cb3e:	2b00      	cmp	r3, #0
 801cb40:	d149      	bne.n	801cbd6 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cb42:	f3ef 8310 	mrs	r3, PRIMASK
 801cb46:	613b      	str	r3, [r7, #16]
  return(result);
 801cb48:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cb4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cb4c:	b672      	cpsid	i
}
 801cb4e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801cb50:	687b      	ldr	r3, [r7, #4]
 801cb52:	685b      	ldr	r3, [r3, #4]
 801cb54:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801cb56:	4b24      	ldr	r3, [pc, #144]	; (801cbe8 <UTIL_TIMER_Start+0xd4>)
 801cb58:	6a1b      	ldr	r3, [r3, #32]
 801cb5a:	4798      	blx	r3
 801cb5c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801cb5e:	6a3a      	ldr	r2, [r7, #32]
 801cb60:	69bb      	ldr	r3, [r7, #24]
 801cb62:	429a      	cmp	r2, r3
 801cb64:	d201      	bcs.n	801cb6a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801cb66:	69bb      	ldr	r3, [r7, #24]
 801cb68:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801cb6a:	687b      	ldr	r3, [r7, #4]
 801cb6c:	6a3a      	ldr	r2, [r7, #32]
 801cb6e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801cb70:	687b      	ldr	r3, [r7, #4]
 801cb72:	2200      	movs	r2, #0
 801cb74:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801cb76:	687b      	ldr	r3, [r7, #4]
 801cb78:	2201      	movs	r2, #1
 801cb7a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801cb7c:	687b      	ldr	r3, [r7, #4]
 801cb7e:	2200      	movs	r2, #0
 801cb80:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801cb82:	4b1a      	ldr	r3, [pc, #104]	; (801cbec <UTIL_TIMER_Start+0xd8>)
 801cb84:	681b      	ldr	r3, [r3, #0]
 801cb86:	2b00      	cmp	r3, #0
 801cb88:	d106      	bne.n	801cb98 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801cb8a:	4b17      	ldr	r3, [pc, #92]	; (801cbe8 <UTIL_TIMER_Start+0xd4>)
 801cb8c:	691b      	ldr	r3, [r3, #16]
 801cb8e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801cb90:	6878      	ldr	r0, [r7, #4]
 801cb92:	f000 f9eb 	bl	801cf6c <TimerInsertNewHeadTimer>
 801cb96:	e017      	b.n	801cbc8 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801cb98:	4b13      	ldr	r3, [pc, #76]	; (801cbe8 <UTIL_TIMER_Start+0xd4>)
 801cb9a:	699b      	ldr	r3, [r3, #24]
 801cb9c:	4798      	blx	r3
 801cb9e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801cba0:	687b      	ldr	r3, [r7, #4]
 801cba2:	681a      	ldr	r2, [r3, #0]
 801cba4:	697b      	ldr	r3, [r7, #20]
 801cba6:	441a      	add	r2, r3
 801cba8:	687b      	ldr	r3, [r7, #4]
 801cbaa:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801cbac:	687b      	ldr	r3, [r7, #4]
 801cbae:	681a      	ldr	r2, [r3, #0]
 801cbb0:	4b0e      	ldr	r3, [pc, #56]	; (801cbec <UTIL_TIMER_Start+0xd8>)
 801cbb2:	681b      	ldr	r3, [r3, #0]
 801cbb4:	681b      	ldr	r3, [r3, #0]
 801cbb6:	429a      	cmp	r2, r3
 801cbb8:	d203      	bcs.n	801cbc2 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801cbba:	6878      	ldr	r0, [r7, #4]
 801cbbc:	f000 f9d6 	bl	801cf6c <TimerInsertNewHeadTimer>
 801cbc0:	e002      	b.n	801cbc8 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801cbc2:	6878      	ldr	r0, [r7, #4]
 801cbc4:	f000 f9a2 	bl	801cf0c <TimerInsertTimer>
 801cbc8:	69fb      	ldr	r3, [r7, #28]
 801cbca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cbcc:	68fb      	ldr	r3, [r7, #12]
 801cbce:	f383 8810 	msr	PRIMASK, r3
}
 801cbd2:	bf00      	nop
  {
 801cbd4:	e002      	b.n	801cbdc <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801cbd6:	2301      	movs	r3, #1
 801cbd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 801cbdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801cbe0:	4618      	mov	r0, r3
 801cbe2:	3728      	adds	r7, #40	; 0x28
 801cbe4:	46bd      	mov	sp, r7
 801cbe6:	bd80      	pop	{r7, pc}
 801cbe8:	0801e914 	.word	0x0801e914
 801cbec:	20001c68 	.word	0x20001c68

0801cbf0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801cbf0:	b580      	push	{r7, lr}
 801cbf2:	b088      	sub	sp, #32
 801cbf4:	af00      	add	r7, sp, #0
 801cbf6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801cbf8:	2300      	movs	r3, #0
 801cbfa:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801cbfc:	687b      	ldr	r3, [r7, #4]
 801cbfe:	2b00      	cmp	r3, #0
 801cc00:	d05b      	beq.n	801ccba <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cc02:	f3ef 8310 	mrs	r3, PRIMASK
 801cc06:	60fb      	str	r3, [r7, #12]
  return(result);
 801cc08:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cc0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801cc0c:	b672      	cpsid	i
}
 801cc0e:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801cc10:	4b2d      	ldr	r3, [pc, #180]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc12:	681b      	ldr	r3, [r3, #0]
 801cc14:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801cc16:	4b2c      	ldr	r3, [pc, #176]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc18:	681b      	ldr	r3, [r3, #0]
 801cc1a:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801cc1c:	687b      	ldr	r3, [r7, #4]
 801cc1e:	2201      	movs	r2, #1
 801cc20:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801cc22:	4b29      	ldr	r3, [pc, #164]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc24:	681b      	ldr	r3, [r3, #0]
 801cc26:	2b00      	cmp	r3, #0
 801cc28:	d041      	beq.n	801ccae <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801cc2a:	687b      	ldr	r3, [r7, #4]
 801cc2c:	2200      	movs	r2, #0
 801cc2e:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801cc30:	4b25      	ldr	r3, [pc, #148]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc32:	681b      	ldr	r3, [r3, #0]
 801cc34:	687a      	ldr	r2, [r7, #4]
 801cc36:	429a      	cmp	r2, r3
 801cc38:	d134      	bne.n	801cca4 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801cc3a:	4b23      	ldr	r3, [pc, #140]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc3c:	681b      	ldr	r3, [r3, #0]
 801cc3e:	2200      	movs	r2, #0
 801cc40:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801cc42:	4b21      	ldr	r3, [pc, #132]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc44:	681b      	ldr	r3, [r3, #0]
 801cc46:	695b      	ldr	r3, [r3, #20]
 801cc48:	2b00      	cmp	r3, #0
 801cc4a:	d00a      	beq.n	801cc62 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801cc4c:	4b1e      	ldr	r3, [pc, #120]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc4e:	681b      	ldr	r3, [r3, #0]
 801cc50:	695b      	ldr	r3, [r3, #20]
 801cc52:	4a1d      	ldr	r2, [pc, #116]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc54:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801cc56:	4b1c      	ldr	r3, [pc, #112]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc58:	681b      	ldr	r3, [r3, #0]
 801cc5a:	4618      	mov	r0, r3
 801cc5c:	f000 f92c 	bl	801ceb8 <TimerSetTimeout>
 801cc60:	e023      	b.n	801ccaa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801cc62:	4b1a      	ldr	r3, [pc, #104]	; (801cccc <UTIL_TIMER_Stop+0xdc>)
 801cc64:	68db      	ldr	r3, [r3, #12]
 801cc66:	4798      	blx	r3
            TimerListHead = NULL;
 801cc68:	4b17      	ldr	r3, [pc, #92]	; (801ccc8 <UTIL_TIMER_Stop+0xd8>)
 801cc6a:	2200      	movs	r2, #0
 801cc6c:	601a      	str	r2, [r3, #0]
 801cc6e:	e01c      	b.n	801ccaa <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801cc70:	697a      	ldr	r2, [r7, #20]
 801cc72:	687b      	ldr	r3, [r7, #4]
 801cc74:	429a      	cmp	r2, r3
 801cc76:	d110      	bne.n	801cc9a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801cc78:	697b      	ldr	r3, [r7, #20]
 801cc7a:	695b      	ldr	r3, [r3, #20]
 801cc7c:	2b00      	cmp	r3, #0
 801cc7e:	d006      	beq.n	801cc8e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801cc80:	697b      	ldr	r3, [r7, #20]
 801cc82:	695b      	ldr	r3, [r3, #20]
 801cc84:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cc86:	69bb      	ldr	r3, [r7, #24]
 801cc88:	697a      	ldr	r2, [r7, #20]
 801cc8a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801cc8c:	e00d      	b.n	801ccaa <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801cc8e:	2300      	movs	r3, #0
 801cc90:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801cc92:	69bb      	ldr	r3, [r7, #24]
 801cc94:	697a      	ldr	r2, [r7, #20]
 801cc96:	615a      	str	r2, [r3, #20]
            break;
 801cc98:	e007      	b.n	801ccaa <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801cc9a:	697b      	ldr	r3, [r7, #20]
 801cc9c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801cc9e:	697b      	ldr	r3, [r7, #20]
 801cca0:	695b      	ldr	r3, [r3, #20]
 801cca2:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801cca4:	697b      	ldr	r3, [r7, #20]
 801cca6:	2b00      	cmp	r3, #0
 801cca8:	d1e2      	bne.n	801cc70 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801ccaa:	2300      	movs	r3, #0
 801ccac:	77fb      	strb	r3, [r7, #31]
 801ccae:	693b      	ldr	r3, [r7, #16]
 801ccb0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ccb2:	68bb      	ldr	r3, [r7, #8]
 801ccb4:	f383 8810 	msr	PRIMASK, r3
}
 801ccb8:	e001      	b.n	801ccbe <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801ccba:	2301      	movs	r3, #1
 801ccbc:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801ccbe:	7ffb      	ldrb	r3, [r7, #31]
}
 801ccc0:	4618      	mov	r0, r3
 801ccc2:	3720      	adds	r7, #32
 801ccc4:	46bd      	mov	sp, r7
 801ccc6:	bd80      	pop	{r7, pc}
 801ccc8:	20001c68 	.word	0x20001c68
 801cccc:	0801e914 	.word	0x0801e914

0801ccd0 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801ccd0:	b580      	push	{r7, lr}
 801ccd2:	b084      	sub	sp, #16
 801ccd4:	af00      	add	r7, sp, #0
 801ccd6:	6078      	str	r0, [r7, #4]
 801ccd8:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801ccda:	2300      	movs	r3, #0
 801ccdc:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801ccde:	687b      	ldr	r3, [r7, #4]
 801cce0:	2b00      	cmp	r3, #0
 801cce2:	d102      	bne.n	801ccea <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801cce4:	2301      	movs	r3, #1
 801cce6:	73fb      	strb	r3, [r7, #15]
 801cce8:	e014      	b.n	801cd14 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801ccea:	4b0d      	ldr	r3, [pc, #52]	; (801cd20 <UTIL_TIMER_SetPeriod+0x50>)
 801ccec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ccee:	6838      	ldr	r0, [r7, #0]
 801ccf0:	4798      	blx	r3
 801ccf2:	4602      	mov	r2, r0
 801ccf4:	687b      	ldr	r3, [r7, #4]
 801ccf6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801ccf8:	6878      	ldr	r0, [r7, #4]
 801ccfa:	f000 f8c1 	bl	801ce80 <TimerExists>
 801ccfe:	4603      	mov	r3, r0
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	d007      	beq.n	801cd14 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801cd04:	6878      	ldr	r0, [r7, #4]
 801cd06:	f7ff ff73 	bl	801cbf0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801cd0a:	6878      	ldr	r0, [r7, #4]
 801cd0c:	f7ff ff02 	bl	801cb14 <UTIL_TIMER_Start>
 801cd10:	4603      	mov	r3, r0
 801cd12:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801cd14:	7bfb      	ldrb	r3, [r7, #15]
}
 801cd16:	4618      	mov	r0, r3
 801cd18:	3710      	adds	r7, #16
 801cd1a:	46bd      	mov	sp, r7
 801cd1c:	bd80      	pop	{r7, pc}
 801cd1e:	bf00      	nop
 801cd20:	0801e914 	.word	0x0801e914

0801cd24 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801cd24:	b590      	push	{r4, r7, lr}
 801cd26:	b089      	sub	sp, #36	; 0x24
 801cd28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cd2a:	f3ef 8310 	mrs	r3, PRIMASK
 801cd2e:	60bb      	str	r3, [r7, #8]
  return(result);
 801cd30:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801cd32:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801cd34:	b672      	cpsid	i
}
 801cd36:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801cd38:	4b38      	ldr	r3, [pc, #224]	; (801ce1c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cd3a:	695b      	ldr	r3, [r3, #20]
 801cd3c:	4798      	blx	r3
 801cd3e:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801cd40:	4b36      	ldr	r3, [pc, #216]	; (801ce1c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cd42:	691b      	ldr	r3, [r3, #16]
 801cd44:	4798      	blx	r3
 801cd46:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801cd48:	693a      	ldr	r2, [r7, #16]
 801cd4a:	697b      	ldr	r3, [r7, #20]
 801cd4c:	1ad3      	subs	r3, r2, r3
 801cd4e:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801cd50:	4b33      	ldr	r3, [pc, #204]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd52:	681b      	ldr	r3, [r3, #0]
 801cd54:	2b00      	cmp	r3, #0
 801cd56:	d037      	beq.n	801cdc8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801cd58:	4b31      	ldr	r3, [pc, #196]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd5a:	681b      	ldr	r3, [r3, #0]
 801cd5c:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801cd5e:	69fb      	ldr	r3, [r7, #28]
 801cd60:	681b      	ldr	r3, [r3, #0]
 801cd62:	68fa      	ldr	r2, [r7, #12]
 801cd64:	429a      	cmp	r2, r3
 801cd66:	d206      	bcs.n	801cd76 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801cd68:	69fb      	ldr	r3, [r7, #28]
 801cd6a:	681a      	ldr	r2, [r3, #0]
 801cd6c:	68fb      	ldr	r3, [r7, #12]
 801cd6e:	1ad2      	subs	r2, r2, r3
 801cd70:	69fb      	ldr	r3, [r7, #28]
 801cd72:	601a      	str	r2, [r3, #0]
 801cd74:	e002      	b.n	801cd7c <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801cd76:	69fb      	ldr	r3, [r7, #28]
 801cd78:	2200      	movs	r2, #0
 801cd7a:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801cd7c:	69fb      	ldr	r3, [r7, #28]
 801cd7e:	695b      	ldr	r3, [r3, #20]
 801cd80:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801cd82:	69fb      	ldr	r3, [r7, #28]
 801cd84:	2b00      	cmp	r3, #0
 801cd86:	d1ea      	bne.n	801cd5e <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cd88:	e01e      	b.n	801cdc8 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801cd8a:	4b25      	ldr	r3, [pc, #148]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd8c:	681b      	ldr	r3, [r3, #0]
 801cd8e:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801cd90:	4b23      	ldr	r3, [pc, #140]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd92:	681b      	ldr	r3, [r3, #0]
 801cd94:	695b      	ldr	r3, [r3, #20]
 801cd96:	4a22      	ldr	r2, [pc, #136]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cd98:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801cd9a:	69fb      	ldr	r3, [r7, #28]
 801cd9c:	2200      	movs	r2, #0
 801cd9e:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801cda0:	69fb      	ldr	r3, [r7, #28]
 801cda2:	2200      	movs	r2, #0
 801cda4:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801cda6:	69fb      	ldr	r3, [r7, #28]
 801cda8:	68db      	ldr	r3, [r3, #12]
 801cdaa:	69fa      	ldr	r2, [r7, #28]
 801cdac:	6912      	ldr	r2, [r2, #16]
 801cdae:	4610      	mov	r0, r2
 801cdb0:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801cdb2:	69fb      	ldr	r3, [r7, #28]
 801cdb4:	7adb      	ldrb	r3, [r3, #11]
 801cdb6:	2b01      	cmp	r3, #1
 801cdb8:	d106      	bne.n	801cdc8 <UTIL_TIMER_IRQ_Handler+0xa4>
 801cdba:	69fb      	ldr	r3, [r7, #28]
 801cdbc:	7a9b      	ldrb	r3, [r3, #10]
 801cdbe:	2b00      	cmp	r3, #0
 801cdc0:	d102      	bne.n	801cdc8 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801cdc2:	69f8      	ldr	r0, [r7, #28]
 801cdc4:	f7ff fea6 	bl	801cb14 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801cdc8:	4b15      	ldr	r3, [pc, #84]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cdca:	681b      	ldr	r3, [r3, #0]
 801cdcc:	2b00      	cmp	r3, #0
 801cdce:	d00d      	beq.n	801cdec <UTIL_TIMER_IRQ_Handler+0xc8>
 801cdd0:	4b13      	ldr	r3, [pc, #76]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cdd2:	681b      	ldr	r3, [r3, #0]
 801cdd4:	681b      	ldr	r3, [r3, #0]
 801cdd6:	2b00      	cmp	r3, #0
 801cdd8:	d0d7      	beq.n	801cd8a <UTIL_TIMER_IRQ_Handler+0x66>
 801cdda:	4b11      	ldr	r3, [pc, #68]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cddc:	681b      	ldr	r3, [r3, #0]
 801cdde:	681c      	ldr	r4, [r3, #0]
 801cde0:	4b0e      	ldr	r3, [pc, #56]	; (801ce1c <UTIL_TIMER_IRQ_Handler+0xf8>)
 801cde2:	699b      	ldr	r3, [r3, #24]
 801cde4:	4798      	blx	r3
 801cde6:	4603      	mov	r3, r0
 801cde8:	429c      	cmp	r4, r3
 801cdea:	d3ce      	bcc.n	801cd8a <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801cdec:	4b0c      	ldr	r3, [pc, #48]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cdee:	681b      	ldr	r3, [r3, #0]
 801cdf0:	2b00      	cmp	r3, #0
 801cdf2:	d009      	beq.n	801ce08 <UTIL_TIMER_IRQ_Handler+0xe4>
 801cdf4:	4b0a      	ldr	r3, [pc, #40]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801cdf6:	681b      	ldr	r3, [r3, #0]
 801cdf8:	7a1b      	ldrb	r3, [r3, #8]
 801cdfa:	2b00      	cmp	r3, #0
 801cdfc:	d104      	bne.n	801ce08 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801cdfe:	4b08      	ldr	r3, [pc, #32]	; (801ce20 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801ce00:	681b      	ldr	r3, [r3, #0]
 801ce02:	4618      	mov	r0, r3
 801ce04:	f000 f858 	bl	801ceb8 <TimerSetTimeout>
 801ce08:	69bb      	ldr	r3, [r7, #24]
 801ce0a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce0c:	687b      	ldr	r3, [r7, #4]
 801ce0e:	f383 8810 	msr	PRIMASK, r3
}
 801ce12:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801ce14:	bf00      	nop
 801ce16:	3724      	adds	r7, #36	; 0x24
 801ce18:	46bd      	mov	sp, r7
 801ce1a:	bd90      	pop	{r4, r7, pc}
 801ce1c:	0801e914 	.word	0x0801e914
 801ce20:	20001c68 	.word	0x20001c68

0801ce24 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801ce24:	b580      	push	{r7, lr}
 801ce26:	b082      	sub	sp, #8
 801ce28:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801ce2a:	4b06      	ldr	r3, [pc, #24]	; (801ce44 <UTIL_TIMER_GetCurrentTime+0x20>)
 801ce2c:	69db      	ldr	r3, [r3, #28]
 801ce2e:	4798      	blx	r3
 801ce30:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801ce32:	4b04      	ldr	r3, [pc, #16]	; (801ce44 <UTIL_TIMER_GetCurrentTime+0x20>)
 801ce34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801ce36:	6878      	ldr	r0, [r7, #4]
 801ce38:	4798      	blx	r3
 801ce3a:	4603      	mov	r3, r0
}
 801ce3c:	4618      	mov	r0, r3
 801ce3e:	3708      	adds	r7, #8
 801ce40:	46bd      	mov	sp, r7
 801ce42:	bd80      	pop	{r7, pc}
 801ce44:	0801e914 	.word	0x0801e914

0801ce48 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801ce48:	b580      	push	{r7, lr}
 801ce4a:	b084      	sub	sp, #16
 801ce4c:	af00      	add	r7, sp, #0
 801ce4e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801ce50:	4b0a      	ldr	r3, [pc, #40]	; (801ce7c <UTIL_TIMER_GetElapsedTime+0x34>)
 801ce52:	69db      	ldr	r3, [r3, #28]
 801ce54:	4798      	blx	r3
 801ce56:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801ce58:	4b08      	ldr	r3, [pc, #32]	; (801ce7c <UTIL_TIMER_GetElapsedTime+0x34>)
 801ce5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ce5c:	6878      	ldr	r0, [r7, #4]
 801ce5e:	4798      	blx	r3
 801ce60:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801ce62:	4b06      	ldr	r3, [pc, #24]	; (801ce7c <UTIL_TIMER_GetElapsedTime+0x34>)
 801ce64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801ce66:	68f9      	ldr	r1, [r7, #12]
 801ce68:	68ba      	ldr	r2, [r7, #8]
 801ce6a:	1a8a      	subs	r2, r1, r2
 801ce6c:	4610      	mov	r0, r2
 801ce6e:	4798      	blx	r3
 801ce70:	4603      	mov	r3, r0
}
 801ce72:	4618      	mov	r0, r3
 801ce74:	3710      	adds	r7, #16
 801ce76:	46bd      	mov	sp, r7
 801ce78:	bd80      	pop	{r7, pc}
 801ce7a:	bf00      	nop
 801ce7c:	0801e914 	.word	0x0801e914

0801ce80 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801ce80:	b480      	push	{r7}
 801ce82:	b085      	sub	sp, #20
 801ce84:	af00      	add	r7, sp, #0
 801ce86:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801ce88:	4b0a      	ldr	r3, [pc, #40]	; (801ceb4 <TimerExists+0x34>)
 801ce8a:	681b      	ldr	r3, [r3, #0]
 801ce8c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801ce8e:	e008      	b.n	801cea2 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801ce90:	68fa      	ldr	r2, [r7, #12]
 801ce92:	687b      	ldr	r3, [r7, #4]
 801ce94:	429a      	cmp	r2, r3
 801ce96:	d101      	bne.n	801ce9c <TimerExists+0x1c>
    {
      return true;
 801ce98:	2301      	movs	r3, #1
 801ce9a:	e006      	b.n	801ceaa <TimerExists+0x2a>
    }
    cur = cur->Next;
 801ce9c:	68fb      	ldr	r3, [r7, #12]
 801ce9e:	695b      	ldr	r3, [r3, #20]
 801cea0:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801cea2:	68fb      	ldr	r3, [r7, #12]
 801cea4:	2b00      	cmp	r3, #0
 801cea6:	d1f3      	bne.n	801ce90 <TimerExists+0x10>
  }
  return false;
 801cea8:	2300      	movs	r3, #0
}
 801ceaa:	4618      	mov	r0, r3
 801ceac:	3714      	adds	r7, #20
 801ceae:	46bd      	mov	sp, r7
 801ceb0:	bc80      	pop	{r7}
 801ceb2:	4770      	bx	lr
 801ceb4:	20001c68 	.word	0x20001c68

0801ceb8 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801ceb8:	b590      	push	{r4, r7, lr}
 801ceba:	b085      	sub	sp, #20
 801cebc:	af00      	add	r7, sp, #0
 801cebe:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801cec0:	4b11      	ldr	r3, [pc, #68]	; (801cf08 <TimerSetTimeout+0x50>)
 801cec2:	6a1b      	ldr	r3, [r3, #32]
 801cec4:	4798      	blx	r3
 801cec6:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801cec8:	687b      	ldr	r3, [r7, #4]
 801ceca:	2201      	movs	r2, #1
 801cecc:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801cece:	687b      	ldr	r3, [r7, #4]
 801ced0:	681c      	ldr	r4, [r3, #0]
 801ced2:	4b0d      	ldr	r3, [pc, #52]	; (801cf08 <TimerSetTimeout+0x50>)
 801ced4:	699b      	ldr	r3, [r3, #24]
 801ced6:	4798      	blx	r3
 801ced8:	4602      	mov	r2, r0
 801ceda:	68fb      	ldr	r3, [r7, #12]
 801cedc:	4413      	add	r3, r2
 801cede:	429c      	cmp	r4, r3
 801cee0:	d207      	bcs.n	801cef2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801cee2:	4b09      	ldr	r3, [pc, #36]	; (801cf08 <TimerSetTimeout+0x50>)
 801cee4:	699b      	ldr	r3, [r3, #24]
 801cee6:	4798      	blx	r3
 801cee8:	4602      	mov	r2, r0
 801ceea:	68fb      	ldr	r3, [r7, #12]
 801ceec:	441a      	add	r2, r3
 801ceee:	687b      	ldr	r3, [r7, #4]
 801cef0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801cef2:	4b05      	ldr	r3, [pc, #20]	; (801cf08 <TimerSetTimeout+0x50>)
 801cef4:	689b      	ldr	r3, [r3, #8]
 801cef6:	687a      	ldr	r2, [r7, #4]
 801cef8:	6812      	ldr	r2, [r2, #0]
 801cefa:	4610      	mov	r0, r2
 801cefc:	4798      	blx	r3
}
 801cefe:	bf00      	nop
 801cf00:	3714      	adds	r7, #20
 801cf02:	46bd      	mov	sp, r7
 801cf04:	bd90      	pop	{r4, r7, pc}
 801cf06:	bf00      	nop
 801cf08:	0801e914 	.word	0x0801e914

0801cf0c <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801cf0c:	b480      	push	{r7}
 801cf0e:	b085      	sub	sp, #20
 801cf10:	af00      	add	r7, sp, #0
 801cf12:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801cf14:	4b14      	ldr	r3, [pc, #80]	; (801cf68 <TimerInsertTimer+0x5c>)
 801cf16:	681b      	ldr	r3, [r3, #0]
 801cf18:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801cf1a:	4b13      	ldr	r3, [pc, #76]	; (801cf68 <TimerInsertTimer+0x5c>)
 801cf1c:	681b      	ldr	r3, [r3, #0]
 801cf1e:	695b      	ldr	r3, [r3, #20]
 801cf20:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801cf22:	e012      	b.n	801cf4a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801cf24:	687b      	ldr	r3, [r7, #4]
 801cf26:	681a      	ldr	r2, [r3, #0]
 801cf28:	68bb      	ldr	r3, [r7, #8]
 801cf2a:	681b      	ldr	r3, [r3, #0]
 801cf2c:	429a      	cmp	r2, r3
 801cf2e:	d905      	bls.n	801cf3c <TimerInsertTimer+0x30>
    {
        cur = next;
 801cf30:	68bb      	ldr	r3, [r7, #8]
 801cf32:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801cf34:	68bb      	ldr	r3, [r7, #8]
 801cf36:	695b      	ldr	r3, [r3, #20]
 801cf38:	60bb      	str	r3, [r7, #8]
 801cf3a:	e006      	b.n	801cf4a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801cf3c:	68fb      	ldr	r3, [r7, #12]
 801cf3e:	687a      	ldr	r2, [r7, #4]
 801cf40:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801cf42:	687b      	ldr	r3, [r7, #4]
 801cf44:	68ba      	ldr	r2, [r7, #8]
 801cf46:	615a      	str	r2, [r3, #20]
        return;
 801cf48:	e009      	b.n	801cf5e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801cf4a:	68fb      	ldr	r3, [r7, #12]
 801cf4c:	695b      	ldr	r3, [r3, #20]
 801cf4e:	2b00      	cmp	r3, #0
 801cf50:	d1e8      	bne.n	801cf24 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801cf52:	68fb      	ldr	r3, [r7, #12]
 801cf54:	687a      	ldr	r2, [r7, #4]
 801cf56:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801cf58:	687b      	ldr	r3, [r7, #4]
 801cf5a:	2200      	movs	r2, #0
 801cf5c:	615a      	str	r2, [r3, #20]
}
 801cf5e:	3714      	adds	r7, #20
 801cf60:	46bd      	mov	sp, r7
 801cf62:	bc80      	pop	{r7}
 801cf64:	4770      	bx	lr
 801cf66:	bf00      	nop
 801cf68:	20001c68 	.word	0x20001c68

0801cf6c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801cf6c:	b580      	push	{r7, lr}
 801cf6e:	b084      	sub	sp, #16
 801cf70:	af00      	add	r7, sp, #0
 801cf72:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801cf74:	4b0b      	ldr	r3, [pc, #44]	; (801cfa4 <TimerInsertNewHeadTimer+0x38>)
 801cf76:	681b      	ldr	r3, [r3, #0]
 801cf78:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801cf7a:	68fb      	ldr	r3, [r7, #12]
 801cf7c:	2b00      	cmp	r3, #0
 801cf7e:	d002      	beq.n	801cf86 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801cf80:	68fb      	ldr	r3, [r7, #12]
 801cf82:	2200      	movs	r2, #0
 801cf84:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801cf86:	687b      	ldr	r3, [r7, #4]
 801cf88:	68fa      	ldr	r2, [r7, #12]
 801cf8a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801cf8c:	4a05      	ldr	r2, [pc, #20]	; (801cfa4 <TimerInsertNewHeadTimer+0x38>)
 801cf8e:	687b      	ldr	r3, [r7, #4]
 801cf90:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801cf92:	4b04      	ldr	r3, [pc, #16]	; (801cfa4 <TimerInsertNewHeadTimer+0x38>)
 801cf94:	681b      	ldr	r3, [r3, #0]
 801cf96:	4618      	mov	r0, r3
 801cf98:	f7ff ff8e 	bl	801ceb8 <TimerSetTimeout>
}
 801cf9c:	bf00      	nop
 801cf9e:	3710      	adds	r7, #16
 801cfa0:	46bd      	mov	sp, r7
 801cfa2:	bd80      	pop	{r7, pc}
 801cfa4:	20001c68 	.word	0x20001c68

0801cfa8 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801cfa8:	b580      	push	{r7, lr}
 801cfaa:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801cfac:	2218      	movs	r2, #24
 801cfae:	2100      	movs	r1, #0
 801cfb0:	4807      	ldr	r0, [pc, #28]	; (801cfd0 <UTIL_ADV_TRACE_Init+0x28>)
 801cfb2:	f7ff f8fe 	bl	801c1b2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801cfb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801cfba:	2100      	movs	r1, #0
 801cfbc:	4805      	ldr	r0, [pc, #20]	; (801cfd4 <UTIL_ADV_TRACE_Init+0x2c>)
 801cfbe:	f7ff f8f8 	bl	801c1b2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801cfc2:	4b05      	ldr	r3, [pc, #20]	; (801cfd8 <UTIL_ADV_TRACE_Init+0x30>)
 801cfc4:	681b      	ldr	r3, [r3, #0]
 801cfc6:	4805      	ldr	r0, [pc, #20]	; (801cfdc <UTIL_ADV_TRACE_Init+0x34>)
 801cfc8:	4798      	blx	r3
 801cfca:	4603      	mov	r3, r0
}
 801cfcc:	4618      	mov	r0, r3
 801cfce:	bd80      	pop	{r7, pc}
 801cfd0:	20001c6c 	.word	0x20001c6c
 801cfd4:	20001c84 	.word	0x20001c84
 801cfd8:	0801e954 	.word	0x0801e954
 801cfdc:	0801d249 	.word	0x0801d249

0801cfe0 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801cfe0:	b480      	push	{r7}
 801cfe2:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801cfe4:	4b06      	ldr	r3, [pc, #24]	; (801d000 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801cfe6:	8a5a      	ldrh	r2, [r3, #18]
 801cfe8:	4b05      	ldr	r3, [pc, #20]	; (801d000 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801cfea:	8a1b      	ldrh	r3, [r3, #16]
 801cfec:	429a      	cmp	r2, r3
 801cfee:	d101      	bne.n	801cff4 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801cff0:	2301      	movs	r3, #1
 801cff2:	e000      	b.n	801cff6 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801cff4:	2300      	movs	r3, #0
}
 801cff6:	4618      	mov	r0, r3
 801cff8:	46bd      	mov	sp, r7
 801cffa:	bc80      	pop	{r7}
 801cffc:	4770      	bx	lr
 801cffe:	bf00      	nop
 801d000:	20001c6c 	.word	0x20001c6c

0801d004 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801d004:	b408      	push	{r3}
 801d006:	b580      	push	{r7, lr}
 801d008:	b08d      	sub	sp, #52	; 0x34
 801d00a:	af00      	add	r7, sp, #0
 801d00c:	60f8      	str	r0, [r7, #12]
 801d00e:	60b9      	str	r1, [r7, #8]
 801d010:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801d012:	2300      	movs	r3, #0
 801d014:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801d016:	2300      	movs	r3, #0
 801d018:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801d01a:	4b37      	ldr	r3, [pc, #220]	; (801d0f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d01c:	7a1b      	ldrb	r3, [r3, #8]
 801d01e:	461a      	mov	r2, r3
 801d020:	68fb      	ldr	r3, [r7, #12]
 801d022:	4293      	cmp	r3, r2
 801d024:	d902      	bls.n	801d02c <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801d026:	f06f 0304 	mvn.w	r3, #4
 801d02a:	e05e      	b.n	801d0ea <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801d02c:	4b32      	ldr	r3, [pc, #200]	; (801d0f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d02e:	68da      	ldr	r2, [r3, #12]
 801d030:	68bb      	ldr	r3, [r7, #8]
 801d032:	4013      	ands	r3, r2
 801d034:	68ba      	ldr	r2, [r7, #8]
 801d036:	429a      	cmp	r2, r3
 801d038:	d002      	beq.n	801d040 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801d03a:	f06f 0305 	mvn.w	r3, #5
 801d03e:	e054      	b.n	801d0ea <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801d040:	4b2d      	ldr	r3, [pc, #180]	; (801d0f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d042:	685b      	ldr	r3, [r3, #4]
 801d044:	2b00      	cmp	r3, #0
 801d046:	d00a      	beq.n	801d05e <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801d048:	687b      	ldr	r3, [r7, #4]
 801d04a:	2b00      	cmp	r3, #0
 801d04c:	d007      	beq.n	801d05e <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801d04e:	4b2a      	ldr	r3, [pc, #168]	; (801d0f8 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d050:	685b      	ldr	r3, [r3, #4]
 801d052:	f107 0116 	add.w	r1, r7, #22
 801d056:	f107 0218 	add.w	r2, r7, #24
 801d05a:	4610      	mov	r0, r2
 801d05c:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801d05e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801d062:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d066:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801d068:	f44f 7100 	mov.w	r1, #512	; 0x200
 801d06c:	4823      	ldr	r0, [pc, #140]	; (801d0fc <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801d06e:	f7ff fb2d 	bl	801c6cc <tiny_vsnprintf_like>
 801d072:	4603      	mov	r3, r0
 801d074:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801d076:	f000 f9f1 	bl	801d45c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801d07a:	8afa      	ldrh	r2, [r7, #22]
 801d07c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801d07e:	4413      	add	r3, r2
 801d080:	b29b      	uxth	r3, r3
 801d082:	f107 0214 	add.w	r2, r7, #20
 801d086:	4611      	mov	r1, r2
 801d088:	4618      	mov	r0, r3
 801d08a:	f000 f969 	bl	801d360 <TRACE_AllocateBufer>
 801d08e:	4603      	mov	r3, r0
 801d090:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d094:	d025      	beq.n	801d0e2 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801d096:	2300      	movs	r3, #0
 801d098:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801d09a:	e00e      	b.n	801d0ba <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801d09c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801d09e:	8aba      	ldrh	r2, [r7, #20]
 801d0a0:	3330      	adds	r3, #48	; 0x30
 801d0a2:	443b      	add	r3, r7
 801d0a4:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801d0a8:	4b15      	ldr	r3, [pc, #84]	; (801d100 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d0aa:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801d0ac:	8abb      	ldrh	r3, [r7, #20]
 801d0ae:	3301      	adds	r3, #1
 801d0b0:	b29b      	uxth	r3, r3
 801d0b2:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801d0b4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801d0b6:	3301      	adds	r3, #1
 801d0b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801d0ba:	8afb      	ldrh	r3, [r7, #22]
 801d0bc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801d0be:	429a      	cmp	r2, r3
 801d0c0:	d3ec      	bcc.n	801d09c <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d0c2:	8abb      	ldrh	r3, [r7, #20]
 801d0c4:	461a      	mov	r2, r3
 801d0c6:	4b0e      	ldr	r3, [pc, #56]	; (801d100 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d0c8:	18d0      	adds	r0, r2, r3
 801d0ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d0cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801d0ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 801d0d2:	f7ff fafb 	bl	801c6cc <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801d0d6:	f000 f9df 	bl	801d498 <TRACE_UnLock>

    return TRACE_Send();
 801d0da:	f000 f831 	bl	801d140 <TRACE_Send>
 801d0de:	4603      	mov	r3, r0
 801d0e0:	e003      	b.n	801d0ea <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801d0e2:	f000 f9d9 	bl	801d498 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801d0e6:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801d0ea:	4618      	mov	r0, r3
 801d0ec:	3734      	adds	r7, #52	; 0x34
 801d0ee:	46bd      	mov	sp, r7
 801d0f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801d0f4:	b001      	add	sp, #4
 801d0f6:	4770      	bx	lr
 801d0f8:	20001c6c 	.word	0x20001c6c
 801d0fc:	20002084 	.word	0x20002084
 801d100:	20001c84 	.word	0x20001c84

0801d104 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801d104:	b480      	push	{r7}
 801d106:	b083      	sub	sp, #12
 801d108:	af00      	add	r7, sp, #0
 801d10a:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801d10c:	4a03      	ldr	r2, [pc, #12]	; (801d11c <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801d10e:	687b      	ldr	r3, [r7, #4]
 801d110:	6053      	str	r3, [r2, #4]
}
 801d112:	bf00      	nop
 801d114:	370c      	adds	r7, #12
 801d116:	46bd      	mov	sp, r7
 801d118:	bc80      	pop	{r7}
 801d11a:	4770      	bx	lr
 801d11c:	20001c6c 	.word	0x20001c6c

0801d120 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801d120:	b480      	push	{r7}
 801d122:	b083      	sub	sp, #12
 801d124:	af00      	add	r7, sp, #0
 801d126:	4603      	mov	r3, r0
 801d128:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801d12a:	4a04      	ldr	r2, [pc, #16]	; (801d13c <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801d12c:	79fb      	ldrb	r3, [r7, #7]
 801d12e:	7213      	strb	r3, [r2, #8]
}
 801d130:	bf00      	nop
 801d132:	370c      	adds	r7, #12
 801d134:	46bd      	mov	sp, r7
 801d136:	bc80      	pop	{r7}
 801d138:	4770      	bx	lr
 801d13a:	bf00      	nop
 801d13c:	20001c6c 	.word	0x20001c6c

0801d140 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801d140:	b580      	push	{r7, lr}
 801d142:	b088      	sub	sp, #32
 801d144:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801d146:	2300      	movs	r3, #0
 801d148:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801d14a:	2300      	movs	r3, #0
 801d14c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d14e:	f3ef 8310 	mrs	r3, PRIMASK
 801d152:	613b      	str	r3, [r7, #16]
  return(result);
 801d154:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d156:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d158:	b672      	cpsid	i
}
 801d15a:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801d15c:	f000 f9ba 	bl	801d4d4 <TRACE_IsLocked>
 801d160:	4603      	mov	r3, r0
 801d162:	2b00      	cmp	r3, #0
 801d164:	d15d      	bne.n	801d222 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801d166:	f000 f979 	bl	801d45c <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801d16a:	4b34      	ldr	r3, [pc, #208]	; (801d23c <TRACE_Send+0xfc>)
 801d16c:	8a1a      	ldrh	r2, [r3, #16]
 801d16e:	4b33      	ldr	r3, [pc, #204]	; (801d23c <TRACE_Send+0xfc>)
 801d170:	8a5b      	ldrh	r3, [r3, #18]
 801d172:	429a      	cmp	r2, r3
 801d174:	d04d      	beq.n	801d212 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d176:	4b31      	ldr	r3, [pc, #196]	; (801d23c <TRACE_Send+0xfc>)
 801d178:	789b      	ldrb	r3, [r3, #2]
 801d17a:	2b01      	cmp	r3, #1
 801d17c:	d117      	bne.n	801d1ae <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801d17e:	4b2f      	ldr	r3, [pc, #188]	; (801d23c <TRACE_Send+0xfc>)
 801d180:	881a      	ldrh	r2, [r3, #0]
 801d182:	4b2e      	ldr	r3, [pc, #184]	; (801d23c <TRACE_Send+0xfc>)
 801d184:	8a1b      	ldrh	r3, [r3, #16]
 801d186:	1ad3      	subs	r3, r2, r3
 801d188:	b29a      	uxth	r2, r3
 801d18a:	4b2c      	ldr	r3, [pc, #176]	; (801d23c <TRACE_Send+0xfc>)
 801d18c:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d18e:	4b2b      	ldr	r3, [pc, #172]	; (801d23c <TRACE_Send+0xfc>)
 801d190:	2202      	movs	r2, #2
 801d192:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d194:	4b29      	ldr	r3, [pc, #164]	; (801d23c <TRACE_Send+0xfc>)
 801d196:	2200      	movs	r2, #0
 801d198:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d19a:	4b28      	ldr	r3, [pc, #160]	; (801d23c <TRACE_Send+0xfc>)
 801d19c:	8a9b      	ldrh	r3, [r3, #20]
 801d19e:	2b00      	cmp	r3, #0
 801d1a0:	d105      	bne.n	801d1ae <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d1a2:	4b26      	ldr	r3, [pc, #152]	; (801d23c <TRACE_Send+0xfc>)
 801d1a4:	2200      	movs	r2, #0
 801d1a6:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d1a8:	4b24      	ldr	r3, [pc, #144]	; (801d23c <TRACE_Send+0xfc>)
 801d1aa:	2200      	movs	r2, #0
 801d1ac:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d1ae:	4b23      	ldr	r3, [pc, #140]	; (801d23c <TRACE_Send+0xfc>)
 801d1b0:	789b      	ldrb	r3, [r3, #2]
 801d1b2:	2b00      	cmp	r3, #0
 801d1b4:	d115      	bne.n	801d1e2 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d1b6:	4b21      	ldr	r3, [pc, #132]	; (801d23c <TRACE_Send+0xfc>)
 801d1b8:	8a5a      	ldrh	r2, [r3, #18]
 801d1ba:	4b20      	ldr	r3, [pc, #128]	; (801d23c <TRACE_Send+0xfc>)
 801d1bc:	8a1b      	ldrh	r3, [r3, #16]
 801d1be:	429a      	cmp	r2, r3
 801d1c0:	d908      	bls.n	801d1d4 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d1c2:	4b1e      	ldr	r3, [pc, #120]	; (801d23c <TRACE_Send+0xfc>)
 801d1c4:	8a5a      	ldrh	r2, [r3, #18]
 801d1c6:	4b1d      	ldr	r3, [pc, #116]	; (801d23c <TRACE_Send+0xfc>)
 801d1c8:	8a1b      	ldrh	r3, [r3, #16]
 801d1ca:	1ad3      	subs	r3, r2, r3
 801d1cc:	b29a      	uxth	r2, r3
 801d1ce:	4b1b      	ldr	r3, [pc, #108]	; (801d23c <TRACE_Send+0xfc>)
 801d1d0:	829a      	strh	r2, [r3, #20]
 801d1d2:	e006      	b.n	801d1e2 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d1d4:	4b19      	ldr	r3, [pc, #100]	; (801d23c <TRACE_Send+0xfc>)
 801d1d6:	8a1b      	ldrh	r3, [r3, #16]
 801d1d8:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d1dc:	b29a      	uxth	r2, r3
 801d1de:	4b17      	ldr	r3, [pc, #92]	; (801d23c <TRACE_Send+0xfc>)
 801d1e0:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d1e2:	4b16      	ldr	r3, [pc, #88]	; (801d23c <TRACE_Send+0xfc>)
 801d1e4:	8a1b      	ldrh	r3, [r3, #16]
 801d1e6:	461a      	mov	r2, r3
 801d1e8:	4b15      	ldr	r3, [pc, #84]	; (801d240 <TRACE_Send+0x100>)
 801d1ea:	4413      	add	r3, r2
 801d1ec:	61bb      	str	r3, [r7, #24]
 801d1ee:	697b      	ldr	r3, [r7, #20]
 801d1f0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d1f2:	68fb      	ldr	r3, [r7, #12]
 801d1f4:	f383 8810 	msr	PRIMASK, r3
}
 801d1f8:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801d1fa:	f7e4 fd8b 	bl	8001d14 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d1fe:	4b11      	ldr	r3, [pc, #68]	; (801d244 <TRACE_Send+0x104>)
 801d200:	68db      	ldr	r3, [r3, #12]
 801d202:	4a0e      	ldr	r2, [pc, #56]	; (801d23c <TRACE_Send+0xfc>)
 801d204:	8a92      	ldrh	r2, [r2, #20]
 801d206:	4611      	mov	r1, r2
 801d208:	69b8      	ldr	r0, [r7, #24]
 801d20a:	4798      	blx	r3
 801d20c:	4603      	mov	r3, r0
 801d20e:	77fb      	strb	r3, [r7, #31]
 801d210:	e00d      	b.n	801d22e <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801d212:	f000 f941 	bl	801d498 <TRACE_UnLock>
 801d216:	697b      	ldr	r3, [r7, #20]
 801d218:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d21a:	68bb      	ldr	r3, [r7, #8]
 801d21c:	f383 8810 	msr	PRIMASK, r3
}
 801d220:	e005      	b.n	801d22e <TRACE_Send+0xee>
 801d222:	697b      	ldr	r3, [r7, #20]
 801d224:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d226:	687b      	ldr	r3, [r7, #4]
 801d228:	f383 8810 	msr	PRIMASK, r3
}
 801d22c:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801d22e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d232:	4618      	mov	r0, r3
 801d234:	3720      	adds	r7, #32
 801d236:	46bd      	mov	sp, r7
 801d238:	bd80      	pop	{r7, pc}
 801d23a:	bf00      	nop
 801d23c:	20001c6c 	.word	0x20001c6c
 801d240:	20001c84 	.word	0x20001c84
 801d244:	0801e954 	.word	0x0801e954

0801d248 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801d248:	b580      	push	{r7, lr}
 801d24a:	b088      	sub	sp, #32
 801d24c:	af00      	add	r7, sp, #0
 801d24e:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801d250:	2300      	movs	r3, #0
 801d252:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d254:	f3ef 8310 	mrs	r3, PRIMASK
 801d258:	617b      	str	r3, [r7, #20]
  return(result);
 801d25a:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d25c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801d25e:	b672      	cpsid	i
}
 801d260:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801d262:	4b3c      	ldr	r3, [pc, #240]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d264:	789b      	ldrb	r3, [r3, #2]
 801d266:	2b02      	cmp	r3, #2
 801d268:	d106      	bne.n	801d278 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d26a:	4b3a      	ldr	r3, [pc, #232]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d26c:	2200      	movs	r2, #0
 801d26e:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d270:	4b38      	ldr	r3, [pc, #224]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d272:	2200      	movs	r2, #0
 801d274:	821a      	strh	r2, [r3, #16]
 801d276:	e00a      	b.n	801d28e <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d278:	4b36      	ldr	r3, [pc, #216]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d27a:	8a1a      	ldrh	r2, [r3, #16]
 801d27c:	4b35      	ldr	r3, [pc, #212]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d27e:	8a9b      	ldrh	r3, [r3, #20]
 801d280:	4413      	add	r3, r2
 801d282:	b29b      	uxth	r3, r3
 801d284:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d288:	b29a      	uxth	r2, r3
 801d28a:	4b32      	ldr	r3, [pc, #200]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d28c:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801d28e:	4b31      	ldr	r3, [pc, #196]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d290:	8a1a      	ldrh	r2, [r3, #16]
 801d292:	4b30      	ldr	r3, [pc, #192]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d294:	8a5b      	ldrh	r3, [r3, #18]
 801d296:	429a      	cmp	r2, r3
 801d298:	d04d      	beq.n	801d336 <TRACE_TxCpltCallback+0xee>
 801d29a:	4b2e      	ldr	r3, [pc, #184]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d29c:	8adb      	ldrh	r3, [r3, #22]
 801d29e:	2b01      	cmp	r3, #1
 801d2a0:	d149      	bne.n	801d336 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d2a2:	4b2c      	ldr	r3, [pc, #176]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2a4:	789b      	ldrb	r3, [r3, #2]
 801d2a6:	2b01      	cmp	r3, #1
 801d2a8:	d117      	bne.n	801d2da <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801d2aa:	4b2a      	ldr	r3, [pc, #168]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2ac:	881a      	ldrh	r2, [r3, #0]
 801d2ae:	4b29      	ldr	r3, [pc, #164]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2b0:	8a1b      	ldrh	r3, [r3, #16]
 801d2b2:	1ad3      	subs	r3, r2, r3
 801d2b4:	b29a      	uxth	r2, r3
 801d2b6:	4b27      	ldr	r3, [pc, #156]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2b8:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d2ba:	4b26      	ldr	r3, [pc, #152]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2bc:	2202      	movs	r2, #2
 801d2be:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d2c0:	4b24      	ldr	r3, [pc, #144]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2c2:	2200      	movs	r2, #0
 801d2c4:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d2c6:	4b23      	ldr	r3, [pc, #140]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2c8:	8a9b      	ldrh	r3, [r3, #20]
 801d2ca:	2b00      	cmp	r3, #0
 801d2cc:	d105      	bne.n	801d2da <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d2ce:	4b21      	ldr	r3, [pc, #132]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2d0:	2200      	movs	r2, #0
 801d2d2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d2d4:	4b1f      	ldr	r3, [pc, #124]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2d6:	2200      	movs	r2, #0
 801d2d8:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d2da:	4b1e      	ldr	r3, [pc, #120]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2dc:	789b      	ldrb	r3, [r3, #2]
 801d2de:	2b00      	cmp	r3, #0
 801d2e0:	d115      	bne.n	801d30e <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d2e2:	4b1c      	ldr	r3, [pc, #112]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2e4:	8a5a      	ldrh	r2, [r3, #18]
 801d2e6:	4b1b      	ldr	r3, [pc, #108]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2e8:	8a1b      	ldrh	r3, [r3, #16]
 801d2ea:	429a      	cmp	r2, r3
 801d2ec:	d908      	bls.n	801d300 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d2ee:	4b19      	ldr	r3, [pc, #100]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2f0:	8a5a      	ldrh	r2, [r3, #18]
 801d2f2:	4b18      	ldr	r3, [pc, #96]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2f4:	8a1b      	ldrh	r3, [r3, #16]
 801d2f6:	1ad3      	subs	r3, r2, r3
 801d2f8:	b29a      	uxth	r2, r3
 801d2fa:	4b16      	ldr	r3, [pc, #88]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d2fc:	829a      	strh	r2, [r3, #20]
 801d2fe:	e006      	b.n	801d30e <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d300:	4b14      	ldr	r3, [pc, #80]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d302:	8a1b      	ldrh	r3, [r3, #16]
 801d304:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d308:	b29a      	uxth	r2, r3
 801d30a:	4b12      	ldr	r3, [pc, #72]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d30c:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d30e:	4b11      	ldr	r3, [pc, #68]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d310:	8a1b      	ldrh	r3, [r3, #16]
 801d312:	461a      	mov	r2, r3
 801d314:	4b10      	ldr	r3, [pc, #64]	; (801d358 <TRACE_TxCpltCallback+0x110>)
 801d316:	4413      	add	r3, r2
 801d318:	61fb      	str	r3, [r7, #28]
 801d31a:	69bb      	ldr	r3, [r7, #24]
 801d31c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d31e:	693b      	ldr	r3, [r7, #16]
 801d320:	f383 8810 	msr	PRIMASK, r3
}
 801d324:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d326:	4b0d      	ldr	r3, [pc, #52]	; (801d35c <TRACE_TxCpltCallback+0x114>)
 801d328:	68db      	ldr	r3, [r3, #12]
 801d32a:	4a0a      	ldr	r2, [pc, #40]	; (801d354 <TRACE_TxCpltCallback+0x10c>)
 801d32c:	8a92      	ldrh	r2, [r2, #20]
 801d32e:	4611      	mov	r1, r2
 801d330:	69f8      	ldr	r0, [r7, #28]
 801d332:	4798      	blx	r3
 801d334:	e00a      	b.n	801d34c <TRACE_TxCpltCallback+0x104>
 801d336:	69bb      	ldr	r3, [r7, #24]
 801d338:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d33a:	68fb      	ldr	r3, [r7, #12]
 801d33c:	f383 8810 	msr	PRIMASK, r3
}
 801d340:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801d342:	f7e4 fcef 	bl	8001d24 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801d346:	f000 f8a7 	bl	801d498 <TRACE_UnLock>
  }
}
 801d34a:	bf00      	nop
 801d34c:	bf00      	nop
 801d34e:	3720      	adds	r7, #32
 801d350:	46bd      	mov	sp, r7
 801d352:	bd80      	pop	{r7, pc}
 801d354:	20001c6c 	.word	0x20001c6c
 801d358:	20001c84 	.word	0x20001c84
 801d35c:	0801e954 	.word	0x0801e954

0801d360 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801d360:	b480      	push	{r7}
 801d362:	b087      	sub	sp, #28
 801d364:	af00      	add	r7, sp, #0
 801d366:	4603      	mov	r3, r0
 801d368:	6039      	str	r1, [r7, #0]
 801d36a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801d36c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d370:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d372:	f3ef 8310 	mrs	r3, PRIMASK
 801d376:	60fb      	str	r3, [r7, #12]
  return(result);
 801d378:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d37a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801d37c:	b672      	cpsid	i
}
 801d37e:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d380:	4b35      	ldr	r3, [pc, #212]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d382:	8a5a      	ldrh	r2, [r3, #18]
 801d384:	4b34      	ldr	r3, [pc, #208]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d386:	8a1b      	ldrh	r3, [r3, #16]
 801d388:	429a      	cmp	r2, r3
 801d38a:	d11b      	bne.n	801d3c4 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d38c:	4b32      	ldr	r3, [pc, #200]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d38e:	8a5b      	ldrh	r3, [r3, #18]
 801d390:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d394:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801d396:	88fa      	ldrh	r2, [r7, #6]
 801d398:	8afb      	ldrh	r3, [r7, #22]
 801d39a:	429a      	cmp	r2, r3
 801d39c:	d33a      	bcc.n	801d414 <TRACE_AllocateBufer+0xb4>
 801d39e:	4b2e      	ldr	r3, [pc, #184]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3a0:	8a1b      	ldrh	r3, [r3, #16]
 801d3a2:	88fa      	ldrh	r2, [r7, #6]
 801d3a4:	429a      	cmp	r2, r3
 801d3a6:	d235      	bcs.n	801d414 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d3a8:	4b2b      	ldr	r3, [pc, #172]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3aa:	2201      	movs	r2, #1
 801d3ac:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d3ae:	4b2a      	ldr	r3, [pc, #168]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3b0:	8a5a      	ldrh	r2, [r3, #18]
 801d3b2:	4b29      	ldr	r3, [pc, #164]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3b4:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d3b6:	4b28      	ldr	r3, [pc, #160]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3b8:	8a1b      	ldrh	r3, [r3, #16]
 801d3ba:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d3bc:	4b26      	ldr	r3, [pc, #152]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3be:	2200      	movs	r2, #0
 801d3c0:	825a      	strh	r2, [r3, #18]
 801d3c2:	e027      	b.n	801d414 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d3c4:	4b24      	ldr	r3, [pc, #144]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3c6:	8a5a      	ldrh	r2, [r3, #18]
 801d3c8:	4b23      	ldr	r3, [pc, #140]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3ca:	8a1b      	ldrh	r3, [r3, #16]
 801d3cc:	429a      	cmp	r2, r3
 801d3ce:	d91b      	bls.n	801d408 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d3d0:	4b21      	ldr	r3, [pc, #132]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3d2:	8a5b      	ldrh	r3, [r3, #18]
 801d3d4:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 801d3d8:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801d3da:	88fa      	ldrh	r2, [r7, #6]
 801d3dc:	8afb      	ldrh	r3, [r7, #22]
 801d3de:	429a      	cmp	r2, r3
 801d3e0:	d318      	bcc.n	801d414 <TRACE_AllocateBufer+0xb4>
 801d3e2:	4b1d      	ldr	r3, [pc, #116]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3e4:	8a1b      	ldrh	r3, [r3, #16]
 801d3e6:	88fa      	ldrh	r2, [r7, #6]
 801d3e8:	429a      	cmp	r2, r3
 801d3ea:	d213      	bcs.n	801d414 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d3ec:	4b1a      	ldr	r3, [pc, #104]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3ee:	2201      	movs	r2, #1
 801d3f0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d3f2:	4b19      	ldr	r3, [pc, #100]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3f4:	8a5a      	ldrh	r2, [r3, #18]
 801d3f6:	4b18      	ldr	r3, [pc, #96]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3f8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d3fa:	4b17      	ldr	r3, [pc, #92]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d3fc:	8a1b      	ldrh	r3, [r3, #16]
 801d3fe:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d400:	4b15      	ldr	r3, [pc, #84]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d402:	2200      	movs	r2, #0
 801d404:	825a      	strh	r2, [r3, #18]
 801d406:	e005      	b.n	801d414 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801d408:	4b13      	ldr	r3, [pc, #76]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d40a:	8a1a      	ldrh	r2, [r3, #16]
 801d40c:	4b12      	ldr	r3, [pc, #72]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d40e:	8a5b      	ldrh	r3, [r3, #18]
 801d410:	1ad3      	subs	r3, r2, r3
 801d412:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801d414:	8afa      	ldrh	r2, [r7, #22]
 801d416:	88fb      	ldrh	r3, [r7, #6]
 801d418:	429a      	cmp	r2, r3
 801d41a:	d90f      	bls.n	801d43c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801d41c:	4b0e      	ldr	r3, [pc, #56]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d41e:	8a5a      	ldrh	r2, [r3, #18]
 801d420:	683b      	ldr	r3, [r7, #0]
 801d422:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d424:	4b0c      	ldr	r3, [pc, #48]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d426:	8a5a      	ldrh	r2, [r3, #18]
 801d428:	88fb      	ldrh	r3, [r7, #6]
 801d42a:	4413      	add	r3, r2
 801d42c:	b29b      	uxth	r3, r3
 801d42e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d432:	b29a      	uxth	r2, r3
 801d434:	4b08      	ldr	r3, [pc, #32]	; (801d458 <TRACE_AllocateBufer+0xf8>)
 801d436:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801d438:	2300      	movs	r3, #0
 801d43a:	82bb      	strh	r3, [r7, #20]
 801d43c:	693b      	ldr	r3, [r7, #16]
 801d43e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d440:	68bb      	ldr	r3, [r7, #8]
 801d442:	f383 8810 	msr	PRIMASK, r3
}
 801d446:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801d448:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801d44c:	4618      	mov	r0, r3
 801d44e:	371c      	adds	r7, #28
 801d450:	46bd      	mov	sp, r7
 801d452:	bc80      	pop	{r7}
 801d454:	4770      	bx	lr
 801d456:	bf00      	nop
 801d458:	20001c6c 	.word	0x20001c6c

0801d45c <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801d45c:	b480      	push	{r7}
 801d45e:	b085      	sub	sp, #20
 801d460:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d462:	f3ef 8310 	mrs	r3, PRIMASK
 801d466:	607b      	str	r3, [r7, #4]
  return(result);
 801d468:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d46a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d46c:	b672      	cpsid	i
}
 801d46e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801d470:	4b08      	ldr	r3, [pc, #32]	; (801d494 <TRACE_Lock+0x38>)
 801d472:	8adb      	ldrh	r3, [r3, #22]
 801d474:	3301      	adds	r3, #1
 801d476:	b29a      	uxth	r2, r3
 801d478:	4b06      	ldr	r3, [pc, #24]	; (801d494 <TRACE_Lock+0x38>)
 801d47a:	82da      	strh	r2, [r3, #22]
 801d47c:	68fb      	ldr	r3, [r7, #12]
 801d47e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d480:	68bb      	ldr	r3, [r7, #8]
 801d482:	f383 8810 	msr	PRIMASK, r3
}
 801d486:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d488:	bf00      	nop
 801d48a:	3714      	adds	r7, #20
 801d48c:	46bd      	mov	sp, r7
 801d48e:	bc80      	pop	{r7}
 801d490:	4770      	bx	lr
 801d492:	bf00      	nop
 801d494:	20001c6c 	.word	0x20001c6c

0801d498 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801d498:	b480      	push	{r7}
 801d49a:	b085      	sub	sp, #20
 801d49c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d49e:	f3ef 8310 	mrs	r3, PRIMASK
 801d4a2:	607b      	str	r3, [r7, #4]
  return(result);
 801d4a4:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d4a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801d4a8:	b672      	cpsid	i
}
 801d4aa:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801d4ac:	4b08      	ldr	r3, [pc, #32]	; (801d4d0 <TRACE_UnLock+0x38>)
 801d4ae:	8adb      	ldrh	r3, [r3, #22]
 801d4b0:	3b01      	subs	r3, #1
 801d4b2:	b29a      	uxth	r2, r3
 801d4b4:	4b06      	ldr	r3, [pc, #24]	; (801d4d0 <TRACE_UnLock+0x38>)
 801d4b6:	82da      	strh	r2, [r3, #22]
 801d4b8:	68fb      	ldr	r3, [r7, #12]
 801d4ba:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d4bc:	68bb      	ldr	r3, [r7, #8]
 801d4be:	f383 8810 	msr	PRIMASK, r3
}
 801d4c2:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801d4c4:	bf00      	nop
 801d4c6:	3714      	adds	r7, #20
 801d4c8:	46bd      	mov	sp, r7
 801d4ca:	bc80      	pop	{r7}
 801d4cc:	4770      	bx	lr
 801d4ce:	bf00      	nop
 801d4d0:	20001c6c 	.word	0x20001c6c

0801d4d4 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801d4d4:	b480      	push	{r7}
 801d4d6:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801d4d8:	4b05      	ldr	r3, [pc, #20]	; (801d4f0 <TRACE_IsLocked+0x1c>)
 801d4da:	8adb      	ldrh	r3, [r3, #22]
 801d4dc:	2b00      	cmp	r3, #0
 801d4de:	bf14      	ite	ne
 801d4e0:	2301      	movne	r3, #1
 801d4e2:	2300      	moveq	r3, #0
 801d4e4:	b2db      	uxtb	r3, r3
}
 801d4e6:	4618      	mov	r0, r3
 801d4e8:	46bd      	mov	sp, r7
 801d4ea:	bc80      	pop	{r7}
 801d4ec:	4770      	bx	lr
 801d4ee:	bf00      	nop
 801d4f0:	20001c6c 	.word	0x20001c6c

0801d4f4 <__errno>:
 801d4f4:	4b01      	ldr	r3, [pc, #4]	; (801d4fc <__errno+0x8>)
 801d4f6:	6818      	ldr	r0, [r3, #0]
 801d4f8:	4770      	bx	lr
 801d4fa:	bf00      	nop
 801d4fc:	20000150 	.word	0x20000150

0801d500 <__libc_init_array>:
 801d500:	b570      	push	{r4, r5, r6, lr}
 801d502:	4d0d      	ldr	r5, [pc, #52]	; (801d538 <__libc_init_array+0x38>)
 801d504:	4c0d      	ldr	r4, [pc, #52]	; (801d53c <__libc_init_array+0x3c>)
 801d506:	1b64      	subs	r4, r4, r5
 801d508:	10a4      	asrs	r4, r4, #2
 801d50a:	2600      	movs	r6, #0
 801d50c:	42a6      	cmp	r6, r4
 801d50e:	d109      	bne.n	801d524 <__libc_init_array+0x24>
 801d510:	4d0b      	ldr	r5, [pc, #44]	; (801d540 <__libc_init_array+0x40>)
 801d512:	4c0c      	ldr	r4, [pc, #48]	; (801d544 <__libc_init_array+0x44>)
 801d514:	f000 fd0c 	bl	801df30 <_init>
 801d518:	1b64      	subs	r4, r4, r5
 801d51a:	10a4      	asrs	r4, r4, #2
 801d51c:	2600      	movs	r6, #0
 801d51e:	42a6      	cmp	r6, r4
 801d520:	d105      	bne.n	801d52e <__libc_init_array+0x2e>
 801d522:	bd70      	pop	{r4, r5, r6, pc}
 801d524:	f855 3b04 	ldr.w	r3, [r5], #4
 801d528:	4798      	blx	r3
 801d52a:	3601      	adds	r6, #1
 801d52c:	e7ee      	b.n	801d50c <__libc_init_array+0xc>
 801d52e:	f855 3b04 	ldr.w	r3, [r5], #4
 801d532:	4798      	blx	r3
 801d534:	3601      	adds	r6, #1
 801d536:	e7f2      	b.n	801d51e <__libc_init_array+0x1e>
 801d538:	0801efb4 	.word	0x0801efb4
 801d53c:	0801efb4 	.word	0x0801efb4
 801d540:	0801efb4 	.word	0x0801efb4
 801d544:	0801efb8 	.word	0x0801efb8

0801d548 <memset>:
 801d548:	4402      	add	r2, r0
 801d54a:	4603      	mov	r3, r0
 801d54c:	4293      	cmp	r3, r2
 801d54e:	d100      	bne.n	801d552 <memset+0xa>
 801d550:	4770      	bx	lr
 801d552:	f803 1b01 	strb.w	r1, [r3], #1
 801d556:	e7f9      	b.n	801d54c <memset+0x4>

0801d558 <siprintf>:
 801d558:	b40e      	push	{r1, r2, r3}
 801d55a:	b500      	push	{lr}
 801d55c:	b09c      	sub	sp, #112	; 0x70
 801d55e:	ab1d      	add	r3, sp, #116	; 0x74
 801d560:	9002      	str	r0, [sp, #8]
 801d562:	9006      	str	r0, [sp, #24]
 801d564:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d568:	4809      	ldr	r0, [pc, #36]	; (801d590 <siprintf+0x38>)
 801d56a:	9107      	str	r1, [sp, #28]
 801d56c:	9104      	str	r1, [sp, #16]
 801d56e:	4909      	ldr	r1, [pc, #36]	; (801d594 <siprintf+0x3c>)
 801d570:	f853 2b04 	ldr.w	r2, [r3], #4
 801d574:	9105      	str	r1, [sp, #20]
 801d576:	6800      	ldr	r0, [r0, #0]
 801d578:	9301      	str	r3, [sp, #4]
 801d57a:	a902      	add	r1, sp, #8
 801d57c:	f000 f868 	bl	801d650 <_svfiprintf_r>
 801d580:	9b02      	ldr	r3, [sp, #8]
 801d582:	2200      	movs	r2, #0
 801d584:	701a      	strb	r2, [r3, #0]
 801d586:	b01c      	add	sp, #112	; 0x70
 801d588:	f85d eb04 	ldr.w	lr, [sp], #4
 801d58c:	b003      	add	sp, #12
 801d58e:	4770      	bx	lr
 801d590:	20000150 	.word	0x20000150
 801d594:	ffff0208 	.word	0xffff0208

0801d598 <__ssputs_r>:
 801d598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d59c:	688e      	ldr	r6, [r1, #8]
 801d59e:	429e      	cmp	r6, r3
 801d5a0:	4682      	mov	sl, r0
 801d5a2:	460c      	mov	r4, r1
 801d5a4:	4690      	mov	r8, r2
 801d5a6:	461f      	mov	r7, r3
 801d5a8:	d838      	bhi.n	801d61c <__ssputs_r+0x84>
 801d5aa:	898a      	ldrh	r2, [r1, #12]
 801d5ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801d5b0:	d032      	beq.n	801d618 <__ssputs_r+0x80>
 801d5b2:	6825      	ldr	r5, [r4, #0]
 801d5b4:	6909      	ldr	r1, [r1, #16]
 801d5b6:	eba5 0901 	sub.w	r9, r5, r1
 801d5ba:	6965      	ldr	r5, [r4, #20]
 801d5bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801d5c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801d5c4:	3301      	adds	r3, #1
 801d5c6:	444b      	add	r3, r9
 801d5c8:	106d      	asrs	r5, r5, #1
 801d5ca:	429d      	cmp	r5, r3
 801d5cc:	bf38      	it	cc
 801d5ce:	461d      	movcc	r5, r3
 801d5d0:	0553      	lsls	r3, r2, #21
 801d5d2:	d531      	bpl.n	801d638 <__ssputs_r+0xa0>
 801d5d4:	4629      	mov	r1, r5
 801d5d6:	f000 fb61 	bl	801dc9c <_malloc_r>
 801d5da:	4606      	mov	r6, r0
 801d5dc:	b950      	cbnz	r0, 801d5f4 <__ssputs_r+0x5c>
 801d5de:	230c      	movs	r3, #12
 801d5e0:	f8ca 3000 	str.w	r3, [sl]
 801d5e4:	89a3      	ldrh	r3, [r4, #12]
 801d5e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d5ea:	81a3      	strh	r3, [r4, #12]
 801d5ec:	f04f 30ff 	mov.w	r0, #4294967295
 801d5f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d5f4:	6921      	ldr	r1, [r4, #16]
 801d5f6:	464a      	mov	r2, r9
 801d5f8:	f000 fabe 	bl	801db78 <memcpy>
 801d5fc:	89a3      	ldrh	r3, [r4, #12]
 801d5fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801d602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d606:	81a3      	strh	r3, [r4, #12]
 801d608:	6126      	str	r6, [r4, #16]
 801d60a:	6165      	str	r5, [r4, #20]
 801d60c:	444e      	add	r6, r9
 801d60e:	eba5 0509 	sub.w	r5, r5, r9
 801d612:	6026      	str	r6, [r4, #0]
 801d614:	60a5      	str	r5, [r4, #8]
 801d616:	463e      	mov	r6, r7
 801d618:	42be      	cmp	r6, r7
 801d61a:	d900      	bls.n	801d61e <__ssputs_r+0x86>
 801d61c:	463e      	mov	r6, r7
 801d61e:	6820      	ldr	r0, [r4, #0]
 801d620:	4632      	mov	r2, r6
 801d622:	4641      	mov	r1, r8
 801d624:	f000 fab6 	bl	801db94 <memmove>
 801d628:	68a3      	ldr	r3, [r4, #8]
 801d62a:	1b9b      	subs	r3, r3, r6
 801d62c:	60a3      	str	r3, [r4, #8]
 801d62e:	6823      	ldr	r3, [r4, #0]
 801d630:	4433      	add	r3, r6
 801d632:	6023      	str	r3, [r4, #0]
 801d634:	2000      	movs	r0, #0
 801d636:	e7db      	b.n	801d5f0 <__ssputs_r+0x58>
 801d638:	462a      	mov	r2, r5
 801d63a:	f000 fba3 	bl	801dd84 <_realloc_r>
 801d63e:	4606      	mov	r6, r0
 801d640:	2800      	cmp	r0, #0
 801d642:	d1e1      	bne.n	801d608 <__ssputs_r+0x70>
 801d644:	6921      	ldr	r1, [r4, #16]
 801d646:	4650      	mov	r0, sl
 801d648:	f000 fabe 	bl	801dbc8 <_free_r>
 801d64c:	e7c7      	b.n	801d5de <__ssputs_r+0x46>
	...

0801d650 <_svfiprintf_r>:
 801d650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d654:	4698      	mov	r8, r3
 801d656:	898b      	ldrh	r3, [r1, #12]
 801d658:	061b      	lsls	r3, r3, #24
 801d65a:	b09d      	sub	sp, #116	; 0x74
 801d65c:	4607      	mov	r7, r0
 801d65e:	460d      	mov	r5, r1
 801d660:	4614      	mov	r4, r2
 801d662:	d50e      	bpl.n	801d682 <_svfiprintf_r+0x32>
 801d664:	690b      	ldr	r3, [r1, #16]
 801d666:	b963      	cbnz	r3, 801d682 <_svfiprintf_r+0x32>
 801d668:	2140      	movs	r1, #64	; 0x40
 801d66a:	f000 fb17 	bl	801dc9c <_malloc_r>
 801d66e:	6028      	str	r0, [r5, #0]
 801d670:	6128      	str	r0, [r5, #16]
 801d672:	b920      	cbnz	r0, 801d67e <_svfiprintf_r+0x2e>
 801d674:	230c      	movs	r3, #12
 801d676:	603b      	str	r3, [r7, #0]
 801d678:	f04f 30ff 	mov.w	r0, #4294967295
 801d67c:	e0d1      	b.n	801d822 <_svfiprintf_r+0x1d2>
 801d67e:	2340      	movs	r3, #64	; 0x40
 801d680:	616b      	str	r3, [r5, #20]
 801d682:	2300      	movs	r3, #0
 801d684:	9309      	str	r3, [sp, #36]	; 0x24
 801d686:	2320      	movs	r3, #32
 801d688:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801d68c:	f8cd 800c 	str.w	r8, [sp, #12]
 801d690:	2330      	movs	r3, #48	; 0x30
 801d692:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801d83c <_svfiprintf_r+0x1ec>
 801d696:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801d69a:	f04f 0901 	mov.w	r9, #1
 801d69e:	4623      	mov	r3, r4
 801d6a0:	469a      	mov	sl, r3
 801d6a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d6a6:	b10a      	cbz	r2, 801d6ac <_svfiprintf_r+0x5c>
 801d6a8:	2a25      	cmp	r2, #37	; 0x25
 801d6aa:	d1f9      	bne.n	801d6a0 <_svfiprintf_r+0x50>
 801d6ac:	ebba 0b04 	subs.w	fp, sl, r4
 801d6b0:	d00b      	beq.n	801d6ca <_svfiprintf_r+0x7a>
 801d6b2:	465b      	mov	r3, fp
 801d6b4:	4622      	mov	r2, r4
 801d6b6:	4629      	mov	r1, r5
 801d6b8:	4638      	mov	r0, r7
 801d6ba:	f7ff ff6d 	bl	801d598 <__ssputs_r>
 801d6be:	3001      	adds	r0, #1
 801d6c0:	f000 80aa 	beq.w	801d818 <_svfiprintf_r+0x1c8>
 801d6c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d6c6:	445a      	add	r2, fp
 801d6c8:	9209      	str	r2, [sp, #36]	; 0x24
 801d6ca:	f89a 3000 	ldrb.w	r3, [sl]
 801d6ce:	2b00      	cmp	r3, #0
 801d6d0:	f000 80a2 	beq.w	801d818 <_svfiprintf_r+0x1c8>
 801d6d4:	2300      	movs	r3, #0
 801d6d6:	f04f 32ff 	mov.w	r2, #4294967295
 801d6da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d6de:	f10a 0a01 	add.w	sl, sl, #1
 801d6e2:	9304      	str	r3, [sp, #16]
 801d6e4:	9307      	str	r3, [sp, #28]
 801d6e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801d6ea:	931a      	str	r3, [sp, #104]	; 0x68
 801d6ec:	4654      	mov	r4, sl
 801d6ee:	2205      	movs	r2, #5
 801d6f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d6f4:	4851      	ldr	r0, [pc, #324]	; (801d83c <_svfiprintf_r+0x1ec>)
 801d6f6:	f7e2 fd4b 	bl	8000190 <memchr>
 801d6fa:	9a04      	ldr	r2, [sp, #16]
 801d6fc:	b9d8      	cbnz	r0, 801d736 <_svfiprintf_r+0xe6>
 801d6fe:	06d0      	lsls	r0, r2, #27
 801d700:	bf44      	itt	mi
 801d702:	2320      	movmi	r3, #32
 801d704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d708:	0711      	lsls	r1, r2, #28
 801d70a:	bf44      	itt	mi
 801d70c:	232b      	movmi	r3, #43	; 0x2b
 801d70e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801d712:	f89a 3000 	ldrb.w	r3, [sl]
 801d716:	2b2a      	cmp	r3, #42	; 0x2a
 801d718:	d015      	beq.n	801d746 <_svfiprintf_r+0xf6>
 801d71a:	9a07      	ldr	r2, [sp, #28]
 801d71c:	4654      	mov	r4, sl
 801d71e:	2000      	movs	r0, #0
 801d720:	f04f 0c0a 	mov.w	ip, #10
 801d724:	4621      	mov	r1, r4
 801d726:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d72a:	3b30      	subs	r3, #48	; 0x30
 801d72c:	2b09      	cmp	r3, #9
 801d72e:	d94e      	bls.n	801d7ce <_svfiprintf_r+0x17e>
 801d730:	b1b0      	cbz	r0, 801d760 <_svfiprintf_r+0x110>
 801d732:	9207      	str	r2, [sp, #28]
 801d734:	e014      	b.n	801d760 <_svfiprintf_r+0x110>
 801d736:	eba0 0308 	sub.w	r3, r0, r8
 801d73a:	fa09 f303 	lsl.w	r3, r9, r3
 801d73e:	4313      	orrs	r3, r2
 801d740:	9304      	str	r3, [sp, #16]
 801d742:	46a2      	mov	sl, r4
 801d744:	e7d2      	b.n	801d6ec <_svfiprintf_r+0x9c>
 801d746:	9b03      	ldr	r3, [sp, #12]
 801d748:	1d19      	adds	r1, r3, #4
 801d74a:	681b      	ldr	r3, [r3, #0]
 801d74c:	9103      	str	r1, [sp, #12]
 801d74e:	2b00      	cmp	r3, #0
 801d750:	bfbb      	ittet	lt
 801d752:	425b      	neglt	r3, r3
 801d754:	f042 0202 	orrlt.w	r2, r2, #2
 801d758:	9307      	strge	r3, [sp, #28]
 801d75a:	9307      	strlt	r3, [sp, #28]
 801d75c:	bfb8      	it	lt
 801d75e:	9204      	strlt	r2, [sp, #16]
 801d760:	7823      	ldrb	r3, [r4, #0]
 801d762:	2b2e      	cmp	r3, #46	; 0x2e
 801d764:	d10c      	bne.n	801d780 <_svfiprintf_r+0x130>
 801d766:	7863      	ldrb	r3, [r4, #1]
 801d768:	2b2a      	cmp	r3, #42	; 0x2a
 801d76a:	d135      	bne.n	801d7d8 <_svfiprintf_r+0x188>
 801d76c:	9b03      	ldr	r3, [sp, #12]
 801d76e:	1d1a      	adds	r2, r3, #4
 801d770:	681b      	ldr	r3, [r3, #0]
 801d772:	9203      	str	r2, [sp, #12]
 801d774:	2b00      	cmp	r3, #0
 801d776:	bfb8      	it	lt
 801d778:	f04f 33ff 	movlt.w	r3, #4294967295
 801d77c:	3402      	adds	r4, #2
 801d77e:	9305      	str	r3, [sp, #20]
 801d780:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 801d840 <_svfiprintf_r+0x1f0>
 801d784:	7821      	ldrb	r1, [r4, #0]
 801d786:	2203      	movs	r2, #3
 801d788:	4650      	mov	r0, sl
 801d78a:	f7e2 fd01 	bl	8000190 <memchr>
 801d78e:	b140      	cbz	r0, 801d7a2 <_svfiprintf_r+0x152>
 801d790:	2340      	movs	r3, #64	; 0x40
 801d792:	eba0 000a 	sub.w	r0, r0, sl
 801d796:	fa03 f000 	lsl.w	r0, r3, r0
 801d79a:	9b04      	ldr	r3, [sp, #16]
 801d79c:	4303      	orrs	r3, r0
 801d79e:	3401      	adds	r4, #1
 801d7a0:	9304      	str	r3, [sp, #16]
 801d7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d7a6:	4827      	ldr	r0, [pc, #156]	; (801d844 <_svfiprintf_r+0x1f4>)
 801d7a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801d7ac:	2206      	movs	r2, #6
 801d7ae:	f7e2 fcef 	bl	8000190 <memchr>
 801d7b2:	2800      	cmp	r0, #0
 801d7b4:	d038      	beq.n	801d828 <_svfiprintf_r+0x1d8>
 801d7b6:	4b24      	ldr	r3, [pc, #144]	; (801d848 <_svfiprintf_r+0x1f8>)
 801d7b8:	bb1b      	cbnz	r3, 801d802 <_svfiprintf_r+0x1b2>
 801d7ba:	9b03      	ldr	r3, [sp, #12]
 801d7bc:	3307      	adds	r3, #7
 801d7be:	f023 0307 	bic.w	r3, r3, #7
 801d7c2:	3308      	adds	r3, #8
 801d7c4:	9303      	str	r3, [sp, #12]
 801d7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d7c8:	4433      	add	r3, r6
 801d7ca:	9309      	str	r3, [sp, #36]	; 0x24
 801d7cc:	e767      	b.n	801d69e <_svfiprintf_r+0x4e>
 801d7ce:	fb0c 3202 	mla	r2, ip, r2, r3
 801d7d2:	460c      	mov	r4, r1
 801d7d4:	2001      	movs	r0, #1
 801d7d6:	e7a5      	b.n	801d724 <_svfiprintf_r+0xd4>
 801d7d8:	2300      	movs	r3, #0
 801d7da:	3401      	adds	r4, #1
 801d7dc:	9305      	str	r3, [sp, #20]
 801d7de:	4619      	mov	r1, r3
 801d7e0:	f04f 0c0a 	mov.w	ip, #10
 801d7e4:	4620      	mov	r0, r4
 801d7e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d7ea:	3a30      	subs	r2, #48	; 0x30
 801d7ec:	2a09      	cmp	r2, #9
 801d7ee:	d903      	bls.n	801d7f8 <_svfiprintf_r+0x1a8>
 801d7f0:	2b00      	cmp	r3, #0
 801d7f2:	d0c5      	beq.n	801d780 <_svfiprintf_r+0x130>
 801d7f4:	9105      	str	r1, [sp, #20]
 801d7f6:	e7c3      	b.n	801d780 <_svfiprintf_r+0x130>
 801d7f8:	fb0c 2101 	mla	r1, ip, r1, r2
 801d7fc:	4604      	mov	r4, r0
 801d7fe:	2301      	movs	r3, #1
 801d800:	e7f0      	b.n	801d7e4 <_svfiprintf_r+0x194>
 801d802:	ab03      	add	r3, sp, #12
 801d804:	9300      	str	r3, [sp, #0]
 801d806:	462a      	mov	r2, r5
 801d808:	4b10      	ldr	r3, [pc, #64]	; (801d84c <_svfiprintf_r+0x1fc>)
 801d80a:	a904      	add	r1, sp, #16
 801d80c:	4638      	mov	r0, r7
 801d80e:	f3af 8000 	nop.w
 801d812:	1c42      	adds	r2, r0, #1
 801d814:	4606      	mov	r6, r0
 801d816:	d1d6      	bne.n	801d7c6 <_svfiprintf_r+0x176>
 801d818:	89ab      	ldrh	r3, [r5, #12]
 801d81a:	065b      	lsls	r3, r3, #25
 801d81c:	f53f af2c 	bmi.w	801d678 <_svfiprintf_r+0x28>
 801d820:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d822:	b01d      	add	sp, #116	; 0x74
 801d824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d828:	ab03      	add	r3, sp, #12
 801d82a:	9300      	str	r3, [sp, #0]
 801d82c:	462a      	mov	r2, r5
 801d82e:	4b07      	ldr	r3, [pc, #28]	; (801d84c <_svfiprintf_r+0x1fc>)
 801d830:	a904      	add	r1, sp, #16
 801d832:	4638      	mov	r0, r7
 801d834:	f000 f87a 	bl	801d92c <_printf_i>
 801d838:	e7eb      	b.n	801d812 <_svfiprintf_r+0x1c2>
 801d83a:	bf00      	nop
 801d83c:	0801eeb8 	.word	0x0801eeb8
 801d840:	0801eebe 	.word	0x0801eebe
 801d844:	0801eec2 	.word	0x0801eec2
 801d848:	00000000 	.word	0x00000000
 801d84c:	0801d599 	.word	0x0801d599

0801d850 <_printf_common>:
 801d850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d854:	4616      	mov	r6, r2
 801d856:	4699      	mov	r9, r3
 801d858:	688a      	ldr	r2, [r1, #8]
 801d85a:	690b      	ldr	r3, [r1, #16]
 801d85c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d860:	4293      	cmp	r3, r2
 801d862:	bfb8      	it	lt
 801d864:	4613      	movlt	r3, r2
 801d866:	6033      	str	r3, [r6, #0]
 801d868:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801d86c:	4607      	mov	r7, r0
 801d86e:	460c      	mov	r4, r1
 801d870:	b10a      	cbz	r2, 801d876 <_printf_common+0x26>
 801d872:	3301      	adds	r3, #1
 801d874:	6033      	str	r3, [r6, #0]
 801d876:	6823      	ldr	r3, [r4, #0]
 801d878:	0699      	lsls	r1, r3, #26
 801d87a:	bf42      	ittt	mi
 801d87c:	6833      	ldrmi	r3, [r6, #0]
 801d87e:	3302      	addmi	r3, #2
 801d880:	6033      	strmi	r3, [r6, #0]
 801d882:	6825      	ldr	r5, [r4, #0]
 801d884:	f015 0506 	ands.w	r5, r5, #6
 801d888:	d106      	bne.n	801d898 <_printf_common+0x48>
 801d88a:	f104 0a19 	add.w	sl, r4, #25
 801d88e:	68e3      	ldr	r3, [r4, #12]
 801d890:	6832      	ldr	r2, [r6, #0]
 801d892:	1a9b      	subs	r3, r3, r2
 801d894:	42ab      	cmp	r3, r5
 801d896:	dc26      	bgt.n	801d8e6 <_printf_common+0x96>
 801d898:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801d89c:	1e13      	subs	r3, r2, #0
 801d89e:	6822      	ldr	r2, [r4, #0]
 801d8a0:	bf18      	it	ne
 801d8a2:	2301      	movne	r3, #1
 801d8a4:	0692      	lsls	r2, r2, #26
 801d8a6:	d42b      	bmi.n	801d900 <_printf_common+0xb0>
 801d8a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d8ac:	4649      	mov	r1, r9
 801d8ae:	4638      	mov	r0, r7
 801d8b0:	47c0      	blx	r8
 801d8b2:	3001      	adds	r0, #1
 801d8b4:	d01e      	beq.n	801d8f4 <_printf_common+0xa4>
 801d8b6:	6823      	ldr	r3, [r4, #0]
 801d8b8:	68e5      	ldr	r5, [r4, #12]
 801d8ba:	6832      	ldr	r2, [r6, #0]
 801d8bc:	f003 0306 	and.w	r3, r3, #6
 801d8c0:	2b04      	cmp	r3, #4
 801d8c2:	bf08      	it	eq
 801d8c4:	1aad      	subeq	r5, r5, r2
 801d8c6:	68a3      	ldr	r3, [r4, #8]
 801d8c8:	6922      	ldr	r2, [r4, #16]
 801d8ca:	bf0c      	ite	eq
 801d8cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d8d0:	2500      	movne	r5, #0
 801d8d2:	4293      	cmp	r3, r2
 801d8d4:	bfc4      	itt	gt
 801d8d6:	1a9b      	subgt	r3, r3, r2
 801d8d8:	18ed      	addgt	r5, r5, r3
 801d8da:	2600      	movs	r6, #0
 801d8dc:	341a      	adds	r4, #26
 801d8de:	42b5      	cmp	r5, r6
 801d8e0:	d11a      	bne.n	801d918 <_printf_common+0xc8>
 801d8e2:	2000      	movs	r0, #0
 801d8e4:	e008      	b.n	801d8f8 <_printf_common+0xa8>
 801d8e6:	2301      	movs	r3, #1
 801d8e8:	4652      	mov	r2, sl
 801d8ea:	4649      	mov	r1, r9
 801d8ec:	4638      	mov	r0, r7
 801d8ee:	47c0      	blx	r8
 801d8f0:	3001      	adds	r0, #1
 801d8f2:	d103      	bne.n	801d8fc <_printf_common+0xac>
 801d8f4:	f04f 30ff 	mov.w	r0, #4294967295
 801d8f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d8fc:	3501      	adds	r5, #1
 801d8fe:	e7c6      	b.n	801d88e <_printf_common+0x3e>
 801d900:	18e1      	adds	r1, r4, r3
 801d902:	1c5a      	adds	r2, r3, #1
 801d904:	2030      	movs	r0, #48	; 0x30
 801d906:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801d90a:	4422      	add	r2, r4
 801d90c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801d910:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801d914:	3302      	adds	r3, #2
 801d916:	e7c7      	b.n	801d8a8 <_printf_common+0x58>
 801d918:	2301      	movs	r3, #1
 801d91a:	4622      	mov	r2, r4
 801d91c:	4649      	mov	r1, r9
 801d91e:	4638      	mov	r0, r7
 801d920:	47c0      	blx	r8
 801d922:	3001      	adds	r0, #1
 801d924:	d0e6      	beq.n	801d8f4 <_printf_common+0xa4>
 801d926:	3601      	adds	r6, #1
 801d928:	e7d9      	b.n	801d8de <_printf_common+0x8e>
	...

0801d92c <_printf_i>:
 801d92c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d930:	7e0f      	ldrb	r7, [r1, #24]
 801d932:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801d934:	2f78      	cmp	r7, #120	; 0x78
 801d936:	4691      	mov	r9, r2
 801d938:	4680      	mov	r8, r0
 801d93a:	460c      	mov	r4, r1
 801d93c:	469a      	mov	sl, r3
 801d93e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801d942:	d807      	bhi.n	801d954 <_printf_i+0x28>
 801d944:	2f62      	cmp	r7, #98	; 0x62
 801d946:	d80a      	bhi.n	801d95e <_printf_i+0x32>
 801d948:	2f00      	cmp	r7, #0
 801d94a:	f000 80d8 	beq.w	801dafe <_printf_i+0x1d2>
 801d94e:	2f58      	cmp	r7, #88	; 0x58
 801d950:	f000 80a3 	beq.w	801da9a <_printf_i+0x16e>
 801d954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d958:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801d95c:	e03a      	b.n	801d9d4 <_printf_i+0xa8>
 801d95e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801d962:	2b15      	cmp	r3, #21
 801d964:	d8f6      	bhi.n	801d954 <_printf_i+0x28>
 801d966:	a101      	add	r1, pc, #4	; (adr r1, 801d96c <_printf_i+0x40>)
 801d968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d96c:	0801d9c5 	.word	0x0801d9c5
 801d970:	0801d9d9 	.word	0x0801d9d9
 801d974:	0801d955 	.word	0x0801d955
 801d978:	0801d955 	.word	0x0801d955
 801d97c:	0801d955 	.word	0x0801d955
 801d980:	0801d955 	.word	0x0801d955
 801d984:	0801d9d9 	.word	0x0801d9d9
 801d988:	0801d955 	.word	0x0801d955
 801d98c:	0801d955 	.word	0x0801d955
 801d990:	0801d955 	.word	0x0801d955
 801d994:	0801d955 	.word	0x0801d955
 801d998:	0801dae5 	.word	0x0801dae5
 801d99c:	0801da09 	.word	0x0801da09
 801d9a0:	0801dac7 	.word	0x0801dac7
 801d9a4:	0801d955 	.word	0x0801d955
 801d9a8:	0801d955 	.word	0x0801d955
 801d9ac:	0801db07 	.word	0x0801db07
 801d9b0:	0801d955 	.word	0x0801d955
 801d9b4:	0801da09 	.word	0x0801da09
 801d9b8:	0801d955 	.word	0x0801d955
 801d9bc:	0801d955 	.word	0x0801d955
 801d9c0:	0801dacf 	.word	0x0801dacf
 801d9c4:	682b      	ldr	r3, [r5, #0]
 801d9c6:	1d1a      	adds	r2, r3, #4
 801d9c8:	681b      	ldr	r3, [r3, #0]
 801d9ca:	602a      	str	r2, [r5, #0]
 801d9cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d9d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d9d4:	2301      	movs	r3, #1
 801d9d6:	e0a3      	b.n	801db20 <_printf_i+0x1f4>
 801d9d8:	6820      	ldr	r0, [r4, #0]
 801d9da:	6829      	ldr	r1, [r5, #0]
 801d9dc:	0606      	lsls	r6, r0, #24
 801d9de:	f101 0304 	add.w	r3, r1, #4
 801d9e2:	d50a      	bpl.n	801d9fa <_printf_i+0xce>
 801d9e4:	680e      	ldr	r6, [r1, #0]
 801d9e6:	602b      	str	r3, [r5, #0]
 801d9e8:	2e00      	cmp	r6, #0
 801d9ea:	da03      	bge.n	801d9f4 <_printf_i+0xc8>
 801d9ec:	232d      	movs	r3, #45	; 0x2d
 801d9ee:	4276      	negs	r6, r6
 801d9f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d9f4:	485e      	ldr	r0, [pc, #376]	; (801db70 <_printf_i+0x244>)
 801d9f6:	230a      	movs	r3, #10
 801d9f8:	e019      	b.n	801da2e <_printf_i+0x102>
 801d9fa:	680e      	ldr	r6, [r1, #0]
 801d9fc:	602b      	str	r3, [r5, #0]
 801d9fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 801da02:	bf18      	it	ne
 801da04:	b236      	sxthne	r6, r6
 801da06:	e7ef      	b.n	801d9e8 <_printf_i+0xbc>
 801da08:	682b      	ldr	r3, [r5, #0]
 801da0a:	6820      	ldr	r0, [r4, #0]
 801da0c:	1d19      	adds	r1, r3, #4
 801da0e:	6029      	str	r1, [r5, #0]
 801da10:	0601      	lsls	r1, r0, #24
 801da12:	d501      	bpl.n	801da18 <_printf_i+0xec>
 801da14:	681e      	ldr	r6, [r3, #0]
 801da16:	e002      	b.n	801da1e <_printf_i+0xf2>
 801da18:	0646      	lsls	r6, r0, #25
 801da1a:	d5fb      	bpl.n	801da14 <_printf_i+0xe8>
 801da1c:	881e      	ldrh	r6, [r3, #0]
 801da1e:	4854      	ldr	r0, [pc, #336]	; (801db70 <_printf_i+0x244>)
 801da20:	2f6f      	cmp	r7, #111	; 0x6f
 801da22:	bf0c      	ite	eq
 801da24:	2308      	moveq	r3, #8
 801da26:	230a      	movne	r3, #10
 801da28:	2100      	movs	r1, #0
 801da2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801da2e:	6865      	ldr	r5, [r4, #4]
 801da30:	60a5      	str	r5, [r4, #8]
 801da32:	2d00      	cmp	r5, #0
 801da34:	bfa2      	ittt	ge
 801da36:	6821      	ldrge	r1, [r4, #0]
 801da38:	f021 0104 	bicge.w	r1, r1, #4
 801da3c:	6021      	strge	r1, [r4, #0]
 801da3e:	b90e      	cbnz	r6, 801da44 <_printf_i+0x118>
 801da40:	2d00      	cmp	r5, #0
 801da42:	d04d      	beq.n	801dae0 <_printf_i+0x1b4>
 801da44:	4615      	mov	r5, r2
 801da46:	fbb6 f1f3 	udiv	r1, r6, r3
 801da4a:	fb03 6711 	mls	r7, r3, r1, r6
 801da4e:	5dc7      	ldrb	r7, [r0, r7]
 801da50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801da54:	4637      	mov	r7, r6
 801da56:	42bb      	cmp	r3, r7
 801da58:	460e      	mov	r6, r1
 801da5a:	d9f4      	bls.n	801da46 <_printf_i+0x11a>
 801da5c:	2b08      	cmp	r3, #8
 801da5e:	d10b      	bne.n	801da78 <_printf_i+0x14c>
 801da60:	6823      	ldr	r3, [r4, #0]
 801da62:	07de      	lsls	r6, r3, #31
 801da64:	d508      	bpl.n	801da78 <_printf_i+0x14c>
 801da66:	6923      	ldr	r3, [r4, #16]
 801da68:	6861      	ldr	r1, [r4, #4]
 801da6a:	4299      	cmp	r1, r3
 801da6c:	bfde      	ittt	le
 801da6e:	2330      	movle	r3, #48	; 0x30
 801da70:	f805 3c01 	strble.w	r3, [r5, #-1]
 801da74:	f105 35ff 	addle.w	r5, r5, #4294967295
 801da78:	1b52      	subs	r2, r2, r5
 801da7a:	6122      	str	r2, [r4, #16]
 801da7c:	f8cd a000 	str.w	sl, [sp]
 801da80:	464b      	mov	r3, r9
 801da82:	aa03      	add	r2, sp, #12
 801da84:	4621      	mov	r1, r4
 801da86:	4640      	mov	r0, r8
 801da88:	f7ff fee2 	bl	801d850 <_printf_common>
 801da8c:	3001      	adds	r0, #1
 801da8e:	d14c      	bne.n	801db2a <_printf_i+0x1fe>
 801da90:	f04f 30ff 	mov.w	r0, #4294967295
 801da94:	b004      	add	sp, #16
 801da96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801da9a:	4835      	ldr	r0, [pc, #212]	; (801db70 <_printf_i+0x244>)
 801da9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801daa0:	6829      	ldr	r1, [r5, #0]
 801daa2:	6823      	ldr	r3, [r4, #0]
 801daa4:	f851 6b04 	ldr.w	r6, [r1], #4
 801daa8:	6029      	str	r1, [r5, #0]
 801daaa:	061d      	lsls	r5, r3, #24
 801daac:	d514      	bpl.n	801dad8 <_printf_i+0x1ac>
 801daae:	07df      	lsls	r7, r3, #31
 801dab0:	bf44      	itt	mi
 801dab2:	f043 0320 	orrmi.w	r3, r3, #32
 801dab6:	6023      	strmi	r3, [r4, #0]
 801dab8:	b91e      	cbnz	r6, 801dac2 <_printf_i+0x196>
 801daba:	6823      	ldr	r3, [r4, #0]
 801dabc:	f023 0320 	bic.w	r3, r3, #32
 801dac0:	6023      	str	r3, [r4, #0]
 801dac2:	2310      	movs	r3, #16
 801dac4:	e7b0      	b.n	801da28 <_printf_i+0xfc>
 801dac6:	6823      	ldr	r3, [r4, #0]
 801dac8:	f043 0320 	orr.w	r3, r3, #32
 801dacc:	6023      	str	r3, [r4, #0]
 801dace:	2378      	movs	r3, #120	; 0x78
 801dad0:	4828      	ldr	r0, [pc, #160]	; (801db74 <_printf_i+0x248>)
 801dad2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801dad6:	e7e3      	b.n	801daa0 <_printf_i+0x174>
 801dad8:	0659      	lsls	r1, r3, #25
 801dada:	bf48      	it	mi
 801dadc:	b2b6      	uxthmi	r6, r6
 801dade:	e7e6      	b.n	801daae <_printf_i+0x182>
 801dae0:	4615      	mov	r5, r2
 801dae2:	e7bb      	b.n	801da5c <_printf_i+0x130>
 801dae4:	682b      	ldr	r3, [r5, #0]
 801dae6:	6826      	ldr	r6, [r4, #0]
 801dae8:	6961      	ldr	r1, [r4, #20]
 801daea:	1d18      	adds	r0, r3, #4
 801daec:	6028      	str	r0, [r5, #0]
 801daee:	0635      	lsls	r5, r6, #24
 801daf0:	681b      	ldr	r3, [r3, #0]
 801daf2:	d501      	bpl.n	801daf8 <_printf_i+0x1cc>
 801daf4:	6019      	str	r1, [r3, #0]
 801daf6:	e002      	b.n	801dafe <_printf_i+0x1d2>
 801daf8:	0670      	lsls	r0, r6, #25
 801dafa:	d5fb      	bpl.n	801daf4 <_printf_i+0x1c8>
 801dafc:	8019      	strh	r1, [r3, #0]
 801dafe:	2300      	movs	r3, #0
 801db00:	6123      	str	r3, [r4, #16]
 801db02:	4615      	mov	r5, r2
 801db04:	e7ba      	b.n	801da7c <_printf_i+0x150>
 801db06:	682b      	ldr	r3, [r5, #0]
 801db08:	1d1a      	adds	r2, r3, #4
 801db0a:	602a      	str	r2, [r5, #0]
 801db0c:	681d      	ldr	r5, [r3, #0]
 801db0e:	6862      	ldr	r2, [r4, #4]
 801db10:	2100      	movs	r1, #0
 801db12:	4628      	mov	r0, r5
 801db14:	f7e2 fb3c 	bl	8000190 <memchr>
 801db18:	b108      	cbz	r0, 801db1e <_printf_i+0x1f2>
 801db1a:	1b40      	subs	r0, r0, r5
 801db1c:	6060      	str	r0, [r4, #4]
 801db1e:	6863      	ldr	r3, [r4, #4]
 801db20:	6123      	str	r3, [r4, #16]
 801db22:	2300      	movs	r3, #0
 801db24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801db28:	e7a8      	b.n	801da7c <_printf_i+0x150>
 801db2a:	6923      	ldr	r3, [r4, #16]
 801db2c:	462a      	mov	r2, r5
 801db2e:	4649      	mov	r1, r9
 801db30:	4640      	mov	r0, r8
 801db32:	47d0      	blx	sl
 801db34:	3001      	adds	r0, #1
 801db36:	d0ab      	beq.n	801da90 <_printf_i+0x164>
 801db38:	6823      	ldr	r3, [r4, #0]
 801db3a:	079b      	lsls	r3, r3, #30
 801db3c:	d413      	bmi.n	801db66 <_printf_i+0x23a>
 801db3e:	68e0      	ldr	r0, [r4, #12]
 801db40:	9b03      	ldr	r3, [sp, #12]
 801db42:	4298      	cmp	r0, r3
 801db44:	bfb8      	it	lt
 801db46:	4618      	movlt	r0, r3
 801db48:	e7a4      	b.n	801da94 <_printf_i+0x168>
 801db4a:	2301      	movs	r3, #1
 801db4c:	4632      	mov	r2, r6
 801db4e:	4649      	mov	r1, r9
 801db50:	4640      	mov	r0, r8
 801db52:	47d0      	blx	sl
 801db54:	3001      	adds	r0, #1
 801db56:	d09b      	beq.n	801da90 <_printf_i+0x164>
 801db58:	3501      	adds	r5, #1
 801db5a:	68e3      	ldr	r3, [r4, #12]
 801db5c:	9903      	ldr	r1, [sp, #12]
 801db5e:	1a5b      	subs	r3, r3, r1
 801db60:	42ab      	cmp	r3, r5
 801db62:	dcf2      	bgt.n	801db4a <_printf_i+0x21e>
 801db64:	e7eb      	b.n	801db3e <_printf_i+0x212>
 801db66:	2500      	movs	r5, #0
 801db68:	f104 0619 	add.w	r6, r4, #25
 801db6c:	e7f5      	b.n	801db5a <_printf_i+0x22e>
 801db6e:	bf00      	nop
 801db70:	0801eec9 	.word	0x0801eec9
 801db74:	0801eeda 	.word	0x0801eeda

0801db78 <memcpy>:
 801db78:	440a      	add	r2, r1
 801db7a:	4291      	cmp	r1, r2
 801db7c:	f100 33ff 	add.w	r3, r0, #4294967295
 801db80:	d100      	bne.n	801db84 <memcpy+0xc>
 801db82:	4770      	bx	lr
 801db84:	b510      	push	{r4, lr}
 801db86:	f811 4b01 	ldrb.w	r4, [r1], #1
 801db8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801db8e:	4291      	cmp	r1, r2
 801db90:	d1f9      	bne.n	801db86 <memcpy+0xe>
 801db92:	bd10      	pop	{r4, pc}

0801db94 <memmove>:
 801db94:	4288      	cmp	r0, r1
 801db96:	b510      	push	{r4, lr}
 801db98:	eb01 0402 	add.w	r4, r1, r2
 801db9c:	d902      	bls.n	801dba4 <memmove+0x10>
 801db9e:	4284      	cmp	r4, r0
 801dba0:	4623      	mov	r3, r4
 801dba2:	d807      	bhi.n	801dbb4 <memmove+0x20>
 801dba4:	1e43      	subs	r3, r0, #1
 801dba6:	42a1      	cmp	r1, r4
 801dba8:	d008      	beq.n	801dbbc <memmove+0x28>
 801dbaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dbae:	f803 2f01 	strb.w	r2, [r3, #1]!
 801dbb2:	e7f8      	b.n	801dba6 <memmove+0x12>
 801dbb4:	4402      	add	r2, r0
 801dbb6:	4601      	mov	r1, r0
 801dbb8:	428a      	cmp	r2, r1
 801dbba:	d100      	bne.n	801dbbe <memmove+0x2a>
 801dbbc:	bd10      	pop	{r4, pc}
 801dbbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801dbc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801dbc6:	e7f7      	b.n	801dbb8 <memmove+0x24>

0801dbc8 <_free_r>:
 801dbc8:	b538      	push	{r3, r4, r5, lr}
 801dbca:	4605      	mov	r5, r0
 801dbcc:	2900      	cmp	r1, #0
 801dbce:	d041      	beq.n	801dc54 <_free_r+0x8c>
 801dbd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801dbd4:	1f0c      	subs	r4, r1, #4
 801dbd6:	2b00      	cmp	r3, #0
 801dbd8:	bfb8      	it	lt
 801dbda:	18e4      	addlt	r4, r4, r3
 801dbdc:	f000 f912 	bl	801de04 <__malloc_lock>
 801dbe0:	4a1d      	ldr	r2, [pc, #116]	; (801dc58 <_free_r+0x90>)
 801dbe2:	6813      	ldr	r3, [r2, #0]
 801dbe4:	b933      	cbnz	r3, 801dbf4 <_free_r+0x2c>
 801dbe6:	6063      	str	r3, [r4, #4]
 801dbe8:	6014      	str	r4, [r2, #0]
 801dbea:	4628      	mov	r0, r5
 801dbec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801dbf0:	f000 b90e 	b.w	801de10 <__malloc_unlock>
 801dbf4:	42a3      	cmp	r3, r4
 801dbf6:	d908      	bls.n	801dc0a <_free_r+0x42>
 801dbf8:	6820      	ldr	r0, [r4, #0]
 801dbfa:	1821      	adds	r1, r4, r0
 801dbfc:	428b      	cmp	r3, r1
 801dbfe:	bf01      	itttt	eq
 801dc00:	6819      	ldreq	r1, [r3, #0]
 801dc02:	685b      	ldreq	r3, [r3, #4]
 801dc04:	1809      	addeq	r1, r1, r0
 801dc06:	6021      	streq	r1, [r4, #0]
 801dc08:	e7ed      	b.n	801dbe6 <_free_r+0x1e>
 801dc0a:	461a      	mov	r2, r3
 801dc0c:	685b      	ldr	r3, [r3, #4]
 801dc0e:	b10b      	cbz	r3, 801dc14 <_free_r+0x4c>
 801dc10:	42a3      	cmp	r3, r4
 801dc12:	d9fa      	bls.n	801dc0a <_free_r+0x42>
 801dc14:	6811      	ldr	r1, [r2, #0]
 801dc16:	1850      	adds	r0, r2, r1
 801dc18:	42a0      	cmp	r0, r4
 801dc1a:	d10b      	bne.n	801dc34 <_free_r+0x6c>
 801dc1c:	6820      	ldr	r0, [r4, #0]
 801dc1e:	4401      	add	r1, r0
 801dc20:	1850      	adds	r0, r2, r1
 801dc22:	4283      	cmp	r3, r0
 801dc24:	6011      	str	r1, [r2, #0]
 801dc26:	d1e0      	bne.n	801dbea <_free_r+0x22>
 801dc28:	6818      	ldr	r0, [r3, #0]
 801dc2a:	685b      	ldr	r3, [r3, #4]
 801dc2c:	6053      	str	r3, [r2, #4]
 801dc2e:	4401      	add	r1, r0
 801dc30:	6011      	str	r1, [r2, #0]
 801dc32:	e7da      	b.n	801dbea <_free_r+0x22>
 801dc34:	d902      	bls.n	801dc3c <_free_r+0x74>
 801dc36:	230c      	movs	r3, #12
 801dc38:	602b      	str	r3, [r5, #0]
 801dc3a:	e7d6      	b.n	801dbea <_free_r+0x22>
 801dc3c:	6820      	ldr	r0, [r4, #0]
 801dc3e:	1821      	adds	r1, r4, r0
 801dc40:	428b      	cmp	r3, r1
 801dc42:	bf04      	itt	eq
 801dc44:	6819      	ldreq	r1, [r3, #0]
 801dc46:	685b      	ldreq	r3, [r3, #4]
 801dc48:	6063      	str	r3, [r4, #4]
 801dc4a:	bf04      	itt	eq
 801dc4c:	1809      	addeq	r1, r1, r0
 801dc4e:	6021      	streq	r1, [r4, #0]
 801dc50:	6054      	str	r4, [r2, #4]
 801dc52:	e7ca      	b.n	801dbea <_free_r+0x22>
 801dc54:	bd38      	pop	{r3, r4, r5, pc}
 801dc56:	bf00      	nop
 801dc58:	20002284 	.word	0x20002284

0801dc5c <sbrk_aligned>:
 801dc5c:	b570      	push	{r4, r5, r6, lr}
 801dc5e:	4e0e      	ldr	r6, [pc, #56]	; (801dc98 <sbrk_aligned+0x3c>)
 801dc60:	460c      	mov	r4, r1
 801dc62:	6831      	ldr	r1, [r6, #0]
 801dc64:	4605      	mov	r5, r0
 801dc66:	b911      	cbnz	r1, 801dc6e <sbrk_aligned+0x12>
 801dc68:	f000 f8bc 	bl	801dde4 <_sbrk_r>
 801dc6c:	6030      	str	r0, [r6, #0]
 801dc6e:	4621      	mov	r1, r4
 801dc70:	4628      	mov	r0, r5
 801dc72:	f000 f8b7 	bl	801dde4 <_sbrk_r>
 801dc76:	1c43      	adds	r3, r0, #1
 801dc78:	d00a      	beq.n	801dc90 <sbrk_aligned+0x34>
 801dc7a:	1cc4      	adds	r4, r0, #3
 801dc7c:	f024 0403 	bic.w	r4, r4, #3
 801dc80:	42a0      	cmp	r0, r4
 801dc82:	d007      	beq.n	801dc94 <sbrk_aligned+0x38>
 801dc84:	1a21      	subs	r1, r4, r0
 801dc86:	4628      	mov	r0, r5
 801dc88:	f000 f8ac 	bl	801dde4 <_sbrk_r>
 801dc8c:	3001      	adds	r0, #1
 801dc8e:	d101      	bne.n	801dc94 <sbrk_aligned+0x38>
 801dc90:	f04f 34ff 	mov.w	r4, #4294967295
 801dc94:	4620      	mov	r0, r4
 801dc96:	bd70      	pop	{r4, r5, r6, pc}
 801dc98:	20002288 	.word	0x20002288

0801dc9c <_malloc_r>:
 801dc9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dca0:	1ccd      	adds	r5, r1, #3
 801dca2:	f025 0503 	bic.w	r5, r5, #3
 801dca6:	3508      	adds	r5, #8
 801dca8:	2d0c      	cmp	r5, #12
 801dcaa:	bf38      	it	cc
 801dcac:	250c      	movcc	r5, #12
 801dcae:	2d00      	cmp	r5, #0
 801dcb0:	4607      	mov	r7, r0
 801dcb2:	db01      	blt.n	801dcb8 <_malloc_r+0x1c>
 801dcb4:	42a9      	cmp	r1, r5
 801dcb6:	d905      	bls.n	801dcc4 <_malloc_r+0x28>
 801dcb8:	230c      	movs	r3, #12
 801dcba:	603b      	str	r3, [r7, #0]
 801dcbc:	2600      	movs	r6, #0
 801dcbe:	4630      	mov	r0, r6
 801dcc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dcc4:	4e2e      	ldr	r6, [pc, #184]	; (801dd80 <_malloc_r+0xe4>)
 801dcc6:	f000 f89d 	bl	801de04 <__malloc_lock>
 801dcca:	6833      	ldr	r3, [r6, #0]
 801dccc:	461c      	mov	r4, r3
 801dcce:	bb34      	cbnz	r4, 801dd1e <_malloc_r+0x82>
 801dcd0:	4629      	mov	r1, r5
 801dcd2:	4638      	mov	r0, r7
 801dcd4:	f7ff ffc2 	bl	801dc5c <sbrk_aligned>
 801dcd8:	1c43      	adds	r3, r0, #1
 801dcda:	4604      	mov	r4, r0
 801dcdc:	d14d      	bne.n	801dd7a <_malloc_r+0xde>
 801dcde:	6834      	ldr	r4, [r6, #0]
 801dce0:	4626      	mov	r6, r4
 801dce2:	2e00      	cmp	r6, #0
 801dce4:	d140      	bne.n	801dd68 <_malloc_r+0xcc>
 801dce6:	6823      	ldr	r3, [r4, #0]
 801dce8:	4631      	mov	r1, r6
 801dcea:	4638      	mov	r0, r7
 801dcec:	eb04 0803 	add.w	r8, r4, r3
 801dcf0:	f000 f878 	bl	801dde4 <_sbrk_r>
 801dcf4:	4580      	cmp	r8, r0
 801dcf6:	d13a      	bne.n	801dd6e <_malloc_r+0xd2>
 801dcf8:	6821      	ldr	r1, [r4, #0]
 801dcfa:	3503      	adds	r5, #3
 801dcfc:	1a6d      	subs	r5, r5, r1
 801dcfe:	f025 0503 	bic.w	r5, r5, #3
 801dd02:	3508      	adds	r5, #8
 801dd04:	2d0c      	cmp	r5, #12
 801dd06:	bf38      	it	cc
 801dd08:	250c      	movcc	r5, #12
 801dd0a:	4629      	mov	r1, r5
 801dd0c:	4638      	mov	r0, r7
 801dd0e:	f7ff ffa5 	bl	801dc5c <sbrk_aligned>
 801dd12:	3001      	adds	r0, #1
 801dd14:	d02b      	beq.n	801dd6e <_malloc_r+0xd2>
 801dd16:	6823      	ldr	r3, [r4, #0]
 801dd18:	442b      	add	r3, r5
 801dd1a:	6023      	str	r3, [r4, #0]
 801dd1c:	e00e      	b.n	801dd3c <_malloc_r+0xa0>
 801dd1e:	6822      	ldr	r2, [r4, #0]
 801dd20:	1b52      	subs	r2, r2, r5
 801dd22:	d41e      	bmi.n	801dd62 <_malloc_r+0xc6>
 801dd24:	2a0b      	cmp	r2, #11
 801dd26:	d916      	bls.n	801dd56 <_malloc_r+0xba>
 801dd28:	1961      	adds	r1, r4, r5
 801dd2a:	42a3      	cmp	r3, r4
 801dd2c:	6025      	str	r5, [r4, #0]
 801dd2e:	bf18      	it	ne
 801dd30:	6059      	strne	r1, [r3, #4]
 801dd32:	6863      	ldr	r3, [r4, #4]
 801dd34:	bf08      	it	eq
 801dd36:	6031      	streq	r1, [r6, #0]
 801dd38:	5162      	str	r2, [r4, r5]
 801dd3a:	604b      	str	r3, [r1, #4]
 801dd3c:	4638      	mov	r0, r7
 801dd3e:	f104 060b 	add.w	r6, r4, #11
 801dd42:	f000 f865 	bl	801de10 <__malloc_unlock>
 801dd46:	f026 0607 	bic.w	r6, r6, #7
 801dd4a:	1d23      	adds	r3, r4, #4
 801dd4c:	1af2      	subs	r2, r6, r3
 801dd4e:	d0b6      	beq.n	801dcbe <_malloc_r+0x22>
 801dd50:	1b9b      	subs	r3, r3, r6
 801dd52:	50a3      	str	r3, [r4, r2]
 801dd54:	e7b3      	b.n	801dcbe <_malloc_r+0x22>
 801dd56:	6862      	ldr	r2, [r4, #4]
 801dd58:	42a3      	cmp	r3, r4
 801dd5a:	bf0c      	ite	eq
 801dd5c:	6032      	streq	r2, [r6, #0]
 801dd5e:	605a      	strne	r2, [r3, #4]
 801dd60:	e7ec      	b.n	801dd3c <_malloc_r+0xa0>
 801dd62:	4623      	mov	r3, r4
 801dd64:	6864      	ldr	r4, [r4, #4]
 801dd66:	e7b2      	b.n	801dcce <_malloc_r+0x32>
 801dd68:	4634      	mov	r4, r6
 801dd6a:	6876      	ldr	r6, [r6, #4]
 801dd6c:	e7b9      	b.n	801dce2 <_malloc_r+0x46>
 801dd6e:	230c      	movs	r3, #12
 801dd70:	603b      	str	r3, [r7, #0]
 801dd72:	4638      	mov	r0, r7
 801dd74:	f000 f84c 	bl	801de10 <__malloc_unlock>
 801dd78:	e7a1      	b.n	801dcbe <_malloc_r+0x22>
 801dd7a:	6025      	str	r5, [r4, #0]
 801dd7c:	e7de      	b.n	801dd3c <_malloc_r+0xa0>
 801dd7e:	bf00      	nop
 801dd80:	20002284 	.word	0x20002284

0801dd84 <_realloc_r>:
 801dd84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dd88:	4680      	mov	r8, r0
 801dd8a:	4614      	mov	r4, r2
 801dd8c:	460e      	mov	r6, r1
 801dd8e:	b921      	cbnz	r1, 801dd9a <_realloc_r+0x16>
 801dd90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801dd94:	4611      	mov	r1, r2
 801dd96:	f7ff bf81 	b.w	801dc9c <_malloc_r>
 801dd9a:	b92a      	cbnz	r2, 801dda8 <_realloc_r+0x24>
 801dd9c:	f7ff ff14 	bl	801dbc8 <_free_r>
 801dda0:	4625      	mov	r5, r4
 801dda2:	4628      	mov	r0, r5
 801dda4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dda8:	f000 f838 	bl	801de1c <_malloc_usable_size_r>
 801ddac:	4284      	cmp	r4, r0
 801ddae:	4607      	mov	r7, r0
 801ddb0:	d802      	bhi.n	801ddb8 <_realloc_r+0x34>
 801ddb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ddb6:	d812      	bhi.n	801ddde <_realloc_r+0x5a>
 801ddb8:	4621      	mov	r1, r4
 801ddba:	4640      	mov	r0, r8
 801ddbc:	f7ff ff6e 	bl	801dc9c <_malloc_r>
 801ddc0:	4605      	mov	r5, r0
 801ddc2:	2800      	cmp	r0, #0
 801ddc4:	d0ed      	beq.n	801dda2 <_realloc_r+0x1e>
 801ddc6:	42bc      	cmp	r4, r7
 801ddc8:	4622      	mov	r2, r4
 801ddca:	4631      	mov	r1, r6
 801ddcc:	bf28      	it	cs
 801ddce:	463a      	movcs	r2, r7
 801ddd0:	f7ff fed2 	bl	801db78 <memcpy>
 801ddd4:	4631      	mov	r1, r6
 801ddd6:	4640      	mov	r0, r8
 801ddd8:	f7ff fef6 	bl	801dbc8 <_free_r>
 801dddc:	e7e1      	b.n	801dda2 <_realloc_r+0x1e>
 801ddde:	4635      	mov	r5, r6
 801dde0:	e7df      	b.n	801dda2 <_realloc_r+0x1e>
	...

0801dde4 <_sbrk_r>:
 801dde4:	b538      	push	{r3, r4, r5, lr}
 801dde6:	4d06      	ldr	r5, [pc, #24]	; (801de00 <_sbrk_r+0x1c>)
 801dde8:	2300      	movs	r3, #0
 801ddea:	4604      	mov	r4, r0
 801ddec:	4608      	mov	r0, r1
 801ddee:	602b      	str	r3, [r5, #0]
 801ddf0:	f7e4 f88a 	bl	8001f08 <_sbrk>
 801ddf4:	1c43      	adds	r3, r0, #1
 801ddf6:	d102      	bne.n	801ddfe <_sbrk_r+0x1a>
 801ddf8:	682b      	ldr	r3, [r5, #0]
 801ddfa:	b103      	cbz	r3, 801ddfe <_sbrk_r+0x1a>
 801ddfc:	6023      	str	r3, [r4, #0]
 801ddfe:	bd38      	pop	{r3, r4, r5, pc}
 801de00:	2000228c 	.word	0x2000228c

0801de04 <__malloc_lock>:
 801de04:	4801      	ldr	r0, [pc, #4]	; (801de0c <__malloc_lock+0x8>)
 801de06:	f000 b811 	b.w	801de2c <__retarget_lock_acquire_recursive>
 801de0a:	bf00      	nop
 801de0c:	20002290 	.word	0x20002290

0801de10 <__malloc_unlock>:
 801de10:	4801      	ldr	r0, [pc, #4]	; (801de18 <__malloc_unlock+0x8>)
 801de12:	f000 b80c 	b.w	801de2e <__retarget_lock_release_recursive>
 801de16:	bf00      	nop
 801de18:	20002290 	.word	0x20002290

0801de1c <_malloc_usable_size_r>:
 801de1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801de20:	1f18      	subs	r0, r3, #4
 801de22:	2b00      	cmp	r3, #0
 801de24:	bfbc      	itt	lt
 801de26:	580b      	ldrlt	r3, [r1, r0]
 801de28:	18c0      	addlt	r0, r0, r3
 801de2a:	4770      	bx	lr

0801de2c <__retarget_lock_acquire_recursive>:
 801de2c:	4770      	bx	lr

0801de2e <__retarget_lock_release_recursive>:
 801de2e:	4770      	bx	lr

0801de30 <floor>:
 801de30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801de34:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801de38:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801de3c:	2e13      	cmp	r6, #19
 801de3e:	4602      	mov	r2, r0
 801de40:	460b      	mov	r3, r1
 801de42:	4607      	mov	r7, r0
 801de44:	460c      	mov	r4, r1
 801de46:	4605      	mov	r5, r0
 801de48:	dc33      	bgt.n	801deb2 <floor+0x82>
 801de4a:	2e00      	cmp	r6, #0
 801de4c:	da14      	bge.n	801de78 <floor+0x48>
 801de4e:	a334      	add	r3, pc, #208	; (adr r3, 801df20 <floor+0xf0>)
 801de50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de54:	f7e2 f9f2 	bl	800023c <__adddf3>
 801de58:	2200      	movs	r2, #0
 801de5a:	2300      	movs	r3, #0
 801de5c:	f7e2 fc22 	bl	80006a4 <__aeabi_dcmpgt>
 801de60:	b138      	cbz	r0, 801de72 <floor+0x42>
 801de62:	2c00      	cmp	r4, #0
 801de64:	da58      	bge.n	801df18 <floor+0xe8>
 801de66:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801de6a:	431d      	orrs	r5, r3
 801de6c:	d001      	beq.n	801de72 <floor+0x42>
 801de6e:	4c2e      	ldr	r4, [pc, #184]	; (801df28 <floor+0xf8>)
 801de70:	2500      	movs	r5, #0
 801de72:	4623      	mov	r3, r4
 801de74:	462f      	mov	r7, r5
 801de76:	e025      	b.n	801dec4 <floor+0x94>
 801de78:	4a2c      	ldr	r2, [pc, #176]	; (801df2c <floor+0xfc>)
 801de7a:	fa42 f806 	asr.w	r8, r2, r6
 801de7e:	ea01 0208 	and.w	r2, r1, r8
 801de82:	4302      	orrs	r2, r0
 801de84:	d01e      	beq.n	801dec4 <floor+0x94>
 801de86:	a326      	add	r3, pc, #152	; (adr r3, 801df20 <floor+0xf0>)
 801de88:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de8c:	f7e2 f9d6 	bl	800023c <__adddf3>
 801de90:	2200      	movs	r2, #0
 801de92:	2300      	movs	r3, #0
 801de94:	f7e2 fc06 	bl	80006a4 <__aeabi_dcmpgt>
 801de98:	2800      	cmp	r0, #0
 801de9a:	d0ea      	beq.n	801de72 <floor+0x42>
 801de9c:	2c00      	cmp	r4, #0
 801de9e:	bfbe      	ittt	lt
 801dea0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801dea4:	fa43 f606 	asrlt.w	r6, r3, r6
 801dea8:	19a4      	addlt	r4, r4, r6
 801deaa:	ea24 0408 	bic.w	r4, r4, r8
 801deae:	2500      	movs	r5, #0
 801deb0:	e7df      	b.n	801de72 <floor+0x42>
 801deb2:	2e33      	cmp	r6, #51	; 0x33
 801deb4:	dd0a      	ble.n	801decc <floor+0x9c>
 801deb6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801deba:	d103      	bne.n	801dec4 <floor+0x94>
 801debc:	f7e2 f9be 	bl	800023c <__adddf3>
 801dec0:	4607      	mov	r7, r0
 801dec2:	460b      	mov	r3, r1
 801dec4:	4638      	mov	r0, r7
 801dec6:	4619      	mov	r1, r3
 801dec8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801decc:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801ded0:	f04f 32ff 	mov.w	r2, #4294967295
 801ded4:	fa22 f808 	lsr.w	r8, r2, r8
 801ded8:	ea18 0f00 	tst.w	r8, r0
 801dedc:	d0f2      	beq.n	801dec4 <floor+0x94>
 801dede:	a310      	add	r3, pc, #64	; (adr r3, 801df20 <floor+0xf0>)
 801dee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dee4:	f7e2 f9aa 	bl	800023c <__adddf3>
 801dee8:	2200      	movs	r2, #0
 801deea:	2300      	movs	r3, #0
 801deec:	f7e2 fbda 	bl	80006a4 <__aeabi_dcmpgt>
 801def0:	2800      	cmp	r0, #0
 801def2:	d0be      	beq.n	801de72 <floor+0x42>
 801def4:	2c00      	cmp	r4, #0
 801def6:	da02      	bge.n	801defe <floor+0xce>
 801def8:	2e14      	cmp	r6, #20
 801defa:	d103      	bne.n	801df04 <floor+0xd4>
 801defc:	3401      	adds	r4, #1
 801defe:	ea25 0508 	bic.w	r5, r5, r8
 801df02:	e7b6      	b.n	801de72 <floor+0x42>
 801df04:	2301      	movs	r3, #1
 801df06:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801df0a:	fa03 f606 	lsl.w	r6, r3, r6
 801df0e:	4435      	add	r5, r6
 801df10:	42bd      	cmp	r5, r7
 801df12:	bf38      	it	cc
 801df14:	18e4      	addcc	r4, r4, r3
 801df16:	e7f2      	b.n	801defe <floor+0xce>
 801df18:	2500      	movs	r5, #0
 801df1a:	462c      	mov	r4, r5
 801df1c:	e7a9      	b.n	801de72 <floor+0x42>
 801df1e:	bf00      	nop
 801df20:	8800759c 	.word	0x8800759c
 801df24:	7e37e43c 	.word	0x7e37e43c
 801df28:	bff00000 	.word	0xbff00000
 801df2c:	000fffff 	.word	0x000fffff

0801df30 <_init>:
 801df30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801df32:	bf00      	nop
 801df34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801df36:	bc08      	pop	{r3}
 801df38:	469e      	mov	lr, r3
 801df3a:	4770      	bx	lr

0801df3c <_fini>:
 801df3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801df3e:	bf00      	nop
 801df40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801df42:	bc08      	pop	{r3}
 801df44:	469e      	mov	lr, r3
 801df46:	4770      	bx	lr
