INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:38:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 buffer10/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.485ns period=6.970ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.485ns period=6.970ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.970ns  (clk rise@6.970ns - clk rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.796ns (24.442%)  route 5.552ns (75.558%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.453 - 6.970 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1514, unset)         0.508     0.508    buffer10/clk
                         FDRE                                         r  buffer10/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer10/outs_reg[2]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer11/control/Q[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.273 f  buffer11/control/weight_loadAddr[2]_INST_0_i_1/O
                         net (fo=5, unplaced)         0.405     1.678    cmpi0/buffer11_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.721 r  cmpi0/memEnd_valid_i_65/O
                         net (fo=1, unplaced)         0.459     2.180    cmpi0/memEnd_valid_i_65_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.425 r  cmpi0/memEnd_valid_reg_i_38/CO[3]
                         net (fo=1, unplaced)         0.007     2.432    cmpi0/memEnd_valid_reg_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.482 r  cmpi0/memEnd_valid_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.482    cmpi0/memEnd_valid_reg_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.532 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.532    cmpi0/memEnd_valid_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.582 f  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=78, unplaced)        0.681     3.263    init0/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     3.306 f  init0/control/Memory[0][0]_i_2__12/O
                         net (fo=48, unplaced)        0.325     3.631    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.674 f  init0/control/Memory[0][31]_i_4/O
                         net (fo=37, unplaced)        0.319     3.993    buffer8/fifo/p_2_in
                         LUT4 (Prop_lut4_I3_O)        0.043     4.036 r  buffer8/fifo/Memory[0][0]_i_42__0/O
                         net (fo=1, unplaced)         0.377     4.413    cmpi2/Memory_reg[0][0]_i_7_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.456 r  cmpi2/Memory[0][0]_i_22/O
                         net (fo=1, unplaced)         0.000     4.456    cmpi2/Memory[0][0]_i_22_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.702 r  cmpi2/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     4.709    cmpi2/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.759 r  cmpi2/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.759    cmpi2/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.881 f  cmpi2/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=12, unplaced)        0.292     5.173    buffer60/fifo/result[0]
                         LUT5 (Prop_lut5_I4_O)        0.122     5.295 f  buffer60/fifo/transmitValue_i_5__11/O
                         net (fo=2, unplaced)         0.255     5.550    buffer60/fifo/buffer60_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     5.593 r  buffer60/fifo/Head[2]_i_4__0/O
                         net (fo=2, unplaced)         0.255     5.848    buffer4/Head_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.891 f  buffer4/Head[2]_i_2__0/O
                         net (fo=9, unplaced)         0.263     6.154    buffer4/buffer60_outs_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     6.197 f  buffer4/Memory[0][31]_i_6/O
                         net (fo=3, unplaced)         0.262     6.459    fork6/control/generateBlocks[12].regblock/fullReg_i_7__0_0
                         LUT5 (Prop_lut5_I2_O)        0.043     6.502 r  fork6/control/generateBlocks[12].regblock/fullReg_i_12/O
                         net (fo=1, unplaced)         0.222     6.724    fork6/control/generateBlocks[12].regblock/fullReg_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.767 r  fork6/control/generateBlocks[12].regblock/fullReg_i_7__0/O
                         net (fo=1, unplaced)         0.377     7.144    fork6/control/generateBlocks[12].regblock/fullReg_i_7__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.187 f  fork6/control/generateBlocks[12].regblock/fullReg_i_4__0/O
                         net (fo=25, unplaced)        0.309     7.496    buffer10/control/cmpi0_result_ready
                         LUT6 (Prop_lut6_I2_O)        0.043     7.539 r  buffer10/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     7.856    buffer11/E[0]
                         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.970     6.970 r  
                                                      0.000     6.970 r  clk (IN)
                         net (fo=1514, unset)         0.483     7.453    buffer11/clk
                         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     7.453    
                         clock uncertainty           -0.035     7.417    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.225    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                 -0.631    




