<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICR_VPENDBASER</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_VPENDBASER, Virtual Redistributor LPI Pending Table Base Address Register</h1><p>The GICR_VPENDBASER characteristics are:</p><h2>Purpose</h2>
        <p>Specifies the base address of the memory that holds the virtual LPI Pending table for the currently scheduled virtual machine.</p>
      <h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
        <p>GICR_VPENDBASER is a 64-bit register.</p>
      <h2>Field descriptions</h2><h3>When FEAT_GICv4p1 is implemented:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63">Valid</a></td><td class="lr" colspan="1"><a href="#fieldset_0-62_62">Doorbell</a></td><td class="lr" colspan="1"><a href="#fieldset_0-61_61">PendingLast</a></td><td class="lr" colspan="1"><a href="#fieldset_0-60_60-1">Dirty</a></td><td class="lr" colspan="1"><a href="#fieldset_0-59_59">VGrp0En</a></td><td class="lr" colspan="1"><a href="#fieldset_0-58_58">VGrp1En</a></td><td class="lr" colspan="26"><a href="#fieldset_0-57_16">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-57_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">vPEID</a></td></tr></tbody></table><h4 id="fieldset_0-63_63">Valid, bit [63]</h4><div class="field">
      <p>This bit controls whether a vPE is scheduled:</p>
    <table class="valuetable"><tr><th>Valid</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The virtual LPI Pending table is not valid. No vPE is scheduled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The virtual LPI Pending table is valid. A vPE is scheduled.</p>
        </td></tr></table><p>Setting GICR_VPENDBASER.Valid == 1 when the associated CPU interface does not implement FEAT_GICv4 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
<div class="note"><span class="note-header">Note</span><p>Software can determine whether a PE supports FEAT_GICv3 or FEAT_GICv4 by reading <span class="xref">ID_AA64PFR0_EL1</span>.</p></div><p>Writing a new value to any bit of GICR_VPENDBASER, other than GICR_VPENDBASER.Valid, when GICR_VPENDBASER.Valid==1 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
<p>Setting GICR_VPENDBASER.Valid to 1 is <span class="arm-defined-word">UNPREDICTABLE</span> if <a href="ext-gicr_vpropbaser.html">GICR_VPROPBASER</a>.Valid == 0.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-62_62">Doorbell, bit [62]</h4><div class="field">
      <p>When GICR_VPENDBASER.Valid is written from 1 to 0, this bit controls whether a default doorbell interrupt is requested for the descheduled vPE.</p>
    <table class="valuetable"><tr><th>Doorbell</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No default doorbell requested.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Default doorbell requested.</p>
        </td></tr></table><p>When GICR_VPENDBASER.Valid is written from 1 to 0, if there are outstanding enabled pending interrupts then this bit is treated as 0.</p>
<p>When GICR_VPENDBASER.Valid is written from 1 to 0, if GICR_VPENDBASER.PendingLast is written as 1 then this bit is treated as 0.</p>
<p>When GICR_VPENDBASER.Valid == 1, reads return an <span class="arm-defined-word">UNKNOWN</span> value.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-61_61">PendingLast, bit [61]</h4><div class="field"><p>Indicates whether there are pending and enabled interrupts for the last scheduled vPE.</p>
<p>This value is set by the implementation when GICR_VPENDBASER.Valid is written from 1 to 0 and is otherwise <span class="arm-defined-word">UNKNOWN</span>.</p><table class="valuetable"><tr><th>PendingLast</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>There are no pending and enabled interrupts for the last scheduled vPE.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>There is at least one pending and enabled interrupt for the last scheduled vPE.</p>
        </td></tr></table><p>When the GICR_VPENDBASER.Valid bit is written from 0 to 1, this bit is <span class="arm-defined-word">RES1</span>.</p>
<p>When GICR_VPENDBASER.Valid is written from 1 to 0, if GICR_VPENDBASER.PendingLast is written as 1, then this bit is set to an <span class="arm-defined-word">UNKNOWN</span> value.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-60_60-1">Dirty, bit [60]<span class="condition"><br/>When GICR_VPENDBASER.Valid == 0:
                        </span></h4><div class="field">
      <p>Read-only. Indicates whether a de-scheduling operation is in progress.</p>
    <table class="valuetable"><tr><th>Dirty</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No de-scheduling operation in progess.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>De-scheduling operation in progess.</p>
        </td></tr></table>
      <p>Writing 1 to GICR_VPENDBASER.Valid is <span class="arm-defined-word">UNPREDICTABLE</span> while GICR_VPENDBASER.Dirty == 1.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-60_60-2"><span class="condition"><br/>When GICR_VPENDBASER.Valid == 1:
                        </span></h4><div class="field">
      <p>Read-only. Reports whether the Virtual Pending table has been parsed.</p>
    <table class="valuetable"><tr><th>Dirty</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Parsing of the Virtual Pending Table is complete.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Parsing of the Virtual Pending Table has not completed.</p>
        </td></tr></table>
      <p>Writing 0 to GICR_VPENDBASER.Valid is <span class="arm-defined-word">UNPREDICTABLE</span> while GICR_VPENDBASER.Dirty == 1.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-60_60-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">UNKNOWN</span>.</p>
    </div><h4 id="fieldset_0-59_59">VGrp0En, bit [59]</h4><div class="field">
      <p>Enable virtual Group 0 interrupts.</p>
    <table class="valuetable"><tr><th>VGrp0En</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Forwarding of virtual Group 0 interrupts disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Forwarding of virtual Group 0 interrupts enabled.</p>
        </td></tr></table><p>Writing a new value to VGrp0En while <a href="ext-gicr_vpendbaser.html">GICR_VPENDBASER</a>.Valid==1 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
<ul>
<li>
<p>The update is ignored.</p>

</li><li>
<p>The update is ignored for all purposes other than a direct read of the register.</p>

</li><li>
<p>The virtual group enable is updated.</p>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-58_58">VGrp1En, bit [58]</h4><div class="field">
      <p>Enable virtual Group 1 interrupts.</p>
    <table class="valuetable"><tr><th>VGrp1En</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Forwarding of virtual Group 1 interrupts disabled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Forwarding of virtual Group 1 interrupts enabled.</p>
        </td></tr></table><p>Writing a new value to VGrp1En while <a href="ext-gicr_vpendbaser.html">GICR_VPENDBASER</a>.Valid==1 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
<ul>
<li>
<p>The update is ignored.</p>

</li><li>
<p>The update is ignored for all purposes other than a direct read of the register.</p>

</li><li>
<p>The virtual group enable is updated.</p>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-57_16">Bits [57:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_0">vPEID, bits [15:0]</h4><div class="field">
      <p>When GICR_VPENDBASER.Valid == 1, ID of scheduled vPE.</p>
    <p>When GICR_VPENDBASER.Valid == 1, if GICR_VPENDBASER.vPEID is set to a value greater than the configured vPEID width, the behavior of this field is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
<ul>
<li>
<p>GICR_VPENDBASER.vPEID is treated as having an <span class="arm-defined-word">UNKNOWN</span> valid value for all purposes other than a direct read of the register.</p>

</li><li>
<p>GICR_VPENDBASER.Valid is treated as being set to 0 for all purposes other than a direct read of the register.</p>

</li></ul>
<p>Writing a new value to vPEID while GICR_VPENDBASER.Valid == 1 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
<ul>
<li>
<p>The update is ignored.</p>

</li><li>
<p>The update is ignored for all purposes other than a direct read of the register.</p>

</li><li>
<p>The new value is used.</p>

</li></ul>
<p>The size of this field is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>, and is specified by the <a href="ext-gicd_typer2.html">GICD_TYPER2</a>.VIL and <a href="ext-gicd_typer2.html">GICD_TYPER2</a>.VID fields, unimplemented bits are <span class="arm-defined-word">RES0</span>.</p></div><h3>When FEAT_GICv4 is implemented:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_1-63_63">Valid</a></td><td class="lr" colspan="1"><a href="#fieldset_1-62_62">IDAI</a></td><td class="lr" colspan="1"><a href="#fieldset_1-61_61">PendingLast</a></td><td class="lr" colspan="1"><a href="#fieldset_1-60_60-1">Dirty</a></td><td class="lr" colspan="1"><a href="#fieldset_1-59_59">RES0</a></td><td class="lr" colspan="3"><a href="#fieldset_1-58_56">OuterCache</a></td><td class="lr" colspan="4"><a href="#fieldset_1-55_52">RES0</a></td><td class="lr" colspan="20"><a href="#fieldset_1-51_16">Physical_Address</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_1-51_16">Physical_Address</a></td><td class="lr" colspan="4"><a href="#fieldset_1-15_12">RES0</a></td><td class="lr" colspan="2"><a href="#fieldset_1-11_10">Shareability</a></td><td class="lr" colspan="3"><a href="#fieldset_1-9_7">InnerCache</a></td><td class="lr" colspan="7"><a href="#fieldset_1-6_0">RES0</a></td></tr></tbody></table><h4 id="fieldset_1-63_63">Valid, bit [63]</h4><div class="field">
      <p>This bit controls whether the virtual LPI Pending table is valid.</p>
    <table class="valuetable"><tr><th>Valid</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The virtual LPI Pending table is not valid. No vPE is scheduled.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The virtual LPI Pending table is valid. A vPE is scheduled.</p>
        </td></tr></table><p>Setting GICR_VPENDBASER.Valid == 1 when the associated CPU interface does not implement FEAT_GICv4 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
<div class="note"><span class="note-header">Note</span><p>Software can determine whether a PE supports FEAT_GICv3 or FEAT_GICv4 by reading <span class="xref">ID_AA64PFR0_EL1</span>.</p></div><p>Writing a new value to any bit of GICR_VPENDBASER, other than GICR_VPENDBASER.Valid, when GICR_VPENDBASER.Valid==1 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_1-62_62">IDAI, bit [62]</h4><div class="field">
      <p>Implementation Defined Area Invalid. Indicates whether the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> area in the virtual LPI Pending table is valid.</p>
    <table class="valuetable"><tr><th>IDAI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> area is valid.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> area is invalid and all pending interrupt information is held in the architecturally defined part of the virtual LPI Pending table.</p>
        </td></tr></table>
      <p>For more information, see <span class="xref">'LPI Pending tables'</span> and <span class="xref">'Virtual LPI Configuration tables and virtual LPI Pending tables' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069)</span>.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-61_61">PendingLast, bit [61]</h4><div class="field"><p>Indicates whether there are pending and enabled interrupts for the last scheduled vPE.</p>
<p>This value is set by the implementation when GICR_VPENDBASER.Valid has been written from 1 to 0 and is otherwise <span class="arm-defined-word">UNKNOWN</span>.</p><table class="valuetable"><tr><th>PendingLast</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>There are no pending and enabled interrupts for the last scheduled vPE.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td><p>There is at least one pending interrupt for the last scheduled vPE. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is set when the only pending interrupts for the last scheduled vPE are not enabled.</p>
<p>Arm deprecates setting PendingLast to 1 when the only pending interrupts for the last scheduled virtual machine are not enabled.</p></td></tr></table>
      <p>When the GICR_VPENDBASER.Valid bit is written from 0 to 1, this bit is <span class="arm-defined-word">RES1</span>.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_1-60_60-1">Dirty, bit [60]<span class="condition"><br/>When GICR_VPENDBASER.Valid == 0:
                        </span></h4><div class="field"><p>Indicates whether a de-scheduling operation is in progress.</p>
<p>This field is read-only.</p><table class="valuetable"><tr><th>Dirty</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>No de-scheduling operation in process.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>De-scheduling operation in process.</p>
        </td></tr></table>
      <p>Writing 1 to GICR_VPENDBASER.Valid is <span class="arm-defined-word">UNPREDICTABLE</span> while GICR_VPENDBASER.Dirty==1.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_1-60_60-2"><span class="condition"><br/>When GICR_VPENDBASER.Valid == 1 and GICR_TYPER.Dirty == 1:
                        </span></h4><div class="field">
      <p>This field is read-only. Reports whether the Virtual Pending table has been parsed.</p>
    <table class="valuetable"><tr><th>Dirty</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Parsing of the Virtual Pending Table has completed.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Parsing of the Virtual Pending Table has not completed.</p>
        </td></tr></table>
      <p>Writing 1 to GICR_VPENDBASER.Valid is <span class="arm-defined-word">UNPREDICTABLE</span> while GICR_VPENDBASER.Dirty == 1.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_1-60_60-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>This field is read-only. This fields is <span class="arm-defined-word">UNKNOWN</span>.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_1-59_59">Bit [59]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-58_56">OuterCache, bits [58:56]</h4><div class="field">
      <p>Indicates the Outer Cacheability attributes of accesses to virtual LPI Pending tables of vPEs targeting this Redistributor.</p>
    <table class="valuetable"><tr><th>OuterCache</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>Memory type defined in InnerCache field. For Normal memory, Outer Cacheability is the same as Inner Cacheability.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>Normal Outer Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b010</td><td>
          <p>Normal Outer Cacheable Read-allocate, Write-through.</p>
        </td></tr><tr><td class="bitfield">0b011</td><td>
          <p>Normal Outer Cacheable Read-allocate, Write-back.</p>
        </td></tr><tr><td class="bitfield">0b100</td><td>
          <p>Normal Outer Cacheable Write-allocate, Write-through.</p>
        </td></tr><tr><td class="bitfield">0b101</td><td>
          <p>Normal Outer Cacheable Write-allocate, Write-back.</p>
        </td></tr><tr><td class="bitfield">0b110</td><td>
          <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-through.</p>
        </td></tr><tr><td class="bitfield">0b111</td><td>
          <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-back.</p>
        </td></tr></table><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
<p>The Cacheability, Outer Cacheability and Shareability fields are used for accesses to the virtual LPI Pending table of resident and non-resident vPEs.</p>
<p>If the OuterCacheabilty attribute of the virtual LPI Pending tables that are associated with vPEs targeting the same Redistributor are different, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-55_52">Bits [55:52]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-51_16">Physical_Address, bits [51:16]</h4><div class="field"><p>Bits [51:16] of the physical address containing the virtual LPI Pending table.</p>
<p>In implementations supporting fewer than 52 bits of physical address, unimplemented upper bits are <span class="arm-defined-word">RES0</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-15_12">Bits [15:12]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-11_10">Shareability, bits [11:10]</h4><div class="field">
      <p>Indicates the Shareability attributes of accesses to the virtual LPI Pending table.</p>
    <table class="valuetable"><tr><th>Shareability</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Non-shareable.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>Inner Shareable.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>Outer Shareable.</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Reserved. Treated as <span class="binarynumber">0b00</span>.</p>
        </td></tr></table><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
<p>The Cacheability, Outer Cacheability and Shareability fields are used for accesses to the virtual LPI Pending table of resident and non-resident vPEs.</p>
<p>If the Shareability attribute of the virtual LPI Pending tables that are associated with vPEs targeting the same Redistributor are different, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-9_7">InnerCache, bits [9:7]</h4><div class="field">
      <p>Indicates the Inner Cacheability attributes of accesses to the virtual LPI Pending table.</p>
    <table class="valuetable"><tr><th>InnerCache</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>Device-nGnRnE.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>Normal Inner Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b010</td><td>
          <p>Normal Inner Cacheable Read-allocate, Write-through.</p>
        </td></tr><tr><td class="bitfield">0b011</td><td>
          <p>Normal Inner Cacheable Read-allocate, Write-back.</p>
        </td></tr><tr><td class="bitfield">0b100</td><td>
          <p>Normal Inner Cacheable Write-allocate, Write-through.</p>
        </td></tr><tr><td class="bitfield">0b101</td><td>
          <p>Normal Inner Cacheable Write-allocate, Write-back.</p>
        </td></tr><tr><td class="bitfield">0b110</td><td>
          <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-through.</p>
        </td></tr><tr><td class="bitfield">0b111</td><td>
          <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-back.</p>
        </td></tr></table><p>The Cacheability, Outer Cacheability and Shareability fields are used for accesses to the virtual LPI Pending table of resident and non-resident vPEs.</p>
<p>If the InnerCacheabilty attribute of the virtual LPI Pending tables that are associated with vPEs targeting the same Redistributor are different, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a GIC reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-6_0">Bits [6:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h2>Accessing GICR_VPENDBASER</h2>
        <p>The effect of a write to this register is not guaranteed to be visible throughout the affinity hierarchy, as indicated by <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.RWP == 0.</p>
      <h4>GICR_VPENDBASER can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>VLPI_base</td><td><span class="hexnumber">0x0078</span></td><td>GICR_VPENDBASER</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
