import { createX86EffectContext, x86RegisterOperand } from './common.js';
import { materializeX86Address } from './addressing.js';
import {
  emitX86ArithmeticFlags,
  emitX86Condition,
  emitX86DivisionUndefinedFlags,
  emitX86IncDecFlags,
  emitX86LogicalFlags,
  emitX86MultiplyFlags,
  emitX86NegFlags,
  emitX86RotateFlags,
  emitX86ShiftFlags,
} from './flags.js';
import {
  canonicalX86Shift,
  emitX86ImplicitDivide,
  emitX86ImplicitMultiply,
  emitX86TruncatedImul,
  resolveX86EffectiveCount,
  x86DivisionFault,
  x86DivisionRules,
  x86ImplicitDivideRegisters,
  x86ImplicitMultiplyRegisters,
  x86MultiplyRules,
  x86ShiftCountMask,
  x86ShiftResultRule,
  x86TruncatedImulRules,
} from './scalar.js';

const MOVES = new Set(['mov','movabs']);
const EXTENDS = new Map([
  ['movzx', false], ['movsx', true], ['movsxd', true],
]);
const ARITHMETIC = new Set(['add','adc','sub','sbb']);
const LOGICAL = new Set(['and','or','xor']);
const UNARY_ARITHMETIC = new Set(['inc','dec','neg']);
const SHIFTS = new Set(['shl','sal','shr','sar']);
const ROTATES = new Set(['rol','ror']);
const MULTIPLY = new Set(['mul','imul']);
const DIVIDE = new Set(['div','idiv']);
const WIDTHS = new Set([8,16,32,64]);

function supportedWidth(widthBits) { return WIDTHS.has(Number(widthBits)); }
function hasMemory(operands) { return operands.some((operand) => operand?.type === 'memory'); }
function registerOrImmediate(operand) { return operand?.type === 'register' || operand?.type === 'immediate'; }
function validExtendShape(family, destinationWidthBits, sourceWidthBits) {
  const destinationWidth = Number(destinationWidthBits);
  const sourceWidth = Number(sourceWidthBits);
  if (!supportedWidth(destinationWidth) || !supportedWidth(sourceWidth)) return false;
  if (family === 'movsxd') return sourceWidth === 32 && [16,32,64].includes(destinationWidth);
  if (family === 'movzx' || family === 'movsx') {
    if (![8,16].includes(sourceWidth)) return false;
    return destinationWidth >= Math.max(16, sourceWidth);
  }
  return false;
}
function physicalValueForViewWrite(ctx, descriptor, oldPhysical, viewValue, metadata = {}) {
  if (descriptor.writePolicy === 'zero-extend-32') {
    return ctx.coerce(viewValue, descriptor.viewBits, descriptor.physicalBits, false);
  }
  if (descriptor.viewBits !== descriptor.physicalBits || descriptor.lsb !== 0) {
    return ctx.valueOp('insert', [oldPhysical,viewValue], descriptor.physicalBits, {
      lsb:descriptor.lsb,
      widthBits:descriptor.viewBits,
      physicalBits:descriptor.physicalBits,
      physicalId:descriptor.physicalId,
      view:descriptor.id,
      writePolicy:'preserve-unaffected',
      ...metadata,
    });
  }
  return viewValue;
}

function writeConditionalRegister(ctx, destination, condition, trueValue, { falseValue = null } = {}) {
  const descriptor = destination?.register;
  if (!descriptor) return false;
  const physical = x86RegisterOperand(descriptor.physicalId);
  if (!physical) return false;
  const oldPhysical = ctx.readRegister(physical);
  if (!oldPhysical) return false;

  const truePhysical = physicalValueForViewWrite(ctx, descriptor, oldPhysical, trueValue, { conditionalWrite:true });
  const falsePhysical = falseValue == null
    ? oldPhysical
    : physicalValueForViewWrite(ctx, descriptor, oldPhysical, falseValue, { conditionalWrite:true, zeroCountPath:true });
  const finalPhysical = ctx.valueOp('select', [condition,truePhysical,falsePhysical], descriptor.physicalBits, {
    semantic:'x86-conditional-register-write',
    destinationView:descriptor.id,
    falsePathViewWrite:falseValue != null,
  });
  return ctx.writeRegister(physical, finalPhysical);
}

export function liftX86IntegerEffects(instruction, context = {}) {
  const family = String(instruction?.instructionFamily || '').toLowerCase();
  const recognized = MOVES.has(family)
    || EXTENDS.has(family)
    || ARITHMETIC.has(family)
    || LOGICAL.has(family)
    || UNARY_ARITHMETIC.has(family)
    || SHIFTS.has(family)
    || ROTATES.has(family)
    || MULTIPLY.has(family)
    || DIVIDE.has(family)
    || ['cmp','test','not','setcc','cmovcc'].includes(family)
    || family.startsWith('set')
    || family.startsWith('cmov');
  if (!recognized) return null;

  const ctx = createX86EffectContext(instruction, context);
  const [destination, source, third] = ctx.operands;

  if (hasMemory(ctx.operands)) {
    return ctx.partial(`x86-${family}-memory-form-deferred-to-p5-2`, ['memory','registers','flags'], {
      metadata:{ operation:family, p5Boundary:'p5-2-memory-addressing' },
    });
  }

  if (MOVES.has(family)) {
    if (destination?.type !== 'register' || !source || !registerOrImmediate(source)) {
      return ctx.partial('x86-mov-operand-shape-unmodelled', ['registers']);
    }
    const value = ctx.readOperand(source, destination.widthBits);
    if (!value || !ctx.writeRegister(destination, value)) return ctx.partial('x86-mov-register-view-unmodelled', ['registers']);
    return ctx.finish({ family:'integer', metadata:{ operation:family, widthBits:destination.widthBits } });
  }

  if (EXTENDS.has(family)) {
    if (destination?.type !== 'register' || source?.type !== 'register'
      || !validExtendShape(family, destination.widthBits, source.widthBits)) {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers']);
    }
    const raw = ctx.readOperand(source, source.widthBits);
    if (!raw) return ctx.partial(`x86-${family}-source-unmodelled`, ['registers']);
    const extended = ctx.coerce(raw, source.widthBits, destination.widthBits, EXTENDS.get(family));
    if (!ctx.writeRegister(destination, extended)) return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers']);
    return ctx.finish({ family:'integer', metadata:{ operation:family, fromBits:source.widthBits, toBits:destination.widthBits } });
  }

  if (ARITHMETIC.has(family)) {
    if (destination?.type !== 'register' || !source || !registerOrImmediate(source) || !supportedWidth(destination.widthBits)) {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags']);
    }
    const left = ctx.readRegister(destination);
    const right = ctx.readOperand(source, destination.widthBits);
    if (!left || !right) return ctx.partial(`x86-${family}-source-unmodelled`, ['registers','flags']);
    let carryIn = null;
    const inputs = [left,right];
    if (family === 'adc' || family === 'sbb') {
      carryIn = ctx.readFlag('CF');
      inputs.push(carryIn);
    }
    const result = ctx.valueOp(family, inputs, destination.widthBits, {
      widthBits:destination.widthBits,
      carryInput:carryIn != null,
      semantic:family === 'adc' ? 'left + right + CF' : family === 'sbb' ? 'left - (right + CF)' : family,
    });
    if (!ctx.writeRegister(destination, result)) return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
    emitX86ArithmeticFlags(ctx, family, left, right, result, destination.widthBits, { carryIn });
    return ctx.finish({ family:'integer', metadata:{ operation:family, widthBits:destination.widthBits, carryDependency:carryIn != null } });
  }

  if (UNARY_ARITHMETIC.has(family)) {
    if (destination?.type !== 'register' || !supportedWidth(destination.widthBits)) {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags']);
    }
    const sourceValue = ctx.readRegister(destination);
    if (!sourceValue) return ctx.partial(`x86-${family}-source-unmodelled`, ['registers','flags']);
    let result;
    if (family === 'inc' || family === 'dec') {
      result = ctx.valueOp(family === 'inc' ? 'add' : 'sub', [sourceValue,ctx.constant(destination.widthBits,1n)], destination.widthBits, {
        widthBits:destination.widthBits,
        semantic:family,
      });
    } else {
      result = ctx.valueOp('neg', [sourceValue], destination.widthBits, { widthBits:destination.widthBits });
    }
    if (!ctx.writeRegister(destination, result)) return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
    if (family === 'inc' || family === 'dec') emitX86IncDecFlags(ctx, family, sourceValue, result, destination.widthBits);
    else emitX86NegFlags(ctx, sourceValue, result, destination.widthBits);
    return ctx.finish({ family:'integer', metadata:{ operation:family, widthBits:destination.widthBits, cfPreserved:family !== 'neg' } });
  }

  if (LOGICAL.has(family)) {
    if (destination?.type !== 'register' || !source || !registerOrImmediate(source) || !supportedWidth(destination.widthBits)) {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags']);
    }
    const left = ctx.readRegister(destination);
    const right = ctx.readOperand(source, destination.widthBits);
    if (!left || !right) return ctx.partial(`x86-${family}-source-unmodelled`, ['registers','flags']);
    const result = ctx.valueOp(family, [left,right], destination.widthBits, { widthBits:destination.widthBits });
    if (!ctx.writeRegister(destination, result)) return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
    emitX86LogicalFlags(ctx, family, left, right, result, destination.widthBits);
    return ctx.finish({ family:'integer', metadata:{ operation:family, widthBits:destination.widthBits } });
  }

  if (family === 'not') {
    if (destination?.type !== 'register' || !supportedWidth(destination.widthBits)) return ctx.partial('x86-not-operand-shape-unmodelled', ['registers']);
    const value = ctx.readRegister(destination);
    if (!value) return ctx.partial('x86-not-source-unmodelled', ['registers']);
    const result = ctx.valueOp('not', [value], destination.widthBits, { widthBits:destination.widthBits });
    if (!ctx.writeRegister(destination, result)) return ctx.partial('x86-not-destination-unmodelled', ['registers']);
    return ctx.finish({ family:'integer', metadata:{ operation:'not', widthBits:destination.widthBits, flagsModified:false } });
  }

  if (family === 'cmp' || family === 'test') {
    if (destination?.type !== 'register' || !source || !registerOrImmediate(source) || !supportedWidth(destination.widthBits)) {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags']);
    }
    const left = ctx.readOperand(destination, destination.widthBits);
    const right = ctx.readOperand(source, destination.widthBits);
    if (!left || !right) return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags']);
    const result = ctx.valueOp(family === 'cmp' ? 'sub' : 'and', [left,right], destination.widthBits, {
      compareOnly:true,
      widthBits:destination.widthBits,
    });
    if (family === 'cmp') emitX86ArithmeticFlags(ctx, family, left, right, result, destination.widthBits);
    else emitX86LogicalFlags(ctx, family, left, right, result, destination.widthBits);
    return ctx.finish({ family:'flags', metadata:{ operation:family, destinationWrite:false, widthBits:destination.widthBits } });
  }

  if (SHIFTS.has(family) || ROTATES.has(family)) {
    const rotate = ROTATES.has(family);
    const operation = canonicalX86Shift(family);
    if (destination?.type !== 'register' || !source || !supportedWidth(destination.widthBits)) {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags']);
    }
    const count = resolveX86EffectiveCount(ctx, source, destination.widthBits, { rotate });
    if (!count) return ctx.partial(`x86-${family}-count-source-unmodelled`, ['registers','flags']);
    if (count.knownCount === 0) {
      return ctx.finish({
        family:'integer',
        statePreservation:{ proven:true, reason:`x86-${family}-zero-effective-count-preserves-physical-destination-and-flags` },
        metadata:{ operation:family, widthBits:destination.widthBits, effectiveCount:0, destinationWrite:false, flagsPreserved:true },
      });
    }
    const value = ctx.readRegister(destination);
    if (!value) return ctx.partial(`x86-${family}-source-unmodelled`, ['registers','flags']);
    const [result] = ctx.intrinsic(`x86.integer.${operation}`, [value,count.value], [destination.widthBits], {
      determinism:'input-dependent',
      symbolicDetail:'summary-only',
      metadata:{
        operation,
        widthBits:destination.widthBits,
        effectiveCountMask:Number(x86ShiftCountMask(destination.widthBits)),
        ...(rotate ? { effectiveCountModuloWidth:destination.widthBits } : {}),
        semanticRules:Object.freeze({ result:x86ShiftResultRule(operation) }),
        exactArchitecturalSummary:true,
      },
    });
    if (count.knownCount == null) {
      const zero = ctx.valueOp('is-zero', [count.value], 1, { widthBits:8, semantic:'x86-effective-count-zero' });
      const nonzero = ctx.valueOp('not-bool', [zero], 1, { semantic:'x86-effective-count-nonzero' });
      if (!writeConditionalRegister(ctx, destination, nonzero, result)) {
        return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
      }
    } else if (!ctx.writeRegister(destination, result)) {
      return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
    }
    if (rotate) emitX86RotateFlags(ctx, operation, result, count.value, destination.widthBits, { knownCount:count.knownCount });
    else emitX86ShiftFlags(ctx, operation, value, result, count.value, destination.widthBits, { knownCount:count.knownCount });
    return ctx.finish({
      family:'integer',
      metadata:{ operation, widthBits:destination.widthBits, effectiveCount:count.knownCount, countSource:source.type },
    });
  }

  if (MULTIPLY.has(family)) {
    const signed = family === 'imul';
    if (ctx.operands.length === 1) {
      const operand = destination;
      const widthBits = Number(operand?.widthBits);
      if (!x86ImplicitMultiplyRegisters(widthBits) || operand?.type !== 'register') {
        return ctx.partial(`x86-${family}-implicit-form-unmodelled`, ['registers','flags']);
      }
      const multiplier = ctx.readOperand(operand, widthBits);
      if (!multiplier) return ctx.partial(`x86-${family}-implicit-source-unmodelled`, ['registers','flags']);
      const summary = emitX86ImplicitMultiply(ctx, family, multiplier, widthBits);
      if (!summary) return ctx.partial(`x86-${family}-implicit-destination-unmodelled`, ['registers','flags']);
      return ctx.finish({ family:'integer', metadata:{ operation:family, ...summary } });
    }

    if (family !== 'imul' || (ctx.operands.length !== 2 && ctx.operands.length !== 3)) {
      return ctx.partial(`x86-${family}-operand-count-unmodelled`, ['registers','flags']);
    }
    if (destination?.type !== 'register' || ![16,32,64].includes(destination.widthBits)) return ctx.partial('x86-imul-destination-unmodelled', ['registers','flags']);
    let left;
    let right;
    let form;
    if (ctx.operands.length === 2) {
      if (source?.type !== 'register') return ctx.partial('x86-imul-two-operand-source-unmodelled', ['registers','flags']);
      left = ctx.readRegister(destination);
      right = ctx.readOperand(source, destination.widthBits, { signed:true });
      form = 'two-operand';
    } else {
      if (source?.type !== 'register' || third?.type !== 'immediate') return ctx.partial('x86-imul-three-operand-source-unmodelled', ['registers','flags']);
      left = ctx.readOperand(source, destination.widthBits, { signed:true });
      right = ctx.readOperand(third, destination.widthBits, { signed:true });
      form = 'three-operand';
    }
    if (!left || !right) return ctx.partial(`x86-imul-${form}-source-unmodelled`, ['registers','flags']);
    const result = emitX86TruncatedImul(ctx, left, right, destination.widthBits, form);
    if (!result || !ctx.writeRegister(destination, result)) return ctx.partial(`x86-imul-${form}-destination-unmodelled`, ['registers','flags']);
    return ctx.finish({ family:'integer', metadata:{ operation:'imul', form, signed:true, widthBits:destination.widthBits } });
  }

  if (DIVIDE.has(family)) {
    const divisorOperand = destination;
    const widthBits = Number(divisorOperand?.widthBits);
    if (ctx.operands.length !== 1 || !x86ImplicitDivideRegisters(widthBits) || divisorOperand?.type !== 'register') {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags','faults']);
    }
    const divisor = ctx.readOperand(divisorOperand, widthBits);
    if (!divisor) return ctx.partial(`x86-${family}-divisor-unmodelled`, ['registers','flags','faults']);
    const summary = emitX86ImplicitDivide(ctx, family, divisor, widthBits);
    if (!summary) return ctx.partial(`x86-${family}-implicit-dividend-unmodelled`, ['registers','flags','faults']);
    return ctx.finish({
      family:'integer',
      possibleFaults:[summary.possibleFault],
      metadata:{ operation:family, form:summary.form, signed:summary.signed, widthBits:summary.widthBits },
    });
  }

  if (family.startsWith('set')) {
    const code = ctx.instruction.detail.conditionCode ?? family.slice(3);
    if (destination?.type !== 'register' || destination.widthBits !== 8 || ctx.operands.length !== 1) {
      return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
    }
    const condition = emitX86Condition(ctx, code);
    if (!condition) return ctx.partial(`x86-${family}-condition-unmodelled`, ['registers','flags']);
    const value = ctx.coerce(condition, 1, 8, false);
    if (!ctx.writeRegister(destination, value)) return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
    return ctx.finish({ family:'integer', metadata:{ operation:family, conditionCode:code, flagsModified:false, materializedBits:8 } });
  }

  if (family.startsWith('cmov')) {
    const code = ctx.instruction.detail.conditionCode ?? family.slice(4);
    if (destination?.type !== 'register' || source?.type !== 'register' || ctx.operands.length !== 2 || ![16,32,64].includes(destination.widthBits)) {
      return ctx.partial(`x86-${family}-operand-shape-unmodelled`, ['registers','flags']);
    }
    const condition = emitX86Condition(ctx, code);
    const sourceValue = ctx.readOperand(source, destination.widthBits);
    if (!condition || !sourceValue) return ctx.partial(`x86-${family}-condition-or-source-unmodelled`, ['registers','flags']);
    if (!writeConditionalRegister(ctx, destination, condition, sourceValue)) return ctx.partial(`x86-${family}-destination-unmodelled`, ['registers','flags']);
    return ctx.finish({
      family:'integer',
      metadata:{ operation:family, conditionCode:code, conditionalDestinationWrite:true, falsePathPreservesPhysicalRegister:true, flagsModified:false },
    });
  }

  return null;
}

export function liftX86LeaEffects(instruction, context = {}) {
  if (String(instruction?.instructionFamily || '').toLowerCase() !== 'lea') return null;
  const ctx = createX86EffectContext(instruction, context);
  const [destination, source] = ctx.operands;
  if (destination?.type !== 'register' || source?.type !== 'memory') return ctx.partial('x86-lea-operand-shape-unmodelled', ['registers','other']);
  const address = materializeX86Address(ctx, source);
  if (!address || !ctx.writeRegister(destination, address)) return ctx.partial('x86-lea-address-unmodelled', ['registers','other']);
  return ctx.finish({ family:'integer', metadata:{ operation:'lea', semanticMemoryAccess:false, address:source.memory } });
}
