
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:08:45
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:56
   Version:                2.11.634
   Kernels:                clockTickGeneratorTop, pricingEngineTop, loopback, orderBookTop, ethernet_krnl_axis_x4, orderEntryTcpTop, udp_ip_krnl, orderBookDataMoverTop, feedHandlerTop, tcp_ip_krnl, lineHandlerTop
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          fe2e786a-4f5f-d4c8-e83e-d336ecc15202
   UUID (IINTF):           862c7020a250293e32036f19956669e5
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          xilinx_u50_gen3x16_xdma_201920_3
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 307 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        36
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        37
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        38
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        39
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_6
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_7
   Index:        43
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_8
   Index:        44
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_9
   Index:        45
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_10
   Index:        46
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_11
   Index:        47
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_12
   Index:        48
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_13
   Index:        49
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_14
   Index:        50
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_15
   Index:        51
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_16
   Index:        52
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_17
   Index:        53
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_18
   Index:        54
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_19
   Index:        55
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_20
   Index:        56
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_21
   Index:        57
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_22
   Index:        58
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_23
   Index:        59
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_24
   Index:        60
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_25
   Index:        61
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_26
   Index:        62
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_27
   Index:        63
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_28
   Index:        64
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_29
   Index:        65
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_30
   Index:        66
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_31
   Index:        67
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_32
   Index:        68
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_33
   Index:        69
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_34
   Index:        70
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_35
   Index:        71
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_36
   Index:        72
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_37
   Index:        73
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_38
   Index:        74
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: clockTickGeneratorTop

Definition
----------
   Signature: clockTickGeneratorTop (void* regControl, void* regStatus, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream00, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream01, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream02, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream03, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream04)

Ports
-----
   Port:          EVENTSTREAM00
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          EVENTSTREAM01
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          EVENTSTREAM02
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          EVENTSTREAM03
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          EVENTSTREAM04
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        clockTickGeneratorTop
   Base Address: 0x1800000

   Argument:          regControl
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          eventStream00
   Register Offset:   0x0
   Port:              EVENTSTREAM00
   Memory:            dc_34 (MEM_STREAMING_CONNECTION)

   Argument:          eventStream01
   Register Offset:   0x0
   Port:              EVENTSTREAM01
   Memory:            dc_35 (MEM_STREAMING_CONNECTION)

   Argument:          eventStream02
   Register Offset:   0x0
   Port:              EVENTSTREAM02
   Memory:            dc_36 (MEM_STREAMING_CONNECTION)

   Argument:          eventStream03
   Register Offset:   0x0
   Port:              EVENTSTREAM03
   Memory:            dc_37 (MEM_STREAMING_CONNECTION)

   Argument:          eventStream04
   Register Offset:   0x0
   Port:              EVENTSTREAM04
   Memory:            dc_38 (MEM_STREAMING_CONNECTION)
Kernel: pricingEngineTop

Definition
----------
   Signature: pricingEngineTop (void* regControl_control, void* regControl_config, void* regControl_capture, void* regControl_strategy, void* regControl_reserved04, void* regControl_reserved05, void* regControl_reserved06, void* regControl_reserved07, void* regStatus_status, void* regStatus_rxResponse, void* regStatus_processResponse, void* regStatus_txOperation, void* regStatus_strategyNone, void* regStatus_strategyPeg, void* regStatus_strategyLimit, void* regStatus_strategyUnknown, void* regStatus_rxEvent, void* regStatus_debug, void* regStatus_reserved10, void* regStatus_reserved11, void* regStatus_reserved12, void* regStatus_reserved13, void* regStatus_reserved14, void* regStatus_reserved15, void* regCapture, pricingEngineRegStrategy_t* regStrategies, stream<hls::axis<ap_uint<1024>, 0, 0, 0>, 0>& responseStreamPack, stream<hls::axis<ap_uint<184>, 0, 0, 0>, 0>& operationStreamPack, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream)

Ports
-----
   Port:          RESPONSESTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          OPERATIONSTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    184 bits
   Port Type:     stream

   Port:          EVENTSTREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        pricingEngineTop
   Base Address: 0x1880000

   Argument:          regControl_control
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_config
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_capture
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_strategy
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_reserved04
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            dc_24 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved05
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            dc_27 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved06
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            dc_36 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved07
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_status
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxResponse
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_processResponse
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_txOperation
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_strategyNone
   Register Offset:   0x88
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_strategyPeg
   Register Offset:   0x98
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_strategyLimit
   Register Offset:   0xA8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_strategyUnknown
   Register Offset:   0xB8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxEvent
   Register Offset:   0xC8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_debug
   Register Offset:   0xD8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved10
   Register Offset:   0xE0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved11
   Register Offset:   0xE8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved12
   Register Offset:   0xF0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved13
   Register Offset:   0xF8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved14
   Register Offset:   0x100
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved15
   Register Offset:   0x108
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regCapture
   Register Offset:   0x110
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStrategies
   Register Offset:   0x1000
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          responseStreamPack
   Register Offset:   0x0
   Port:              RESPONSESTREAMPACK
   Memory:            <not applicable>

   Argument:          operationStreamPack
   Register Offset:   0x0
   Port:              OPERATIONSTREAMPACK
   Memory:            <not applicable>

   Argument:          eventStream
   Register Offset:   0x0
   Port:              EVENTSTREAM
   Memory:            <not applicable>
Kernel: loopback

Definition
----------
   Signature: loopback (void* reg_control, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& s_axis_rx, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& m_axis_tx)

Ports
-----
   Port:          S_AXIS_RX
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          M_AXIS_TX
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        loopback0
   Base Address: 0x1840000

   Argument:          reg_control
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          s_axis_rx
   Register Offset:   0x0
   Port:              S_AXIS_RX
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tx
   Register Offset:   0x0
   Port:              M_AXIS_TX
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)
Kernel: orderBookTop

Definition
----------
   Signature: orderBookTop (void* regControl_control, void* regControl_config, void* regControl_capture, void* regControl_reserved03, void* regControl_reserved04, void* regControl_reserved05, void* regControl_reserved06, void* regControl_reserved07, void* regStatus_status, void* regStatus_rxOperation, void* regStatus_processOperation, void* regStatus_invalidOperation, void* regStatus_generateResponse, void* regStatus_txResponse, void* regStatus_addOperation, void* regStatus_modifyOperation, void* regStatus_deleteOperation, void* regStatus_transactOperation, void* regStatus_haltOperation, void* regStatus_timestampError, void* regStatus_operationError, void* regStatus_symbolError, void* regStatus_directionError, void* regStatus_levelError, void* regStatus_rxEvent, void* regStatus_reserved17, void* regStatus_reserved18, void* regStatus_reserved19, void* regStatus_reserved20, void* regStatus_reserved21, void* regStatus_reserved22, void* regStatus_reserved23, void* regCapture, stream<hls::axis<ap_uint<224>, 0, 0, 0>, 0>& operationStreamPack, stream<hls::axis<ap_uint<1024>, 0, 0, 0>, 0>& responseStreamPack, stream<hls::axis<ap_uint<1024>, 0, 0, 0>, 0>& dataMoveStreamPack, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream)

Ports
-----
   Port:          OPERATIONSTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    224 bits
   Port Type:     stream

   Port:          RESPONSESTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          DATAMOVESTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          EVENTSTREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        orderBookTop
   Base Address: 0x1860000

   Argument:          regControl_control
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_config
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_capture
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_reserved03
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            dc_23 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved04
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            dc_24 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved05
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            dc_25 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved06
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            dc_35 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved07
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_status
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxOperation
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_processOperation
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_invalidOperation
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_generateResponse
   Register Offset:   0x88
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_txResponse
   Register Offset:   0x98
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_addOperation
   Register Offset:   0xA8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_modifyOperation
   Register Offset:   0xB8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_deleteOperation
   Register Offset:   0xC8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_transactOperation
   Register Offset:   0xD8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_haltOperation
   Register Offset:   0xE8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_timestampError
   Register Offset:   0xF8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_operationError
   Register Offset:   0x108
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_symbolError
   Register Offset:   0x118
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_directionError
   Register Offset:   0x128
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_levelError
   Register Offset:   0x138
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxEvent
   Register Offset:   0x148
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved17
   Register Offset:   0x158
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved18
   Register Offset:   0x160
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved19
   Register Offset:   0x168
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved20
   Register Offset:   0x170
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved21
   Register Offset:   0x178
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved22
   Register Offset:   0x180
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved23
   Register Offset:   0x188
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regCapture
   Register Offset:   0x190
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operationStreamPack
   Register Offset:   0x0
   Port:              OPERATIONSTREAMPACK
   Memory:            <not applicable>

   Argument:          responseStreamPack
   Register Offset:   0x0
   Port:              RESPONSESTREAMPACK
   Memory:            <not applicable>

   Argument:          dataMoveStreamPack
   Register Offset:   0x0
   Port:              DATAMOVESTREAMPACK
   Memory:            <not applicable>

   Argument:          eventStream
   Register Offset:   0x0
   Port:              EVENTSTREAM
   Memory:            <not applicable>
Kernel: ethernet_krnl_axis_x4

Definition
----------
   Signature: ethernet_krnl_axis_x4 (uint scalar00, uint scalar01, uint scalar10, uint scalar11, stream rx0_axis, stream rx1_axis, stream rx2_axis, stream rx3_axis, stream tx0_axis, stream tx1_axis, stream tx2_axis, stream tx3_axis)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          rx0_axis
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          rx1_axis
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          rx2_axis
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          rx3_axis
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          tx0_axis
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          tx1_axis
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          tx2_axis
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          tx3_axis
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

--------------------------
Instance:        eth0
   Base Address: 0x1810000

   Argument:          scalar00
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          scalar01
   Register Offset:   0x018
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          scalar10
   Register Offset:   0x020
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          scalar11
   Register Offset:   0x028
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          rx0_axis
   Register Offset:   0x030
   Port:              rx0_axis
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          rx1_axis
   Register Offset:   0x038
   Port:              rx1_axis
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          rx2_axis
   Register Offset:   0x040
   Port:              rx2_axis
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          rx3_axis
   Register Offset:   0x048
   Port:              rx3_axis
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          tx0_axis
   Register Offset:   0x040
   Port:              tx0_axis
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          tx1_axis
   Register Offset:   0x048
   Port:              tx1_axis
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          tx2_axis
   Register Offset:   0x050
   Port:              tx2_axis
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          tx3_axis
   Register Offset:   0x058
   Port:              tx3_axis
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)
Kernel: orderEntryTcpTop

Definition
----------
   Signature: orderEntryTcpTop (void* regControl_control, void* regControl_config, void* regControl_capture, void* regControl_destAddress, void* regControl_destPort, void* regControl_reserved05, void* regControl_reserved06, void* regControl_reserved07, void* regStatus_status, void* regStatus_rxOperation, void* regStatus_processOperation, void* regStatus_txData, void* regStatus_txMeta, void* regStatus_txOrder, void* regStatus_rxData, void* regStatus_rxMeta, void* regStatus_rxEvent, void* regStatus_txDrop, void* regStatus_txStatus, void* regStatus_debug, void* regStatus_reserved12, void* regStatus_reserved13, void* regStatus_reserved14, void* regStatus_reserved15, void* regCapture, stream<hls::axis<ap_uint<184>, 0, 0, 0>, 0>& operationStreamPack, stream<hls::axis<ap_uint<184>, 0, 0, 0>, 0>& operationHostStreamPack, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& listenPortStreamPack, stream<hls::axis<ap_uint<1>, 0, 0, 0>, 0>& listenStatusStreamPack, stream<hls::axis<ap_uint<128>, 0, 0, 0>, 0>& notificationStreamPack, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& readRequestStreamPack, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& rxMetaStreamPack, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& rxDataStreamPack, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& openConnectionStreamPack, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& connectionStatusStreamPack, stream<hls::axis<ap_uint<16>, 0, 0, 0>, 0>& closeConnectionStreamPack, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& txMetaStreamPack, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& txDataStreamPack, stream<hls::axis<ap_uint<64>, 0, 0, 0>, 0>& txStatusStreamPack, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream)

Ports
-----
   Port:          OPERATIONSTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    184 bits
   Port Type:     stream

   Port:          OPERATIONHOSTSTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    184 bits
   Port Type:     stream

   Port:          LISTENPORTSTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          LISTENSTATUSSTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    1 bits
   Port Type:     stream

   Port:          NOTIFICATIONSTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          READREQUESTSTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          RXMETASTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          RXDATASTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          OPENCONNECTIONSTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          CONNECTIONSTATUSSTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          CLOSECONNECTIONSTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          TXMETASTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          TXDATASTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          TXSTATUSSTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          EVENTSTREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        orderEntryTcpTop
   Base Address: 0x1870000

   Argument:          regControl_control
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_config
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_capture
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_destAddress
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            dc_27 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_destPort
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            dc_26 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved05
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            dc_28 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved06
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved07
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_status
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            dc_29 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_rxOperation
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_processOperation
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_txData
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            dc_30 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_txMeta
   Register Offset:   0x88
   Port:              S_AXI_CONTROL
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_txOrder
   Register Offset:   0x98
   Port:              S_AXI_CONTROL
   Memory:            dc_31 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_rxData
   Register Offset:   0xA8
   Port:              S_AXI_CONTROL
   Memory:            dc_32 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_rxMeta
   Register Offset:   0xB0
   Port:              S_AXI_CONTROL
   Memory:            dc_33 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_rxEvent
   Register Offset:   0xB8
   Port:              S_AXI_CONTROL
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_txDrop
   Register Offset:   0xC8
   Port:              S_AXI_CONTROL
   Memory:            dc_37 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_txStatus
   Register Offset:   0xD8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_debug
   Register Offset:   0xE8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved12
   Register Offset:   0xF8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved13
   Register Offset:   0x100
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved14
   Register Offset:   0x108
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved15
   Register Offset:   0x110
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regCapture
   Register Offset:   0x118
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          operationStreamPack
   Register Offset:   0x0
   Port:              OPERATIONSTREAMPACK
   Memory:            <not applicable>

   Argument:          operationHostStreamPack
   Register Offset:   0x0
   Port:              OPERATIONHOSTSTREAMPACK
   Memory:            <not applicable>

   Argument:          listenPortStreamPack
   Register Offset:   0x0
   Port:              LISTENPORTSTREAMPACK
   Memory:            <not applicable>

   Argument:          listenStatusStreamPack
   Register Offset:   0x0
   Port:              LISTENSTATUSSTREAMPACK
   Memory:            <not applicable>

   Argument:          notificationStreamPack
   Register Offset:   0x0
   Port:              NOTIFICATIONSTREAMPACK
   Memory:            <not applicable>

   Argument:          readRequestStreamPack
   Register Offset:   0x0
   Port:              READREQUESTSTREAMPACK
   Memory:            <not applicable>

   Argument:          rxMetaStreamPack
   Register Offset:   0x0
   Port:              RXMETASTREAMPACK
   Memory:            <not applicable>

   Argument:          rxDataStreamPack
   Register Offset:   0x0
   Port:              RXDATASTREAMPACK
   Memory:            <not applicable>

   Argument:          openConnectionStreamPack
   Register Offset:   0x0
   Port:              OPENCONNECTIONSTREAMPACK
   Memory:            <not applicable>

   Argument:          connectionStatusStreamPack
   Register Offset:   0x0
   Port:              CONNECTIONSTATUSSTREAMPACK
   Memory:            <not applicable>

   Argument:          closeConnectionStreamPack
   Register Offset:   0x0
   Port:              CLOSECONNECTIONSTREAMPACK
   Memory:            <not applicable>

   Argument:          txMetaStreamPack
   Register Offset:   0x0
   Port:              TXMETASTREAMPACK
   Memory:            <not applicable>

   Argument:          txDataStreamPack
   Register Offset:   0x0
   Port:              TXDATASTREAMPACK
   Memory:            <not applicable>

   Argument:          txStatusStreamPack
   Register Offset:   0x0
   Port:              TXSTATUSSTREAMPACK
   Memory:            <not applicable>

   Argument:          eventStream
   Register Offset:   0x0
   Port:              EVENTSTREAM
   Memory:            <not applicable>
Kernel: udp_ip_krnl

Definition
----------
   Signature: udp_ip_krnl (uint scalar00, stream m_axis_line, stream m_axis_udp_data, stream m_axis_udp_metadata, stream s_axis_line, stream s_axis_udp_data, stream s_axis_udp_metadata)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x10000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axis_line
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          m_axis_udp_data
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          m_axis_udp_metadata
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          s_axis_line
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          s_axis_udp_data
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          s_axis_udp_metadata
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

--------------------------
Instance:        udp_ip0
   Base Address: 0x18a0000

   Argument:          scalar00
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          m_axis_line
   Register Offset:   0x020
   Port:              m_axis_line
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_data
   Register Offset:   0x028
   Port:              m_axis_udp_data
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_metadata
   Register Offset:   0x030
   Port:              m_axis_udp_metadata
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_line
   Register Offset:   0x038
   Port:              s_axis_line
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_data
   Register Offset:   0x040
   Port:              s_axis_udp_data
   Memory:            dc_18 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_metadata
   Register Offset:   0x048
   Port:              s_axis_udp_metadata
   Memory:            dc_19 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        udp_ip1
   Base Address: 0x18b0000

   Argument:          scalar00
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          m_axis_line
   Register Offset:   0x020
   Port:              m_axis_line
   Memory:            dc_8 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_data
   Register Offset:   0x028
   Port:              m_axis_udp_data
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_udp_metadata
   Register Offset:   0x030
   Port:              m_axis_udp_metadata
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_line
   Register Offset:   0x038
   Port:              s_axis_line
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_data
   Register Offset:   0x040
   Port:              s_axis_udp_data
   Memory:            dc_20 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_udp_metadata
   Register Offset:   0x048
   Port:              s_axis_udp_metadata
   Memory:            dc_21 (MEM_STREAMING_CONNECTION)
Kernel: orderBookDataMoverTop

Definition
----------
   Signature: orderBookDataMoverTop (void* regControl_control, void* regControl_indexTxHead, void* regControl_indexRxTail, void* regControl_rxThrottleRate, void* regControl_reserved04, void* regControl_reserved05, void* regControl_reserved06, void* regControl_reserved07, void* regStatus_status, void* regStatus_indexTxTail, void* regStatus_txResponse, void* regStatus_indexRxHead, void* regStatus_rxOperation, void* regStatus_latencyMin, void* regStatus_latencyMax, void* regStatus_latencySum, void* regStatus_latencyCount, void* regStatus_cyclesPre, void* regStatus_cyclesPost, void* regStatus_rxThrottleCount, void* regStatus_rxThrottleEvent, void* regStatus_reserved13, void* regStatus_reserved14, void* regStatus_reserved15, void* ringBufferTx, void* ringBufferRx, stream<hls::axis<ap_uint<1024>, 0, 0, 0>, 0>& responseStreamPack, stream<hls::axis<ap_uint<184>, 0, 0, 0>, 0>& operationStreamPack)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    1024 bits
   Port Type:     addressable

   Port:          RESPONSESTREAMPACK
   Mode:          read_only
   Range (bytes): 
   Data Width:    1024 bits
   Port Type:     stream

   Port:          OPERATIONSTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    184 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        orderBookDataMoverTop
   Base Address: 0x1850000

   Argument:          regControl_control
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_indexTxHead
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_indexRxTail
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            HBM[0] (MEM_HBM)

   Argument:          regControl_rxThrottleRate
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            HBM[0] (MEM_HBM)

   Argument:          regControl_reserved04
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            dc_25 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved05
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            dc_26 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved06
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_reserved07
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_status
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_indexTxTail
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_txResponse
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_indexRxHead
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxOperation
   Register Offset:   0x88
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_latencyMin
   Register Offset:   0x98
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_latencyMax
   Register Offset:   0xA8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_latencySum
   Register Offset:   0xB8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_latencyCount
   Register Offset:   0xC8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_cyclesPre
   Register Offset:   0xD8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_cyclesPost
   Register Offset:   0xE8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxThrottleCount
   Register Offset:   0xF8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxThrottleEvent
   Register Offset:   0x108
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved13
   Register Offset:   0x118
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved14
   Register Offset:   0x120
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved15
   Register Offset:   0x128
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          ringBufferTx
   Register Offset:   0x130
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          ringBufferRx
   Register Offset:   0x13C
   Port:              M_AXI_GMEM
   Memory:            <not applicable>

   Argument:          responseStreamPack
   Register Offset:   0x0
   Port:              RESPONSESTREAMPACK
   Memory:            <not applicable>

   Argument:          operationStreamPack
   Register Offset:   0x0
   Port:              OPERATIONSTREAMPACK
   Memory:            <not applicable>
Kernel: feedHandlerTop

Definition
----------
   Signature: feedHandlerTop (void* regControl_control, void* regControl_capture, void* regControl_reserved02, void* regControl_reserved03, void* regControl_reserved04, void* regControl_reserved05, void* regControl_reserved06, void* regControl_reserved07, void* regStatus_processWord, void* regStatus_processPacket, void* regStatus_processBinary, void* regStatus_processFix, void* regStatus_txOperation, void* regStatus_rxEvent, void* regStatus_reserved06, void* regStatus_reserved07, void* regSymbolMap, void* regCapture, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& inputDataStream, stream<hls::axis<ap_uint<224>, 0, 0, 0>, 0>& operationStreamPack, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream)

Ports
-----
   Port:          INPUTDATASTREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          OPERATIONSTREAMPACK
   Mode:          write_only
   Range (bytes): 
   Data Width:    224 bits
   Port Type:     stream

   Port:          EVENTSTREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        feedHandlerTop
   Base Address: 0x1820000

   Argument:          regControl_control
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_capture
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_reserved02
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_reserved03
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_reserved04
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            dc_22 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved05
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            dc_23 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved06
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            dc_34 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_reserved07
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_processWord
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_processPacket
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_processBinary
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_processFix
   Register Offset:   0x80
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_txOperation
   Register Offset:   0x90
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxEvent
   Register Offset:   0xA0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved06
   Register Offset:   0xB0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_reserved07
   Register Offset:   0xB8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regSymbolMap
   Register Offset:   0xC0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regCapture
   Register Offset:   0x4C4
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inputDataStream
   Register Offset:   0x0
   Port:              INPUTDATASTREAM
   Memory:            <not applicable>

   Argument:          operationStreamPack
   Register Offset:   0x0
   Port:              OPERATIONSTREAMPACK
   Memory:            <not applicable>

   Argument:          eventStream
   Register Offset:   0x0
   Port:              EVENTSTREAM
   Memory:            <not applicable>
Kernel: tcp_ip_krnl

Definition
----------
   Signature: tcp_ip_krnl (uint scalar00, stream m_axis_line, stream s_axis_line, stream m_axis_listen_port_status, stream m_axis_notifications, stream m_axis_open_status, stream m_axis_rx_data, stream m_axis_rx_metadata, stream m_axis_tx_status, stream s_axis_listen_port, stream s_axis_close_connection, stream s_axis_open_connection, stream s_axis_read_package, stream s_axis_tx_data, stream s_axis_tx_metadata)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x10000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axis_line
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          s_axis_line
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          m_axis_listen_port_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          m_axis_notifications
   Mode:          write_only
   Range (bytes): 
   Data Width:    128 bits
   Port Type:     stream

   Port:          m_axis_open_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          m_axis_rx_data
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          m_axis_rx_metadata
   Mode:          write_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          m_axis_tx_status
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          s_axis_listen_port
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          s_axis_close_connection
   Mode:          read_only
   Range (bytes): 
   Data Width:    16 bits
   Port Type:     stream

   Port:          s_axis_open_connection
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          s_axis_read_package
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          s_axis_tx_data
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          s_axis_tx_metadata
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

--------------------------
Instance:        tcp_ip0
   Base Address: 0x1890000

   Argument:          scalar00
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          m_axis_line
   Register Offset:   0x020
   Port:              m_axis_line
   Memory:            dc_11 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_line
   Register Offset:   0x038
   Port:              s_axis_line
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_listen_port_status
   Register Offset:   0x050
   Port:              m_axis_listen_port_status
   Memory:            dc_12 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_notifications
   Register Offset:   0x058
   Port:              m_axis_notifications
   Memory:            dc_13 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_open_status
   Register Offset:   0x060
   Port:              m_axis_open_status
   Memory:            dc_14 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_rx_data
   Register Offset:   0x068
   Port:              m_axis_rx_data
   Memory:            dc_15 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_rx_metadata
   Register Offset:   0x070
   Port:              m_axis_rx_metadata
   Memory:            dc_16 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_tx_status
   Register Offset:   0x078
   Port:              m_axis_tx_status
   Memory:            dc_17 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_listen_port
   Register Offset:   0x080
   Port:              s_axis_listen_port
   Memory:            dc_28 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_close_connection
   Register Offset:   0x088
   Port:              s_axis_close_connection
   Memory:            dc_31 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_open_connection
   Register Offset:   0x090
   Port:              s_axis_open_connection
   Memory:            dc_30 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_read_package
   Register Offset:   0x098
   Port:              s_axis_read_package
   Memory:            dc_29 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tx_data
   Register Offset:   0x0A0
   Port:              s_axis_tx_data
   Memory:            dc_33 (MEM_STREAMING_CONNECTION)

   Argument:          s_axis_tx_metadata
   Register Offset:   0x0AA
   Port:              s_axis_tx_metadata
   Memory:            dc_32 (MEM_STREAMING_CONNECTION)
Kernel: lineHandlerTop

Definition
----------
   Signature: lineHandlerTop (void* regControl_controlPort0, void* regControl_echoAddress0, void* regControl_echoPort0, void* regControl_controlPort1, void* regControl_echoAddress1, void* regControl_echoPort1, void* regControl_controlArb, void* regControl_resetTimerInterval, void* regStatus_rxWord0, void* regStatus_rxMeta0, void* regStatus_dropWord0, void* regStatus_debugAddress0, void* regStatus_debugPort0, void* regStatus_rxWord1, void* regStatus_rxMeta1, void* regStatus_dropWord1, void* regStatus_debugAddress1, void* regStatus_debugPort1, void* regStatus_totalSent, void* regStatus_totalWordSent, void* regStatus_totalMissed, void* regStatus_rxFeed0, void* regStatus_rxFeed1, void* regStatus_txFeed0, void* regStatus_txFeed1, void* regStatus_discarded0, void* regStatus_discarded1, void* regStatus_rxEvent, void* regPortFilter, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& inputDataPort0, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& inputMetaPort0, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& outputDataPort0, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& outputMetaPort0, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& inputDataPort1, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& inputMetaPort1, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& outputDataPort1, stream<hls::axis<ap_uint<256>, 0, 0, 0>, 0>& outputMetaPort1, stream<hls::axis<ap_int<64>, 0, 0, 0>, 0>& outputArbDataFeed, stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& eventStream)

Ports
-----
   Port:          INPUTDATAPORT0
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          INPUTMETAPORT0
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUTPUTDATAPORT0
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          OUTPUTMETAPORT0
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          INPUTDATAPORT1
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          INPUTMETAPORT1
   Mode:          read_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUTPUTDATAPORT1
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          OUTPUTMETAPORT1
   Mode:          write_only
   Range (bytes): 
   Data Width:    256 bits
   Port Type:     stream

   Port:          OUTPUTARBDATAFEED
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          EVENTSTREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        lineHandlerTop
   Base Address: 0x1830000

   Argument:          regControl_controlPort0
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_echoAddress0
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_echoPort0
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regControl_controlPort1
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            dc_6 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_echoAddress1
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            dc_7 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_echoPort1
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            dc_18 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_controlArb
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            dc_19 (MEM_STREAMING_CONNECTION)

   Argument:          regControl_resetTimerInterval
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            dc_9 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_rxWord0
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            dc_10 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_rxMeta0
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            dc_20 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_dropWord0
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            dc_21 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_debugAddress0
   Register Offset:   0x80
   Port:              S_AXI_CONTROL
   Memory:            dc_22 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_debugPort0
   Register Offset:   0x90
   Port:              S_AXI_CONTROL
   Memory:            dc_38 (MEM_STREAMING_CONNECTION)

   Argument:          regStatus_rxWord1
   Register Offset:   0xA0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxMeta1
   Register Offset:   0xB0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_dropWord1
   Register Offset:   0xC0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_debugAddress1
   Register Offset:   0xD0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_debugPort1
   Register Offset:   0xE0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_totalSent
   Register Offset:   0xF0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_totalWordSent
   Register Offset:   0x100
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_totalMissed
   Register Offset:   0x110
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxFeed0
   Register Offset:   0x120
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxFeed1
   Register Offset:   0x130
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_txFeed0
   Register Offset:   0x140
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_txFeed1
   Register Offset:   0x150
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_discarded0
   Register Offset:   0x160
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_discarded1
   Register Offset:   0x170
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regStatus_rxEvent
   Register Offset:   0x180
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          regPortFilter
   Register Offset:   0x190
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          inputDataPort0
   Register Offset:   0x0
   Port:              INPUTDATAPORT0
   Memory:            <not applicable>

   Argument:          inputMetaPort0
   Register Offset:   0x0
   Port:              INPUTMETAPORT0
   Memory:            <not applicable>

   Argument:          outputDataPort0
   Register Offset:   0x0
   Port:              OUTPUTDATAPORT0
   Memory:            <not applicable>

   Argument:          outputMetaPort0
   Register Offset:   0x0
   Port:              OUTPUTMETAPORT0
   Memory:            <not applicable>

   Argument:          inputDataPort1
   Register Offset:   0x0
   Port:              INPUTDATAPORT1
   Memory:            <not applicable>

   Argument:          inputMetaPort1
   Register Offset:   0x0
   Port:              INPUTMETAPORT1
   Memory:            <not applicable>

   Argument:          outputDataPort1
   Register Offset:   0x0
   Port:              OUTPUTDATAPORT1
   Memory:            <not applicable>

   Argument:          outputMetaPort1
   Register Offset:   0x0
   Port:              OUTPUTMETAPORT1
   Memory:            <not applicable>

   Argument:          outputArbDataFeed
   Register Offset:   0x0
   Port:              OUTPUTARBDATAFEED
   Memory:            <not applicable>

   Argument:          eventStream
   Register Offset:   0x0
   Port:              EVENTSTREAM
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:56 (SW BUILD: 3246112)
   Command Line:  v++ --config aat.u50.ini --connectivity.connect ii_level0_wire/ulp_m_aclk_freerun_ref_00:eth0/clk_gt_freerun --connectivity.connect io_clk_qsfp_refclka_00:eth0/gt_refclk --connectivity.connect eth0/gt_serial_port:io_gt_qsfp_00 --connectivity.nk ethernet_krnl_axis_x4:1:eth0 --connectivity.nk loopback:1:loopback0 --connectivity.nk udp_ip_krnl:2:udp_ip0.udp_ip1 --connectivity.nk tcp_ip_krnl:1:tcp_ip0 --connectivity.nk lineHandlerTop:1:lineHandlerTop --connectivity.nk feedHandlerTop:1:feedHandlerTop --connectivity.nk orderBookTop:1:orderBookTop --connectivity.nk orderBookDataMoverTop:1:orderBookDataMoverTop --connectivity.nk pricingEngineTop:1:pricingEngineTop --connectivity.nk orderEntryTcpTop:1:orderEntryTcpTop --connectivity.nk clockTickGeneratorTop:1:clockTickGeneratorTop --connectivity.sc eth0.rx0_axis:udp_ip0.s_axis_line --connectivity.sc eth0.rx1_axis:tcp_ip0.s_axis_line --connectivity.sc eth0.rx2_axis:udp_ip1.s_axis_line --connectivity.sc eth0.rx3_axis:loopback0.s_axis_rx --connectivity.sc udp_ip0.m_axis_line:eth0.tx0_axis --connectivity.sc tcp_ip0.m_axis_line:eth0.tx1_axis --connectivity.sc udp_ip1.m_axis_line:eth0.tx2_axis --connectivity.sc loopback0.m_axis_tx:eth0.tx3_axis --connectivity.sc udp_ip0.m_axis_udp_data:lineHandlerTop.inputDataPort0 --connectivity.sc udp_ip0.m_axis_udp_metadata:lineHandlerTop.inputMetaPort0 --connectivity.sc udp_ip1.m_axis_udp_data:lineHandlerTop.inputDataPort1 --connectivity.sc udp_ip1.m_axis_udp_metadata:lineHandlerTop.inputMetaPort1 --connectivity.sc lineHandlerTop.outputDataPort0:udp_ip0.s_axis_udp_data --connectivity.sc lineHandlerTop.outputMetaPort0:udp_ip0.s_axis_udp_metadata --connectivity.sc lineHandlerTop.outputDataPort1:udp_ip1.s_axis_udp_data --connectivity.sc lineHandlerTop.outputMetaPort1:udp_ip1.s_axis_udp_metadata --connectivity.sc lineHandlerTop.outputArbDataFeed:feedHandlerTop.inputDataStream --connectivity.sc feedHandlerTop.operationStreamPack:orderBookTop.operationStreamPack --connectivity.sc orderBookTop.responseStreamPack:pricingEngineTop.responseStreamPack --connectivity.sc orderBookTop.dataMoveStreamPack:orderBookDataMoverTop.responseStreamPack --connectivity.sc orderBookDataMoverTop.operationStreamPack:orderEntryTcpTop.operationHostStreamPack --connectivity.sc pricingEngineTop.operationStreamPack:orderEntryTcpTop.operationStreamPack --connectivity.sc tcp_ip0.m_axis_rx_data:orderEntryTcpTop.rxDataStreamPack --connectivity.sc tcp_ip0.m_axis_rx_metadata:orderEntryTcpTop.rxMetaStreamPack --connectivity.sc tcp_ip0.m_axis_listen_port_status:orderEntryTcpTop.listenStatusStreamPack --connectivity.sc tcp_ip0.m_axis_notifications:orderEntryTcpTop.notificationStreamPack --connectivity.sc tcp_ip0.m_axis_open_status:orderEntryTcpTop.connectionStatusStreamPack --connectivity.sc tcp_ip0.m_axis_tx_status:orderEntryTcpTop.txStatusStreamPack --connectivity.sc orderEntryTcpTop.txDataStreamPack:tcp_ip0.s_axis_tx_data --connectivity.sc orderEntryTcpTop.txMetaStreamPack:tcp_ip0.s_axis_tx_metadata --connectivity.sc orderEntryTcpTop.listenPortStreamPack:tcp_ip0.s_axis_listen_port --connectivity.sc orderEntryTcpTop.readRequestStreamPack:tcp_ip0.s_axis_read_package --connectivity.sc orderEntryTcpTop.openConnectionStreamPack:tcp_ip0.s_axis_open_connection --connectivity.sc orderEntryTcpTop.closeConnectionStreamPack:tcp_ip0.s_axis_close_connection --connectivity.sc clockTickGeneratorTop.eventStream00:feedHandlerTop.eventStream --connectivity.sc clockTickGeneratorTop.eventStream01:orderBookTop.eventStream --connectivity.sc clockTickGeneratorTop.eventStream02:pricingEngineTop.eventStream --connectivity.sc clockTickGeneratorTop.eventStream03:orderEntryTcpTop.eventStream --connectivity.sc clockTickGeneratorTop.eventStream04:lineHandlerTop.eventStream --connectivity.slr eth0:SLR1 --connectivity.slr loopback0:SLR1 --connectivity.slr udp_ip0:SLR1 --connectivity.slr udp_ip1:SLR1 --connectivity.slr tcp_ip0:SLR1 --connectivity.slr lineHandlerTop:SLR1 --connectivity.slr feedHandlerTop:SLR1 --connectivity.slr orderBookTop:SLR1 --connectivity.slr orderBookDataMoverTop:SLR1 --connectivity.slr pricingEngineTop:SLR1 --connectivity.slr orderEntryTcpTop:SLR1 --connectivity.slr clockTickGeneratorTop:SLR1 --connectivity.sp orderBookDataMoverTop.ringBufferTx:HBM[0] --connectivity.sp orderBookDataMoverTop.ringBufferRx:HBM[0] --input_files xo/ethernet_krnl_axis_x4.hw.xilinx_u50_gen3x16_xdma_201920_3.xo --input_files xo/loopback_krnl_axis_x1.xo --input_files xo/udp_ip_krnl.xo --input_files xo/tcp_ip_krnl.xo --input_files xo/lineHandlerTop.xo --input_files xo/feedHandlerTop.xo --input_files xo/orderBookTop.xo --input_files xo/orderBookDataMoverTop.xo --input_files xo/pricingEngineTop.xo --input_files xo/orderEntryTcpTop.xo --input_files xo/clockTickGeneratorTop.xo --kernel_frequency 320 --link --optimize 0 --output aat.xclbin --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --report_level 0 --save-temps --target hw --vivado.prop run.impl_1.steps.phys_opt_design.is_enabled=1 --vivado.prop run.impl_1.steps.post_route_phys_opt_design.is_enabled=1 
   Options:       --config aat.u50.ini
                  --connectivity.connect ii_level0_wire/ulp_m_aclk_freerun_ref_00:eth0/clk_gt_freerun
                  --connectivity.connect io_clk_qsfp_refclka_00:eth0/gt_refclk
                  --connectivity.connect eth0/gt_serial_port:io_gt_qsfp_00
                  --connectivity.nk ethernet_krnl_axis_x4:1:eth0
                  --connectivity.nk loopback:1:loopback0
                  --connectivity.nk udp_ip_krnl:2:udp_ip0.udp_ip1
                  --connectivity.nk tcp_ip_krnl:1:tcp_ip0
                  --connectivity.nk lineHandlerTop:1:lineHandlerTop
                  --connectivity.nk feedHandlerTop:1:feedHandlerTop
                  --connectivity.nk orderBookTop:1:orderBookTop
                  --connectivity.nk orderBookDataMoverTop:1:orderBookDataMoverTop
                  --connectivity.nk pricingEngineTop:1:pricingEngineTop
                  --connectivity.nk orderEntryTcpTop:1:orderEntryTcpTop
                  --connectivity.nk clockTickGeneratorTop:1:clockTickGeneratorTop
                  --connectivity.sc eth0.rx0_axis:udp_ip0.s_axis_line
                  --connectivity.sc eth0.rx1_axis:tcp_ip0.s_axis_line
                  --connectivity.sc eth0.rx2_axis:udp_ip1.s_axis_line
                  --connectivity.sc eth0.rx3_axis:loopback0.s_axis_rx
                  --connectivity.sc udp_ip0.m_axis_line:eth0.tx0_axis
                  --connectivity.sc tcp_ip0.m_axis_line:eth0.tx1_axis
                  --connectivity.sc udp_ip1.m_axis_line:eth0.tx2_axis
                  --connectivity.sc loopback0.m_axis_tx:eth0.tx3_axis
                  --connectivity.sc udp_ip0.m_axis_udp_data:lineHandlerTop.inputDataPort0
                  --connectivity.sc udp_ip0.m_axis_udp_metadata:lineHandlerTop.inputMetaPort0
                  --connectivity.sc udp_ip1.m_axis_udp_data:lineHandlerTop.inputDataPort1
                  --connectivity.sc udp_ip1.m_axis_udp_metadata:lineHandlerTop.inputMetaPort1
                  --connectivity.sc lineHandlerTop.outputDataPort0:udp_ip0.s_axis_udp_data
                  --connectivity.sc lineHandlerTop.outputMetaPort0:udp_ip0.s_axis_udp_metadata
                  --connectivity.sc lineHandlerTop.outputDataPort1:udp_ip1.s_axis_udp_data
                  --connectivity.sc lineHandlerTop.outputMetaPort1:udp_ip1.s_axis_udp_metadata
                  --connectivity.sc lineHandlerTop.outputArbDataFeed:feedHandlerTop.inputDataStream
                  --connectivity.sc feedHandlerTop.operationStreamPack:orderBookTop.operationStreamPack
                  --connectivity.sc orderBookTop.responseStreamPack:pricingEngineTop.responseStreamPack
                  --connectivity.sc orderBookTop.dataMoveStreamPack:orderBookDataMoverTop.responseStreamPack
                  --connectivity.sc orderBookDataMoverTop.operationStreamPack:orderEntryTcpTop.operationHostStreamPack
                  --connectivity.sc pricingEngineTop.operationStreamPack:orderEntryTcpTop.operationStreamPack
                  --connectivity.sc tcp_ip0.m_axis_rx_data:orderEntryTcpTop.rxDataStreamPack
                  --connectivity.sc tcp_ip0.m_axis_rx_metadata:orderEntryTcpTop.rxMetaStreamPack
                  --connectivity.sc tcp_ip0.m_axis_listen_port_status:orderEntryTcpTop.listenStatusStreamPack
                  --connectivity.sc tcp_ip0.m_axis_notifications:orderEntryTcpTop.notificationStreamPack
                  --connectivity.sc tcp_ip0.m_axis_open_status:orderEntryTcpTop.connectionStatusStreamPack
                  --connectivity.sc tcp_ip0.m_axis_tx_status:orderEntryTcpTop.txStatusStreamPack
                  --connectivity.sc orderEntryTcpTop.txDataStreamPack:tcp_ip0.s_axis_tx_data
                  --connectivity.sc orderEntryTcpTop.txMetaStreamPack:tcp_ip0.s_axis_tx_metadata
                  --connectivity.sc orderEntryTcpTop.listenPortStreamPack:tcp_ip0.s_axis_listen_port
                  --connectivity.sc orderEntryTcpTop.readRequestStreamPack:tcp_ip0.s_axis_read_package
                  --connectivity.sc orderEntryTcpTop.openConnectionStreamPack:tcp_ip0.s_axis_open_connection
                  --connectivity.sc orderEntryTcpTop.closeConnectionStreamPack:tcp_ip0.s_axis_close_connection
                  --connectivity.sc clockTickGeneratorTop.eventStream00:feedHandlerTop.eventStream
                  --connectivity.sc clockTickGeneratorTop.eventStream01:orderBookTop.eventStream
                  --connectivity.sc clockTickGeneratorTop.eventStream02:pricingEngineTop.eventStream
                  --connectivity.sc clockTickGeneratorTop.eventStream03:orderEntryTcpTop.eventStream
                  --connectivity.sc clockTickGeneratorTop.eventStream04:lineHandlerTop.eventStream
                  --connectivity.slr eth0:SLR1
                  --connectivity.slr loopback0:SLR1
                  --connectivity.slr udp_ip0:SLR1
                  --connectivity.slr udp_ip1:SLR1
                  --connectivity.slr tcp_ip0:SLR1
                  --connectivity.slr lineHandlerTop:SLR1
                  --connectivity.slr feedHandlerTop:SLR1
                  --connectivity.slr orderBookTop:SLR1
                  --connectivity.slr orderBookDataMoverTop:SLR1
                  --connectivity.slr pricingEngineTop:SLR1
                  --connectivity.slr orderEntryTcpTop:SLR1
                  --connectivity.slr clockTickGeneratorTop:SLR1
                  --connectivity.sp orderBookDataMoverTop.ringBufferTx:HBM[0]
                  --connectivity.sp orderBookDataMoverTop.ringBufferRx:HBM[0]
                  --input_files xo/ethernet_krnl_axis_x4.hw.xilinx_u50_gen3x16_xdma_201920_3.xo
                  --input_files xo/loopback_krnl_axis_x1.xo
                  --input_files xo/udp_ip_krnl.xo
                  --input_files xo/tcp_ip_krnl.xo
                  --input_files xo/lineHandlerTop.xo
                  --input_files xo/feedHandlerTop.xo
                  --input_files xo/orderBookTop.xo
                  --input_files xo/orderBookDataMoverTop.xo
                  --input_files xo/pricingEngineTop.xo
                  --input_files xo/orderEntryTcpTop.xo
                  --input_files xo/clockTickGeneratorTop.xo
                  --kernel_frequency 320
                  --link
                  --optimize 0
                  --output aat.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
                  --report_level 0
                  --save-temps
                  --target hw
                  --vivado.prop run.impl_1.steps.phys_opt_design.is_enabled=1
                  --vivado.prop run.impl_1.steps.post_route_phys_opt_design.is_enabled=1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
