# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do SoC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:12 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity MyMemory
# -- Compiling architecture SYN of mymemory
# End time: 23:27:13 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:13 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity MulCounter
# -- Compiling architecture MulCounterArch of MulCounter
# End time: 23:27:13 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:13 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PeriphericCircuit
# -- Compiling architecture PeriphericCircuitArch of PeriphericCircuit
# End time: 23:27:14 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:14 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package OutputControlPackage
# -- Compiling package body OutputControlPackage
# -- Loading package OutputControlPackage
# End time: 23:27:14 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:14 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SinglePartialProduct
# -- Compiling architecture SinglePartialProductArch of SinglePartialProduct
# End time: 23:27:15 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:15 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier32Bits
# -- Compiling architecture Multiplier32BitsArch of Multiplier32Bits
# End time: 23:27:15 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:15 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalShiftRight
# -- Compiling architecture LogicalShiftRightArch of LogicalShiftRight
# End time: 23:27:16 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:16 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LeftShift
# -- Compiling architecture LeftShiftArch of LeftShift
# End time: 23:27:16 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:16 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullPartialProduct
# -- Compiling architecture FullPartialProductArch of FullPartialProduct
# End time: 23:27:17 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:17 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder32
# -- Compiling architecture CRAAdder32Arch of CRAAdder32
# End time: 23:27:17 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:17 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder30
# -- Compiling architecture CRAAdder30Arch of CRAAdder30
# End time: 23:27:18 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:18 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder26
# -- Compiling architecture CRAAdder26Arch of CRAAdder26
# End time: 23:27:18 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:19 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder22
# -- Compiling architecture CRAAdder22Arch of CRAAdder22
# End time: 23:27:19 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:19 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder18
# -- Compiling architecture CRAAdder18Arch of CRAAdder18
# End time: 23:27:20 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:20 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder14
# -- Compiling architecture CRAAdder14Arch of CRAAdder14
# End time: 23:27:20 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:20 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder10
# -- Compiling architecture CRAAdder10Arch of CRAAdder10
# End time: 23:27:21 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:21 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder6
# -- Compiling architecture CRAAdder6Arch of CRAAdder6
# End time: 23:27:21 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:21 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BoothDecoder
# -- Compiling architecture BoothDecoderArch of BoothDecoder
# End time: 23:27:22 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:22 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockXor
# -- Compiling architecture BlockXorArch of BlockXor
# End time: 23:27:22 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:22 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockOr
# -- Compiling architecture BlockOrArch of BlockOr
# End time: 23:27:23 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:23 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockAnd
# -- Compiling architecture BlockAndArch of BlockAnd
# End time: 23:27:24 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:24 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ArithmeticShiftRight
# -- Compiling architecture ArithmeticShiftRightArch of ArithmeticShiftRight
# End time: 23:27:24 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:24 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Mar
# -- Compiling architecture MarArch of Mar
# End time: 23:27:25 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:25 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Counter
# -- Compiling architecture CounterArch of Counter
# End time: 23:27:25 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:25 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Word
# -- Compiling architecture WordArch of Word
# End time: 23:27:26 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:26 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sp
# -- Compiling architecture SpArch of Sp
# End time: 23:27:26 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:26 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package RegistersPackage
# -- Compiling package body RegistersPackage
# -- Loading package RegistersPackage
# End time: 23:27:26 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:27 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture PCArch of PC
# End time: 23:27:27 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:27 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Ir
# -- Compiling architecture IrArch of Ir
# End time: 23:27:28 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:28 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity CSR
# -- Compiling architecture CSRArch of CSR
# End time: 23:27:28 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:28 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity ControlUnit
# -- Compiling architecture ControlUnitArch of ControlUnit
# End time: 23:27:29 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:29 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Alu
# -- Compiling architecture AluArch of Alu
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity MulCounter
# End time: 23:27:30 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:30 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity RegistersBlock
# -- Compiling architecture RegistersBlockArch of RegistersBlock
# -- Loading entity Word
# -- Loading entity Sp
# End time: 23:27:30 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:30 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity OutputManager
# -- Compiling architecture OutputManagerArch of OutputManager
# End time: 23:27:31 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:31 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity InputManager
# -- Compiling architecture InputManagerArch of InputManager
# End time: 23:27:31 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:31 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity Registers
# -- Compiling architecture RegistersArch of Registers
# -- Loading entity InputManager
# -- Loading entity RegistersBlock
# -- Loading entity OutputManager
# End time: 23:27:32 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:32 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity RiscV
# -- Compiling architecture RiscVArch of RiscV
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity ControlUnit
# -- Loading package RegistersPackage
# -- Loading entity Registers
# -- Loading entity CSR
# -- Loading entity Ir
# -- Loading entity PC
# -- Loading entity Counter
# -- Loading entity Mar
# -- Loading entity Alu
# End time: 23:27:33 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:27:33 on Jul 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity SoC
# -- Compiling architecture SoCArch of SoC
# -- Loading entity RiscV
# -- Loading package altera_mf_components
# -- Loading entity MyMemory
# -- Loading entity PeriphericCircuit
# End time: 23:27:33 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC
# reading C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini
vcom -reportprogress 300 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:27 on Jul 01,2020
# vcom -reportprogress 300 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Alu
# -- Compiling architecture AluArch of Alu
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity MulCounter
# End time: 23:32:28 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:28 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ArithmeticShiftRight
# -- Compiling architecture ArithmeticShiftRightArch of ArithmeticShiftRight
# End time: 23:32:28 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:28 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockAnd
# -- Compiling architecture BlockAndArch of BlockAnd
# End time: 23:32:29 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:29 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockOr
# -- Compiling architecture BlockOrArch of BlockOr
# End time: 23:32:29 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:29 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockXor
# -- Compiling architecture BlockXorArch of BlockXor
# End time: 23:32:30 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:30 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BoothDecoder
# -- Compiling architecture BoothDecoderArch of BoothDecoder
# End time: 23:32:31 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:31 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity ControlUnit
# -- Compiling architecture ControlUnitArch of ControlUnit
# End time: 23:32:31 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:31 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Counter
# -- Compiling architecture CounterArch of Counter
# End time: 23:32:32 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:32 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder6
# -- Compiling architecture CRAAdder6Arch of CRAAdder6
# End time: 23:32:32 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:32 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder10
# -- Compiling architecture CRAAdder10Arch of CRAAdder10
# End time: 23:32:33 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:33 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder14
# -- Compiling architecture CRAAdder14Arch of CRAAdder14
# End time: 23:32:34 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:34 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder18
# -- Compiling architecture CRAAdder18Arch of CRAAdder18
# End time: 23:32:34 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:34 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder22
# -- Compiling architecture CRAAdder22Arch of CRAAdder22
# End time: 23:32:35 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:35 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder26
# -- Compiling architecture CRAAdder26Arch of CRAAdder26
# End time: 23:32:35 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:35 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder30
# -- Compiling architecture CRAAdder30Arch of CRAAdder30
# End time: 23:32:36 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:36 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder32
# -- Compiling architecture CRAAdder32Arch of CRAAdder32
# End time: 23:32:36 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:37 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity CSR
# -- Compiling architecture CSRArch of CSR
# End time: 23:32:37 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:37 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullPartialProduct
# -- Compiling architecture FullPartialProductArch of FullPartialProduct
# End time: 23:32:38 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:38 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity InputManager
# -- Compiling architecture InputManagerArch of InputManager
# End time: 23:32:38 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:38 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Ir
# -- Compiling architecture IrArch of Ir
# End time: 23:32:39 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:39 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LeftShift
# -- Compiling architecture LeftShiftArch of LeftShift
# End time: 23:32:39 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:39 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalShiftRight
# -- Compiling architecture LogicalShiftRightArch of LogicalShiftRight
# End time: 23:32:40 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:40 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Mar
# -- Compiling architecture MarArch of Mar
# End time: 23:32:41 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:41 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity MulCounter
# -- Compiling architecture MulCounterArch of MulCounter
# End time: 23:32:41 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:41 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier32Bits
# -- Compiling architecture Multiplier32BitsArch of Multiplier32Bits
# End time: 23:32:42 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:42 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity MyMemory
# -- Compiling architecture SYN of mymemory
# End time: 23:32:42 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:43 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package OutputControlPackage
# -- Compiling package body OutputControlPackage
# -- Loading package OutputControlPackage
# End time: 23:32:43 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:43 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity OutputManager
# -- Compiling architecture OutputManagerArch of OutputManager
# End time: 23:32:43 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:43 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture PCArch of PC
# End time: 23:32:44 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:44 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PeriphericCircuit
# -- Compiling architecture PeriphericCircuitArch of PeriphericCircuit
# End time: 23:32:44 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:44 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity Registers
# -- Compiling architecture RegistersArch of Registers
# -- Loading entity InputManager
# -- Loading entity RegistersBlock
# -- Loading entity OutputManager
# End time: 23:32:45 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:45 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity RegistersBlock
# -- Compiling architecture RegistersBlockArch of RegistersBlock
# -- Loading entity Word
# -- Loading entity Sp
# End time: 23:32:46 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:46 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package RegistersPackage
# -- Compiling package body RegistersPackage
# -- Loading package RegistersPackage
# End time: 23:32:46 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:46 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity RiscV
# -- Compiling architecture RiscVArch of RiscV
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity ControlUnit
# -- Loading package RegistersPackage
# -- Loading entity Registers
# -- Loading entity CSR
# -- Loading entity Ir
# -- Loading entity PC
# -- Loading entity Counter
# -- Loading entity Mar
# -- Loading entity Alu
# End time: 23:32:46 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:46 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SinglePartialProduct
# -- Compiling architecture SinglePartialProductArch of SinglePartialProduct
# End time: 23:32:47 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:47 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity SoC
# -- Compiling architecture SoCArch of SoC
# -- Loading entity RiscV
# -- Loading package altera_mf_components
# -- Loading entity MyMemory
# -- Loading entity PeriphericCircuit
# End time: 23:32:48 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:48 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sp
# -- Compiling architecture SpArch of Sp
# End time: 23:32:48 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:48 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity TestProtocol
# -- Compiling architecture TestProtocolArch of TestProtocol
# -- Loading entity SoC
# End time: 23:32:49 on Jul 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 23:32:49 on Jul 01,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Word
# -- Compiling architecture WordArch of Word
# End time: 23:32:49 on Jul 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testprotocol
# vsim -gui "+altera" -l msim_transcript -do "SoC_run_msim_rtl_vhdl.do" 
# Start time: 23:32:57 on Jul 01,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.outputcontrolpackage(body)
# Loading work.testprotocol(testprotocolarch)
# Loading altera_mf.altera_mf_components
# Loading work.soc(socarch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading work.registerspackage(body)
# Loading work.riscv(riscvarch)
# Loading work.controlunit(controlunitarch)
# Loading work.registers(registersarch)
# Loading work.inputmanager(inputmanagerarch)
# Loading work.registersblock(registersblockarch)
# Loading work.word(wordarch)
# Loading work.sp(sparch)
# Loading work.outputmanager(outputmanagerarch)
# Loading work.csr(csrarch)
# Loading work.ir(irarch)
# Loading work.pc(pcarch)
# Loading work.counter(counterarch)
# Loading work.mar(mararch)
# Loading work.alu(aluarch)
# Loading work.mulcounter(mulcounterarch)
# Loading work.craadder32(craadder32arch)
# Loading work.logicalshiftright(logicalshiftrightarch)
# Loading work.leftshift(leftshiftarch)
# Loading work.arithmeticshiftright(arithmeticshiftrightarch)
# Loading work.multiplier32bits(multiplier32bitsarch)
# Loading work.boothdecoder(boothdecoderarch)
# Loading work.fullpartialproduct(fullpartialproductarch)
# Loading work.singlepartialproduct(singlepartialproductarch)
# Loading work.craadder30(craadder30arch)
# Loading work.craadder26(craadder26arch)
# Loading work.craadder22(craadder22arch)
# Loading work.craadder18(craadder18arch)
# Loading work.craadder14(craadder14arch)
# Loading work.craadder10(craadder10arch)
# Loading work.craadder6(craadder6arch)
# Loading work.blockand(blockandarch)
# Loading work.blockor(blockorarch)
# Loading work.blockxor(blockxorarch)
# Loading work.mymemory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.periphericcircuit(periphericcircuitarch)
# ** Warning: Design size of 18152 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
do wave.do
run 20us
add wave -position insertpoint  \
sim:/testprotocol/PcRegRwTest/CpuRiscV/Rpg/D \
sim:/testprotocol/PcRegRwTest/CpuRiscV/Rpg/Enable
restart
# ** Warning: Design size of 16889 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:42 on Jul 02,2020
# vcom -reportprogress 300 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Alu
# -- Compiling architecture AluArch of Alu
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity MulCounter
# End time: 00:12:42 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:42 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ArithmeticShiftRight
# -- Compiling architecture ArithmeticShiftRightArch of ArithmeticShiftRight
# End time: 00:12:43 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:43 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockAnd
# -- Compiling architecture BlockAndArch of BlockAnd
# End time: 00:12:43 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:44 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockOr
# -- Compiling architecture BlockOrArch of BlockOr
# End time: 00:12:44 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:44 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockXor
# -- Compiling architecture BlockXorArch of BlockXor
# End time: 00:12:45 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:45 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BoothDecoder
# -- Compiling architecture BoothDecoderArch of BoothDecoder
# End time: 00:12:45 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:45 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity ControlUnit
# -- Compiling architecture ControlUnitArch of ControlUnit
# End time: 00:12:46 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:46 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Counter
# -- Compiling architecture CounterArch of Counter
# End time: 00:12:47 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:47 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder6
# -- Compiling architecture CRAAdder6Arch of CRAAdder6
# End time: 00:12:47 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:47 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder10
# -- Compiling architecture CRAAdder10Arch of CRAAdder10
# End time: 00:12:48 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:48 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder14
# -- Compiling architecture CRAAdder14Arch of CRAAdder14
# End time: 00:12:49 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:49 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder18
# -- Compiling architecture CRAAdder18Arch of CRAAdder18
# End time: 00:12:49 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:49 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder22
# -- Compiling architecture CRAAdder22Arch of CRAAdder22
# End time: 00:12:50 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:50 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder26
# -- Compiling architecture CRAAdder26Arch of CRAAdder26
# End time: 00:12:50 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:50 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder30
# -- Compiling architecture CRAAdder30Arch of CRAAdder30
# End time: 00:12:51 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:51 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder32
# -- Compiling architecture CRAAdder32Arch of CRAAdder32
# End time: 00:12:52 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:52 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity CSR
# -- Compiling architecture CSRArch of CSR
# End time: 00:12:52 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:52 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullPartialProduct
# -- Compiling architecture FullPartialProductArch of FullPartialProduct
# End time: 00:12:53 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:53 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity InputManager
# -- Compiling architecture InputManagerArch of InputManager
# End time: 00:12:54 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:54 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Ir
# -- Compiling architecture IrArch of Ir
# End time: 00:12:54 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:54 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LeftShift
# -- Compiling architecture LeftShiftArch of LeftShift
# End time: 00:12:55 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:55 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalShiftRight
# -- Compiling architecture LogicalShiftRightArch of LogicalShiftRight
# End time: 00:12:55 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:55 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Mar
# -- Compiling architecture MarArch of Mar
# End time: 00:12:56 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:56 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity MulCounter
# -- Compiling architecture MulCounterArch of MulCounter
# End time: 00:12:57 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:57 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier32Bits
# -- Compiling architecture Multiplier32BitsArch of Multiplier32Bits
# End time: 00:12:57 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:57 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity MyMemory
# -- Compiling architecture SYN of mymemory
# End time: 00:12:58 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:58 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package OutputControlPackage
# -- Compiling package body OutputControlPackage
# -- Loading package OutputControlPackage
# End time: 00:12:58 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:58 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity OutputManager
# -- Compiling architecture OutputManagerArch of OutputManager
# End time: 00:12:59 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:12:59 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture PCArch of PC
# End time: 00:12:59 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:00 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PeriphericCircuit
# -- Compiling architecture PeriphericCircuitArch of PeriphericCircuit
# End time: 00:13:00 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:00 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity Registers
# -- Compiling architecture RegistersArch of Registers
# -- Loading entity InputManager
# -- Loading entity RegistersBlock
# -- Loading entity OutputManager
# End time: 00:13:01 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:01 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity RegistersBlock
# -- Compiling architecture RegistersBlockArch of RegistersBlock
# -- Loading entity Word
# -- Loading entity Sp
# End time: 00:13:01 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:01 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package RegistersPackage
# -- Compiling package body RegistersPackage
# -- Loading package RegistersPackage
# End time: 00:13:02 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:02 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity RiscV
# -- Compiling architecture RiscVArch of RiscV
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity ControlUnit
# -- Loading package RegistersPackage
# -- Loading entity Registers
# -- Loading entity CSR
# -- Loading entity Ir
# -- Loading entity PC
# -- Loading entity Counter
# -- Loading entity Mar
# -- Loading entity Alu
# End time: 00:13:02 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:02 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SinglePartialProduct
# -- Compiling architecture SinglePartialProductArch of SinglePartialProduct
# End time: 00:13:03 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:03 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity SoC
# -- Compiling architecture SoCArch of SoC
# -- Loading entity RiscV
# -- Loading package altera_mf_components
# -- Loading entity MyMemory
# -- Loading entity PeriphericCircuit
# End time: 00:13:03 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:04 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sp
# -- Compiling architecture SpArch of Sp
# End time: 00:13:04 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:04 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity TestProtocol
# -- Compiling architecture TestProtocolArch of TestProtocol
# -- Loading entity SoC
# End time: 00:13:05 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:13:05 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Word
# -- Compiling architecture WordArch of Word
# End time: 00:13:05 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testprotocol
# vsim 
# Start time: 00:13:26 on Jul 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.outputcontrolpackage(body)
# Loading work.testprotocol(testprotocolarch)
# Loading altera_mf.altera_mf_components
# Loading work.soc(socarch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading work.registerspackage(body)
# Loading work.riscv(riscvarch)
# Loading work.controlunit(controlunitarch)
# Loading work.registers(registersarch)
# Loading work.inputmanager(inputmanagerarch)
# Loading work.registersblock(registersblockarch)
# Loading work.word(wordarch)
# Loading work.sp(sparch)
# Loading work.outputmanager(outputmanagerarch)
# Loading work.csr(csrarch)
# Loading work.ir(irarch)
# Loading work.pc(pcarch)
# Loading work.counter(counterarch)
# Loading work.mar(mararch)
# Loading work.alu(aluarch)
# Loading work.mulcounter(mulcounterarch)
# Loading work.craadder32(craadder32arch)
# Loading work.logicalshiftright(logicalshiftrightarch)
# Loading work.leftshift(leftshiftarch)
# Loading work.arithmeticshiftright(arithmeticshiftrightarch)
# Loading work.multiplier32bits(multiplier32bitsarch)
# Loading work.boothdecoder(boothdecoderarch)
# Loading work.fullpartialproduct(fullpartialproductarch)
# Loading work.singlepartialproduct(singlepartialproductarch)
# Loading work.craadder30(craadder30arch)
# Loading work.craadder26(craadder26arch)
# Loading work.craadder22(craadder22arch)
# Loading work.craadder18(craadder18arch)
# Loading work.craadder14(craadder14arch)
# Loading work.craadder10(craadder10arch)
# Loading work.craadder6(craadder6arch)
# Loading work.blockand(blockandarch)
# Loading work.blockor(blockorarch)
# Loading work.blockxor(blockxorarch)
# Loading work.mymemory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.periphericcircuit(periphericcircuitarch)
# ** Warning: Design size of 18156 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
do wave.do
run 20us
add wave -position insertpoint  \
sim:/testprotocol/PcRegRwTest/CpuRiscV/Control/IrControl
restart
# ** Warning: Design size of 16891 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run 20us
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/testprotocol/PcRegRwTest/CpuRiscV/IntructionRegister/D
restart
# ** Warning: Design size of 16891 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -reportprogress 300 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:44 on Jul 02,2020
# vcom -reportprogress 300 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Alu
# -- Compiling architecture AluArch of Alu
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity MulCounter
# End time: 00:52:44 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:44 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ArithmeticShiftRight
# -- Compiling architecture ArithmeticShiftRightArch of ArithmeticShiftRight
# End time: 00:52:45 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:45 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockAnd
# -- Compiling architecture BlockAndArch of BlockAnd
# End time: 00:52:45 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:46 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockOr
# -- Compiling architecture BlockOrArch of BlockOr
# End time: 00:52:46 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:46 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BlockXor
# -- Compiling architecture BlockXorArch of BlockXor
# End time: 00:52:47 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:47 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BoothDecoder
# -- Compiling architecture BoothDecoderArch of BoothDecoder
# End time: 00:52:47 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:47 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity ControlUnit
# -- Compiling architecture ControlUnitArch of ControlUnit
# End time: 00:52:48 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:48 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Counter
# -- Compiling architecture CounterArch of Counter
# End time: 00:52:49 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:49 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder6
# -- Compiling architecture CRAAdder6Arch of CRAAdder6
# End time: 00:52:49 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:50 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder10
# -- Compiling architecture CRAAdder10Arch of CRAAdder10
# End time: 00:52:50 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:50 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder14
# -- Compiling architecture CRAAdder14Arch of CRAAdder14
# End time: 00:52:51 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:51 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder18
# -- Compiling architecture CRAAdder18Arch of CRAAdder18
# End time: 00:52:51 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:51 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder22
# -- Compiling architecture CRAAdder22Arch of CRAAdder22
# End time: 00:52:52 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:52 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder26
# -- Compiling architecture CRAAdder26Arch of CRAAdder26
# End time: 00:52:53 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:53 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder30
# -- Compiling architecture CRAAdder30Arch of CRAAdder30
# End time: 00:52:53 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:53 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CRAAdder32
# -- Compiling architecture CRAAdder32Arch of CRAAdder32
# End time: 00:52:54 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:54 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity CSR
# -- Compiling architecture CSRArch of CSR
# End time: 00:52:55 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:55 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullPartialProduct
# -- Compiling architecture FullPartialProductArch of FullPartialProduct
# End time: 00:52:55 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:55 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity InputManager
# -- Compiling architecture InputManagerArch of InputManager
# End time: 00:52:56 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:56 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Ir
# -- Compiling architecture IrArch of Ir
# End time: 00:52:57 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:57 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LeftShift
# -- Compiling architecture LeftShiftArch of LeftShift
# End time: 00:52:57 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:57 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalShiftRight
# -- Compiling architecture LogicalShiftRightArch of LogicalShiftRight
# End time: 00:52:58 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:58 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Mar
# -- Compiling architecture MarArch of Mar
# End time: 00:52:58 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:58 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity MulCounter
# -- Compiling architecture MulCounterArch of MulCounter
# End time: 00:52:59 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:52:59 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Multiplier32Bits
# -- Compiling architecture Multiplier32BitsArch of Multiplier32Bits
# End time: 00:53:00 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:00 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity MyMemory
# -- Compiling architecture SYN of mymemory
# End time: 00:53:00 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:01 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package OutputControlPackage
# -- Compiling package body OutputControlPackage
# -- Loading package OutputControlPackage
# End time: 00:53:01 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:01 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity OutputManager
# -- Compiling architecture OutputManagerArch of OutputManager
# End time: 00:53:01 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:01 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture PCArch of PC
# End time: 00:53:02 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:02 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PeriphericCircuit
# -- Compiling architecture PeriphericCircuitArch of PeriphericCircuit
# End time: 00:53:03 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:03 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity Registers
# -- Compiling architecture RegistersArch of Registers
# -- Loading entity InputManager
# -- Loading entity RegistersBlock
# -- Loading entity OutputManager
# End time: 00:53:03 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:03 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RegistersPackage
# -- Compiling entity RegistersBlock
# -- Compiling architecture RegistersBlockArch of RegistersBlock
# -- Loading entity Word
# -- Loading entity Sp
# End time: 00:53:04 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:04 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package RegistersPackage
# -- Compiling package body RegistersPackage
# -- Loading package RegistersPackage
# End time: 00:53:04 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:04 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity RiscV
# -- Compiling architecture RiscVArch of RiscV
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading entity ControlUnit
# -- Loading package RegistersPackage
# -- Loading entity Registers
# -- Loading entity CSR
# -- Loading entity Ir
# -- Loading entity PC
# -- Loading entity Counter
# -- Loading entity Mar
# -- Loading entity Alu
# End time: 00:53:05 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:05 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SinglePartialProduct
# -- Compiling architecture SinglePartialProductArch of SinglePartialProduct
# End time: 00:53:05 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:05 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity SoC
# -- Compiling architecture SoCArch of SoC
# -- Loading entity RiscV
# -- Loading package altera_mf_components
# -- Loading entity MyMemory
# -- Loading entity PeriphericCircuit
# End time: 00:53:06 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:06 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sp
# -- Compiling architecture SpArch of Sp
# End time: 00:53:07 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:07 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package OutputControlPackage
# -- Compiling entity TestProtocol
# -- Compiling architecture TestProtocolArch of TestProtocol
# -- Loading entity SoC
# End time: 00:53:07 on Jul 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 00:53:07 on Jul 02,2020
# vcom -reportprogress 30 -work work C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Word
# -- Compiling architecture WordArch of Word
# End time: 00:53:08 on Jul 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.testprotocol
# vsim 
# Start time: 00:53:55 on Jul 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.outputcontrolpackage(body)
# Loading work.testprotocol(testprotocolarch)
# Loading altera_mf.altera_mf_components
# Loading work.soc(socarch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading work.registerspackage(body)
# Loading work.riscv(riscvarch)
# Loading work.controlunit(controlunitarch)
# Loading work.registers(registersarch)
# Loading work.inputmanager(inputmanagerarch)
# Loading work.registersblock(registersblockarch)
# Loading work.word(wordarch)
# Loading work.sp(sparch)
# Loading work.outputmanager(outputmanagerarch)
# Loading work.csr(csrarch)
# Loading work.ir(irarch)
# Loading work.pc(pcarch)
# Loading work.counter(counterarch)
# Loading work.mar(mararch)
# Loading work.alu(aluarch)
# Loading work.mulcounter(mulcounterarch)
# Loading work.craadder32(craadder32arch)
# Loading work.logicalshiftright(logicalshiftrightarch)
# Loading work.leftshift(leftshiftarch)
# Loading work.arithmeticshiftright(arithmeticshiftrightarch)
# Loading work.multiplier32bits(multiplier32bitsarch)
# Loading work.boothdecoder(boothdecoderarch)
# Loading work.fullpartialproduct(fullpartialproductarch)
# Loading work.singlepartialproduct(singlepartialproductarch)
# Loading work.craadder30(craadder30arch)
# Loading work.craadder26(craadder26arch)
# Loading work.craadder22(craadder22arch)
# Loading work.craadder18(craadder18arch)
# Loading work.craadder14(craadder14arch)
# Loading work.craadder10(craadder10arch)
# Loading work.craadder6(craadder6arch)
# Loading work.blockand(blockandarch)
# Loading work.blockor(blockorarch)
# Loading work.blockxor(blockxorarch)
# Loading work.mymemory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.periphericcircuit(periphericcircuitarch)
# ** Warning: Design size of 18156 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
do wave.do
run 20us
add wave -position insertpoint  \
sim:/testprotocol/PcRegRwTest/CpuRiscV/ControlStatusRegisters/MEPC \
sim:/testprotocol/PcRegRwTest/CpuRiscV/ControlStatusRegisters/MIAd0 \
sim:/testprotocol/PcRegRwTest/CpuRiscV/ControlStatusRegisters/MIad1 \
sim:/testprotocol/PcRegRwTest/CpuRiscV/ControlStatusRegisters/MIAd2 \
sim:/testprotocol/PcRegRwTest/CpuRiscV/ControlStatusRegisters/MIAd3
restart
# ** Warning: Design size of 16891 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/testprotocol/PcRegRwTest/CpuRiscV/ProgramCounter/Q
restart 
# ** Warning: Design size of 16891 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/wave.do
# End time: 01:02:53 on Jul 02,2020, Elapsed time: 0:08:58
# Errors: 0, Warnings: 3
