Checking out Encounter license ...
	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
	encblk		DENIED:		"Encounter_Block"
	fegxl		DENIED:		"First_Encounter_GXL"
	fexl		DENIED:		"FE_GPS"
	nru		DENIED:		"NanoRoute_Ultra"
	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
	vdi		CHECKED OUT:	"Virtuoso_Digital_Implem"
Virtuoso_Digital_Implem 14.2 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.26-s039_1 (64bit) 07/15/2015 11:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.26-s022 NR150713-1956/14_26-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.26-s013_1 (64bit) 07/14/2015 03:32:40 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.26-s007 (64bit) 07/15/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.26-s010_1 (64bit) Jul 15 2015 01:38:12 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.26-s026
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.26-s039_1" on Wed May 16 10:55:49 2018 (mem=96.1M) ---
--- Running on EEX109 (x86_64 w/Linux 2.6.32-696.18.7.el6.x86_64) ---
This version was compiled on Wed Jul 15 11:34:51 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Loading global variable file /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/FIR.globals ...
Loading view definition file from /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.15min, fe_real=0.55min, fe_mem=386.9M) ***
**WARN: (ENCFP-669):	IO pin "overflag[0]" not found.
**WARN: (ENCFP-669):	IO pin "overflag[1]" not found.
**WARN: (ENCFP-669):	IO pin "done" not found.
Loading preference file /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/enc.pref.tcl ...
Loading mode file /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/FIR.mode ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Loading place ...
Loading route ...
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -reorderScan 0
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.20589 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 562.3M, InitMEM = 562.3M)
AAE_INFO: Cdb files are: 
 	/afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/slow.cdb
	/afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/fast.cdb
 
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin A of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin B of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (ENCESI-3311):	Pin Z of Cell XOR2_X2 for timing library NangateOpenCellLibrary has different voltage for the vivo between CDB(0.9) and timing library(0.95). This vivo will be ignored.
**WARN: (EMS-63):	Message <ENCESI-3311> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=685.449 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 685.4M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 9 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#3 (mem=677.4M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.0 mem=677.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.1 mem=677.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
#std cell=2215 (0 fixed + 2215 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2768 #term=8647 #term/net=3.12, #fixedIo=21, #floatIo=0, #fixedPin=21, #floatPin=3
stdCell: 2215 single + 0 double + 0 multi
Total standard cell length = 3.4209 (mm), area = 0.0048 (mm^2)
Average module density = 0.591.
Density for the design = 0.591.
       = stdcell_area 18005 sites (4789 um^2) / alloc_area 30465 sites (8104 um^2).
Pin Density = 0.480.
            = total # of pins 8647 / total Instance area 18005.

=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.558e+03 (3.10e+03 1.46e+03)
              Est.  stn bbox = 5.209e+03 (3.52e+03 1.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 681.0M
Iteration  2: Total net bbox = 4.558e+03 (3.10e+03 1.46e+03)
              Est.  stn bbox = 5.209e+03 (3.52e+03 1.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 682.0M
Iteration  3: Total net bbox = 7.645e+03 (5.38e+03 2.27e+03)
              Est.  stn bbox = 9.347e+03 (6.52e+03 2.83e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 682.0M
Iteration  4: Total net bbox = 1.503e+04 (1.17e+04 3.36e+03)
              Est.  stn bbox = 1.762e+04 (1.37e+04 3.88e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 683.0M
Iteration  5: Total net bbox = 1.757e+04 (1.30e+04 4.61e+03)
              Est.  stn bbox = 2.038e+04 (1.50e+04 5.43e+03)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 683.0M
Iteration  6: Total net bbox = 1.764e+04 (1.20e+04 5.64e+03)
              Est.  stn bbox = 2.071e+04 (1.40e+04 6.74e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 683.0M
Iteration  7: Total net bbox = 2.127e+04 (1.51e+04 6.18e+03)
              Est.  stn bbox = 2.437e+04 (1.70e+04 7.33e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 687.0M
Iteration  8: Total net bbox = 2.127e+04 (1.51e+04 6.18e+03)
              Est.  stn bbox = 2.437e+04 (1.70e+04 7.33e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 687.0M
Iteration  9: Total net bbox = 2.054e+04 (1.24e+04 8.09e+03)
              Est.  stn bbox = 2.416e+04 (1.48e+04 9.35e+03)
              cpu = 0:00:02.1 real = 0:00:03.0 mem = 687.0M
Iteration 10: Total net bbox = 2.036e+04 (1.23e+04 8.06e+03)
              Est.  stn bbox = 2.397e+04 (1.47e+04 9.31e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 687.0M
Iteration 11: Total net bbox = 2.161e+04 (1.34e+04 8.22e+03)
              Est.  stn bbox = 2.523e+04 (1.58e+04 9.47e+03)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 687.0M
Iteration 12: Total net bbox = 2.161e+04 (1.34e+04 8.22e+03)
              Est.  stn bbox = 2.523e+04 (1.58e+04 9.47e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 687.0M
Iteration 13: Total net bbox = 2.161e+04 (1.34e+04 8.22e+03)
              Est.  stn bbox = 2.523e+04 (1.58e+04 9.47e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 687.0M
*** cost = 2.161e+04 (1.34e+04 8.22e+03) (cpu for global=0:00:14.4) real=0:00:15.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:13.3 real: 0:00:14.0
*** Starting refinePlace (0:04:07 mem=650.3M) ***
Total net length = 2.162e+04 (1.340e+04 8.218e+03) (ext = 7.254e+02)
Move report: Detail placement moves 2215 insts, mean move: 0.72 um, max move: 12.94 um
	Max move on inst (CONFIG_inst/U5): (78.69, 17.41) --> (65.93, 17.22)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 650.3MB
Summary Report:
Instances move: 2215 (out of 2215 movable)
Mean displacement: 0.72 um
Max displacement: 12.94 um (Instance: CONFIG_inst/U5) (78.6855, 17.4075) -> (65.93, 17.22)
	Length: 9 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X4
Total net length = 2.041e+04 (1.209e+04 8.316e+03) (ext = 6.995e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 650.3MB
*** Finished refinePlace (0:04:07 mem=650.3M) ***
Total net length = 2.034e+04 (1.207e+04 8.271e+03) (ext = 7.014e+02)
*** End of Placement (cpu=0:00:16.5, real=0:00:17.0, mem=650.3M) ***
default core: bins with density >  0.75 =    2 % ( 1 / 50 )
Density distribution unevenness ratio = 3.355%
*** Free Virtual Timing Model ...(mem=650.3M)
Starting IO pin assignment...
Completed IO pin assignment.
Starting congestion repair ...
*** Starting trialRoute (mem=650.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.15% V (0:00:00.0 651.3M)

Phase 1e-1f Overflow: 0.00% H + 0.03% V (0:00:00.0 652.3M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.61% V (0:00:00.1 660.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.03%
 -3:	0	 0.00%	4	 0.10%
 -2:	0	 0.00%	4	 0.10%
 -1:	0	 0.00%	9	 0.23%
--------------------------------------
  0:	0	 0.00%	17	 0.44%
  1:	0	 0.00%	24	 0.62%
  2:	0	 0.00%	13	 0.33%
  3:	0	 0.00%	7	 0.18%
  5:	3901	100.00%	3822	97.97%


Total length: 2.664e+04um, number of vias: 15097
M1(H) length: 1.203e+03um, number of vias: 8628
M2(V) length: 1.181e+04um, number of vias: 6298
M3(H) length: 1.304e+04um, number of vias: 135
M4(V) length: 4.779e+02um, number of vias: 23
M5(H) length: 5.123e+01um, number of vias: 13
M6(V) length: 5.516e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 660.3M 
*** Finished trialRoute (cpu=0:00:00.3 mem=660.3M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.610642(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:18, real = 0: 0:20, mem = 650.3M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCESI-3311       8760  Pin %s of Cell %s for timing library %s ...
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 8763 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setExtractRCMode -engine preRoute
<CMD> optDesign -preCTS -outDir reports/preCTSTimingReports
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 657.5M, totSessionCpu=0:04:21 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=657.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=657.5M) ***

Extraction called for design 'FIR' of instances=2215 and nets=2853 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 657.539M)
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=721.57 CPU=0:00:00.5 REAL=0:00:01.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 36.469  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.189   |      8 (8)       |
|   max_tran     |     8 (602)      |   -1.578   |     8 (602)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.101%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 687.4M, totSessionCpu=0:04:21 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 687.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 687.4M) ***
Info: 1 clock net  excluded from IPO operation.
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 770.0M, totSessionCpu=0:04:22 **
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     9   |   613   |     8   |      8  |     0   |     0   |     0   |     0   | 36.47 |          0|          0|  59.10  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 37.68 |         11|          3|  59.24  |   0:00:01.0|     907.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=907.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 793.2M, totSessionCpu=0:04:23 **
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 85 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|               End Point               |
+--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+
|   0.000|   0.000|    59.24%|   0:00:00.0|  907.7M|analysis_slow|       NA| NA                                    |
+--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=907.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=907.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 791.2M, totSessionCpu=0:04:24 **
*** Starting refinePlace (0:04:24 mem=791.2M) ***
Density distribution unevenness ratio = 4.098%
Move report: Detail placement moves 70 insts, mean move: 1.39 um, max move: 3.99 um
	Max move on inst (CONFIG_inst/U84): (124.64, 35.42) --> (120.65, 35.42)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 791.2MB
Summary Report:
Instances move: 70 (out of 2226 movable)
Mean displacement: 1.39 um
Max displacement: 3.99 um (Instance: CONFIG_inst/U84) (124.64, 35.42) -> (120.65, 35.42)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 791.2MB
*** Finished refinePlace (0:04:24 mem=791.2M) ***
Density distribution unevenness ratio = 3.296%
Re-routed 213 nets
Extraction called for design 'FIR' of instances=2226 and nets=2864 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 791.238M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 791.2M, InitMEM = 791.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=805.07 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 805.1M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Starting trialRoute (mem=805.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.18% V (0:00:00.0 805.1M)

Phase 1e-1f Overflow: 0.00% H + 0.05% V (0:00:00.0 805.1M)

Phase 1l Overflow: 0.00% H + 0.62% V (0:00:00.1 805.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.13%
 -2:	0	 0.00%	6	 0.15%
 -1:	0	 0.00%	7	 0.18%
--------------------------------------
  0:	0	 0.00%	15	 0.38%
  1:	0	 0.00%	24	 0.62%
  2:	0	 0.00%	16	 0.41%
  3:	0	 0.00%	6	 0.15%
  5:	3901	100.00%	3822	97.97%


Total length: 2.684e+04um, number of vias: 15161
M1(H) length: 1.193e+03um, number of vias: 8651
M2(V) length: 1.184e+04um, number of vias: 6331
M3(H) length: 1.314e+04um, number of vias: 141
M4(V) length: 4.919e+02um, number of vias: 25
M5(H) length: 1.123e+02um, number of vias: 13
M6(V) length: 5.516e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 805.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=805.1M) ***

Extraction called for design 'FIR' of instances=2226 and nets=2864 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 805.070M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 805.1M, InitMEM = 805.1M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=805.07 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 805.1M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 37.68 |          0|          0|  59.24  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 37.68 |          0|          0|  59.24  |   0:00:00.0|     896.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=896.6M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=820.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=820.3M) ***

Extraction called for design 'FIR' of instances=2226 and nets=2864 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 812.285M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 820.3M, InitMEM = 820.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=807.07 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 807.1M) ***
Reported timing to dir reports/preCTSTimingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 770.9M, totSessionCpu=0:04:27 **
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.676  | 42.654  | 37.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.235%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 768.9M, totSessionCpu=0:04:28 **
*** Finished optDesign ***
<CMD> saveDesign db/FIR.enc
Writing Netlist "db/FIR.enc.dat/FIR.v.gz" ...
Saving AAE Data ...
Saving configuration ...
Saving preference file db/FIR.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=691.8M) ***
Writing DEF file 'db/FIR.enc.dat/FIR.def.gz', current time is Wed May 16 11:29:35 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'db/FIR.enc.dat/FIR.def.gz' is written, current time is Wed May 16 11:29:35 2018 ...
Copying LEF file...
Copying IO file...
Copying Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/NangateOpenCellLibrary_fast.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/fast.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/lib/typ/NangateOpenCellLibrary_slow.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/slow.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.tch...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.tch...
rc_best rc_worst
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/db
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=691.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=691.8M) ***

Extraction called for design 'FIR' of instances=2226 and nets=2864 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 691.801M)
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=731.719 CPU=0:00:00.5 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.676  | 42.654  | 37.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.235%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 691.558594 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=691.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=691.6M) ***

Extraction called for design 'FIR' of instances=2226 and nets=2864 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 691.559M)
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=728.727 CPU=0:00:00.5 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.676  | 42.654  | 37.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.235%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.14 sec
Total Real time: 1.0 sec
Total Memory Usage: 690.566406 Mbytes
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (ENCGTD-908):	Path (1) not found.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=674.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=674.0M) ***

Extraction called for design 'FIR' of instances=2226 and nets=2864 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 673.973M)
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=689.07 CPU=0:00:00.4 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   498   |   498   |    0    |
+--------------------+---------+---------+---------+

Density: 59.235%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.86 sec
Total Real time: 1.0 sec
Total Memory Usage: 672.980469 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix FIR_preCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=673.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=673.0M) ***

Extraction called for design 'FIR' of instances=2226 and nets=2864 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 672.980M)
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=727.227 CPU=0:00:00.4 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   498   |   498   |    0    |
+--------------------+---------+---------+---------+

Density: 59.235%
Routing Overflow: 0.00% H and 0.62% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.84 sec
Total Real time: 1.0 sec
Total Memory Usage: 671.472656 Mbytes
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: Path 1 not found.
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 689.1M, InitMEM = 689.1M)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=729.227 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 729.2M) ***
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (ENCGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (ENCQTF-4005):	Cannot find item 'pan1f0page_b1' in form 'tdDock@frameOnly'.This is probably an inner GUI action error.Use direct TCL command instead of GUI interactive.
**ERROR: (ENCGTD-908):	Path (1) not found.
<CMD> saveDesign FIR_place.enc
Writing Netlist "FIR_place.enc.dat/FIR.v.gz" ...
Saving AAE Data ...
Saving configuration ...
Saving preference file FIR_place.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=692.1M) ***
Writing DEF file 'FIR_place.enc.dat/FIR.def.gz', current time is Wed May 16 11:36:16 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'FIR_place.enc.dat/FIR.def.gz' is written, current time is Wed May 16 11:36:16 2018 ...
Copying LEF file...
Copying IO file...
Copying Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/NangateOpenCellLibrary_fast.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/fast.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/lib/typ/NangateOpenCellLibrary_slow.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/slow.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.tch...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.tch...
rc_best rc_worst
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign FIR_place.enc
Writing Netlist "FIR_place.enc.dat.tmp/FIR.v.gz" ...
Saving AAE Data ...
Saving configuration ...
Saving preference file FIR_place.enc.dat.tmp/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=692.1M) ***
Writing DEF file 'FIR_place.enc.dat.tmp/FIR.def.gz', current time is Wed May 16 11:36:19 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'FIR_place.enc.dat.tmp/FIR.def.gz' is written, current time is Wed May 16 11:36:19 2018 ...
Copying LEF file...
Copying IO file...
Copying Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/NangateOpenCellLibrary_fast.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/fast.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/lib/typ/NangateOpenCellLibrary_slow.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/slow.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.tch...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.tch...
rc_best rc_worst
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> createClockTreeSpec -bufferList {CLKBUF_X1 CLKBUF_X2 CLKBUF_X3} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: analysis_fast analysis_slow.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View analysis_slow :
Est. Cap                : 0.131474(V=0.141765 H=0.121183) (ff/um) [6.57369e-05]
Est. Res                : 4.53526(V=2.68472 H=6.3858)(ohm/um) [0.00226763]
Est. Via Res            : 8.94817(ohm) [19.6871]
Est. Via Cap            : 0.0368127(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.134(ff/um) res=9.7(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.119(ff/um) res=6.39(ohm/um) viaRes=10.7389(ohm) viaCap=0.0357494(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.121(ff/um) res=6.39(ohm/um) viaRes=8.94817(ohm) viaCap=0.0339466(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=2.68(ohm/um) viaRes=8.94817(ohm) viaCap=0.0368127(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.0353796(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.031065(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.149(ff/um) res=0.336(ohm/um) viaRes=5.36944(ohm) viaCap=0.0752763(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.111(ff/um) res=0.336(ohm/um) viaRes=1.78937(ohm) viaCap=0.10399(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.137(ff/um) res=0.0671(ohm/um) viaRes=1.78937(ohm) viaCap=0.153608(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0879(ff/um) res=0.0671(ohm/um) viaRes=0.894012(ohm) viaCap=0.179716(ff)

RC Information for View analysis_fast :
Est. Cap                : 0.128172(V=0.136482 H=0.119862) (ff/um) [6.40859e-05]
Est. Res                : 2.55288(V=1.51016 H=3.59561)(ohm/um) [0.00127644]
Est. Via Res            : 5.03385(ohm) [11.0745]
Est. Via Cap            : 0.0358881(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.124(ff/um) res=5.66(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.116(ff/um) res=3.61(ohm/um) viaRes=6.04062(ohm) viaCap=0.0341409(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.12(ff/um) res=3.6(ohm/um) viaRes=5.03385(ohm) viaCap=0.0335613(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.136(ff/um) res=1.51(ohm/um) viaRes=5.03385(ohm) viaCap=0.0358881(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0345629(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0308955(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.144(ff/um) res=0.188(ohm/um) viaRes=3.02031(ohm) viaCap=0.0732027(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.11(ff/um) res=0.188(ohm/um) viaRes=1.00677(ohm) viaCap=0.101745(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.134(ff/um) res=0.0386(ohm/um) viaRes=1.00677(ohm) viaCap=0.151319(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0907(ff/um) res=0.0386(ohm/um) viaRes=0.503385(ohm) viaCap=0.179892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View analysis_slow :
Est. Cap                : 0.131474(V=0.141765 H=0.121183) (ff/um) [6.57369e-05]
Est. Res                : 4.53526(V=2.68472 H=6.3858)(ohm/um) [0.00226763]
Est. Via Res            : 8.94817(ohm) [19.6871]
Est. Via Cap            : 0.0368127(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.134(ff/um) res=9.7(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.119(ff/um) res=6.39(ohm/um) viaRes=10.7389(ohm) viaCap=0.0357494(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.121(ff/um) res=6.39(ohm/um) viaRes=8.94817(ohm) viaCap=0.0339466(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=2.68(ohm/um) viaRes=8.94817(ohm) viaCap=0.0368127(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.0353796(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.031065(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.149(ff/um) res=0.336(ohm/um) viaRes=5.36944(ohm) viaCap=0.0752763(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.111(ff/um) res=0.336(ohm/um) viaRes=1.78937(ohm) viaCap=0.10399(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.137(ff/um) res=0.0671(ohm/um) viaRes=1.78937(ohm) viaCap=0.153608(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0879(ff/um) res=0.0671(ohm/um) viaRes=0.894012(ohm) viaCap=0.179716(ff)

RC Information for View analysis_fast :
Est. Cap                : 0.128172(V=0.136482 H=0.119862) (ff/um) [6.40859e-05]
Est. Res                : 2.55288(V=1.51016 H=3.59561)(ohm/um) [0.00127644]
Est. Via Res            : 5.03385(ohm) [11.0745]
Est. Via Cap            : 0.0358881(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.124(ff/um) res=5.66(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.116(ff/um) res=3.61(ohm/um) viaRes=6.04062(ohm) viaCap=0.0341409(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.12(ff/um) res=3.6(ohm/um) viaRes=5.03385(ohm) viaCap=0.0335613(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.136(ff/um) res=1.51(ohm/um) viaRes=5.03385(ohm) viaCap=0.0358881(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0345629(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0308955(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.144(ff/um) res=0.188(ohm/um) viaRes=3.02031(ohm) viaCap=0.0732027(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.11(ff/um) res=0.188(ohm/um) viaRes=1.00677(ohm) viaCap=0.101745(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.134(ff/um) res=0.0386(ohm/um) viaRes=1.00677(ohm) viaCap=0.151319(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0907(ff/um) res=0.0386(ohm/um) viaRes=0.503385(ohm) viaCap=0.179892(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 analysis_slow
#2 analysis_fast
Default Analysis Views is analysis_slow


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=702.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=702.1M) ***
<CMD> setCTSMode -engine ck
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS -updateIoLatency
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 702.1M **
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View analysis_slow :
Est. Cap                : 0.131474(V=0.141765 H=0.121183) (ff/um) [6.57369e-05]
Est. Res                : 4.53526(V=2.68472 H=6.3858)(ohm/um) [0.00226763]
Est. Via Res            : 8.94817(ohm) [19.6871]
Est. Via Cap            : 0.0368127(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.134(ff/um) res=9.7(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.119(ff/um) res=6.39(ohm/um) viaRes=10.7389(ohm) viaCap=0.0357494(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.121(ff/um) res=6.39(ohm/um) viaRes=8.94817(ohm) viaCap=0.0339466(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=2.68(ohm/um) viaRes=8.94817(ohm) viaCap=0.0368127(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.0353796(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.031065(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.149(ff/um) res=0.336(ohm/um) viaRes=5.36944(ohm) viaCap=0.0752763(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.111(ff/um) res=0.336(ohm/um) viaRes=1.78937(ohm) viaCap=0.10399(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.137(ff/um) res=0.0671(ohm/um) viaRes=1.78937(ohm) viaCap=0.153608(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0879(ff/um) res=0.0671(ohm/um) viaRes=0.894012(ohm) viaCap=0.179716(ff)

RC Information for View analysis_fast :
Est. Cap                : 0.128172(V=0.136482 H=0.119862) (ff/um) [6.40859e-05]
Est. Res                : 2.55288(V=1.51016 H=3.59561)(ohm/um) [0.00127644]
Est. Via Res            : 5.03385(ohm) [11.0745]
Est. Via Cap            : 0.0358881(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.124(ff/um) res=5.66(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.116(ff/um) res=3.61(ohm/um) viaRes=6.04062(ohm) viaCap=0.0341409(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.12(ff/um) res=3.6(ohm/um) viaRes=5.03385(ohm) viaCap=0.0335613(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.136(ff/um) res=1.51(ohm/um) viaRes=5.03385(ohm) viaCap=0.0358881(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0345629(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0308955(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.144(ff/um) res=0.188(ohm/um) viaRes=3.02031(ohm) viaCap=0.0732027(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.11(ff/um) res=0.188(ohm/um) viaRes=1.00677(ohm) viaCap=0.101745(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.134(ff/um) res=0.0386(ohm/um) viaRes=1.00677(ohm) viaCap=0.151319(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0907(ff/um) res=0.0386(ohm/um) viaRes=0.503385(ohm) viaCap=0.179892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View analysis_slow :
Est. Cap                : 0.131474(V=0.141765 H=0.121183) (ff/um) [6.57369e-05]
Est. Res                : 4.53526(V=2.68472 H=6.3858)(ohm/um) [0.00226763]
Est. Via Res            : 8.94817(ohm) [19.6871]
Est. Via Cap            : 0.0368127(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.134(ff/um) res=9.7(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.119(ff/um) res=6.39(ohm/um) viaRes=10.7389(ohm) viaCap=0.0357494(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.121(ff/um) res=6.39(ohm/um) viaRes=8.94817(ohm) viaCap=0.0339466(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=2.68(ohm/um) viaRes=8.94817(ohm) viaCap=0.0368127(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.0353796(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.111(ff/um) res=2.68(ohm/um) viaRes=5.36944(ohm) viaCap=0.031065(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.149(ff/um) res=0.336(ohm/um) viaRes=5.36944(ohm) viaCap=0.0752763(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.111(ff/um) res=0.336(ohm/um) viaRes=1.78937(ohm) viaCap=0.10399(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.137(ff/um) res=0.0671(ohm/um) viaRes=1.78937(ohm) viaCap=0.153608(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0879(ff/um) res=0.0671(ohm/um) viaRes=0.894012(ohm) viaCap=0.179716(ff)

RC Information for View analysis_fast :
Est. Cap                : 0.128172(V=0.136482 H=0.119862) (ff/um) [6.40859e-05]
Est. Res                : 2.55288(V=1.51016 H=3.59561)(ohm/um) [0.00127644]
Est. Via Res            : 5.03385(ohm) [11.0745]
Est. Via Cap            : 0.0358881(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.124(ff/um) res=5.66(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.116(ff/um) res=3.61(ohm/um) viaRes=6.04062(ohm) viaCap=0.0341409(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.12(ff/um) res=3.6(ohm/um) viaRes=5.03385(ohm) viaCap=0.0335613(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.136(ff/um) res=1.51(ohm/um) viaRes=5.03385(ohm) viaCap=0.0358881(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0345629(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.11(ff/um) res=1.51(ohm/um) viaRes=3.02031(ohm) viaCap=0.0308955(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.144(ff/um) res=0.188(ohm/um) viaRes=3.02031(ohm) viaCap=0.0732027(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.11(ff/um) res=0.188(ohm/um) viaRes=1.00677(ohm) viaCap=0.101745(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.134(ff/um) res=0.0386(ohm/um) viaRes=1.00677(ohm) viaCap=0.151319(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0907(ff/um) res=0.0386(ohm/um) viaRes=0.503385(ohm) viaCap=0.179892(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 analysis_slow
#2 analysis_fast
Default Analysis Views is analysis_slow


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=702.1M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (498) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=702.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 702.098M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=702.1M) ***
<clockDesign INFO> 'setCTSMode -synthPropagatedClock false' is used for ckSynthesis while executing 'clockDesign -updateIoLatency'
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Allocate Placement Memory Finished (MEM: 702.098M)

Start to trace clock trees ...
*** Begin Tracer (mem=702.1M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=702.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 702.098M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          4.2(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          24.9(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          178.963 Ohm (user set)
   Net length threshold for resistance checks     :          38 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          24.9(ps) (derived from CLKBUF_X3)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          1.876000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 2000(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF_X1) (CLKBUF_X2) (CLKBUF_X3) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 498
Nr.          Rising  Sync Pins  : 498
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (498-leaf) (mem=710.1M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=19[428,447*] N498 B43 G1 A72(71.7) L[4,4] score=54420 cpu=0:00:03.0 mem=710M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:03.9, real=0:00:04.0, mem=710.1M)



**** CK_START: Update Database (mem=710.1M)
43 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=710.1M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 1.876000 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:05:53 mem=710.1M) ***
Total net length = 2.189e+04 (1.284e+04 9.053e+03) (ext = 5.114e+02)
Move report: Detail placement moves 42 insts, mean move: 0.46 um, max move: 1.97 um
	Max move on inst (add_0_root_add_0_root_add_228_3/U1_6): (14.82, 34.02) --> (14.25, 35.42)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 710.1MB
Summary Report:
Instances move: 42 (out of 1771 movable)
Mean displacement: 0.46 um
Max displacement: 1.97 um (Instance: add_0_root_add_0_root_add_228_3/U1_6) (14.82, 34.02) -> (14.25, 35.42)
	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
Total net length = 2.189e+04 (1.284e+04 9.053e+03) (ext = 5.114e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 710.1MB
*** Finished refinePlace (0:05:54 mem=710.1M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 710.098M)
**WARN: (ENCCK-6323):	The placement of add_0_root_add_0_root_add_228_3/U1_6 was moved by 1.97 microns during refinePlace. Original location : (14.82, 34.02), Refined location : (14.25, 35.42)


**INFO: Total instances moved beyond threshold limit during refinePlace are 1...


Refine place movement check finished, CPU=0:00:00.1 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=498	Sink=498)
Level 3 (Total=35	Sink=0	CLKBUF_X3=35)
Level 2 (Total=7	Sink=0	CLKBUF_X3=7)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 498

# Analysis View: analysis_slow
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 498
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): MAC_inst_4/op_2_reg_4_/CK 446.8(ps)
Min trig. edge delay at sink(R): sum_reg_4_/CK 427.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 427.7~446.8(ps)        0~10(ps)            
Fall Phase Delay               : 427.8~444.3(ps)        0~10(ps)            
Trig. Edge Skew                : 19.1(ps)               2000(ps)            
Rise Skew                      : 19.1(ps)               
Fall Skew                      : 16.5(ps)               
Max. Rise Buffer Tran.         : 91.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 57.1(ps)               200(ps)             
Max. Rise Sink Tran.           : 67.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 42.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 31.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 57.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 39.1(ps)               0(ps)               

view analysis_slow : skew = 19.1ps (required = 2000ps)
view analysis_fast : skew = 7.8ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'analysis_slow'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'analysis_slow' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L1_I0' from (12160 14840) to (112860 34440)
MaxTriggerDelay: 430.2 (ps)
MinTriggerDelay: 413.3 (ps)
Skew: 16.9 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=710.1M) ***
Reducing the skew of clock tree 'clk' in 'analysis_slow' view ...

moving 'clk__L2_I2' from (185440 62440) to (223060 62440)
moving 'clk__L3_I28' from (66500 56840) to (66500 14840)
moving 'clk__L3_I22' from (117800 73640) to (117800 31640)
MaxTriggerDelay: 430.2 (ps)
MinTriggerDelay: 416.8 (ps)
Skew: 13.4 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=710.1M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 4 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.2 real=0:00:00.0 mem=710.1M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:05:54 mem=710.1M) ***
Total net length = 2.201e+04 (1.291e+04 9.102e+03) (ext = 5.723e+02)
Move report: Detail placement moves 62 insts, mean move: 1.27 um, max move: 2.80 um
	Max move on inst (add_2_root_add_0_root_add_228_3/U1_11): (6.08, 36.82) --> (6.08, 34.02)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 710.1MB
Summary Report:
Instances move: 62 (out of 1771 movable)
Mean displacement: 1.27 um
Max displacement: 2.80 um (Instance: add_2_root_add_0_root_add_228_3/U1_11) (6.08, 36.82) -> (6.08, 34.02)
	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
Total net length = 2.201e+04 (1.291e+04 9.102e+03) (ext = 5.723e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 710.1MB
*** Finished refinePlace (0:05:54 mem=710.1M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 710.098M)

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=498	Sink=498)
Level 3 (Total=35	Sink=0	CLKBUF_X3=35)
Level 2 (Total=7	Sink=0	CLKBUF_X3=7)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 498

# Analysis View: analysis_slow
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 498
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CONFIG_inst/h_8_reg_4_/CK 431.2(ps)
Min trig. edge delay at sink(R): sum_reg_4_/CK 417.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 417.8~431.2(ps)        0~10(ps)            
Fall Phase Delay               : 422~433(ps)            0~10(ps)            
Trig. Edge Skew                : 13.4(ps)               2000(ps)            
Rise Skew                      : 13.4(ps)               
Fall Skew                      : 11(ps)                 
Max. Rise Buffer Tran.         : 84.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 53.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 67.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 45.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 32.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 57.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 39.1(ps)               0(ps)               

view analysis_slow : skew = 13.4ps (required = 2000ps)
view analysis_fast : skew = 4.5ps (required = 2000ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.3 real=0:00:00.0 mem=710.1M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:05:54 mem=710.1M) ***
Total net length = 2.209e+04 (1.295e+04 9.136e+03) (ext = 5.723e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 710.1MB
Summary Report:
Instances move: 0 (out of 1771 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 2.209e+04 (1.295e+04 9.136e+03) (ext = 5.723e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 710.1MB
*** Finished refinePlace (0:05:54 mem=710.1M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 710.098M)

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=498	Sink=498)
Level 3 (Total=35	Sink=0	CLKBUF_X3=35)
Level 2 (Total=7	Sink=0	CLKBUF_X3=7)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 498

# Analysis View: analysis_slow
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 498
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CONFIG_inst/h_8_reg_4_/CK 431.2(ps)
Min trig. edge delay at sink(R): sum_reg_4_/CK 417.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 417.8~431.2(ps)        0~10(ps)            
Fall Phase Delay               : 422~433(ps)            0~10(ps)            
Trig. Edge Skew                : 13.4(ps)               2000(ps)            
Rise Skew                      : 13.4(ps)               
Fall Skew                      : 11(ps)                 
Max. Rise Buffer Tran.         : 84.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 53.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 67.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.2(ps)               200(ps)             
Min. Rise Buffer Tran.         : 45.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 32.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 57.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 39.1(ps)               0(ps)               

view analysis_slow : skew = 13.4ps (required = 2000ps)
view analysis_fast : skew = 4.5ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed May 16 11:39:01 2018
#
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.250 - 1.250] has 1 net.
#Voltage range [0.000 - 1.250] has 2905 nets.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.55 (MB), peak = 711.93 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed May 16 11:39:01 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed May 16 11:39:01 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         536           0        1274    64.36%
#  Metal 2        V         742           0        1274     0.00%
#  Metal 3        H         527           0        1274     0.00%
#  Metal 4        V         495           0        1274     0.00%
#  Metal 5        H         264           0        1274     0.00%
#  Metal 6        V         495           0        1274     0.00%
#  Metal 7        H          89           0        1274     1.73%
#  Metal 8        V         154          13        1274     7.14%
#  Metal 9        H          39           7        1274    22.29%
#  Metal 10       V          72          12        1274    12.01%
#  --------------------------------------------------------------
#  Total                   3413       3.73%  12740    10.75%
#
#  44 nets (1.51%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.88 (MB), peak = 711.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.16 (MB), peak = 711.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.21 (MB), peak = 711.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 85 (skipped).
#Total number of selected nets for routing = 44.
#Total number of unselected nets (but routable) for routing = 2778 (skipped).
#Total number of nets in the design = 2907.
#
#2778 skipped nets do not have any wires.
#44 routable nets have only global wires.
#44 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 44               0  
#------------------------------------------------
#        Total                 44               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 44            2778  
#------------------------------------------------
#        Total                 44            2778  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 2306 um.
#Total half perimeter of net bounding box = 1487 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 11 um.
#Total wire length on LAYER metal3 = 1459 um.
#Total wire length on LAYER metal4 = 835 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1382
#Up-Via Summary (total 1382):
#           
#-----------------------
#  Metal 1          584
#  Metal 2          518
#  Metal 3          278
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                  1382 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.27 (MB), peak = 711.93 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed May 16 11:39:01 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.29 (MB), peak = 711.93 (MB)
#Start Track Assignment.
#Done with 379 horizontal wires in 1 hboxes and 205 vertical wires in 1 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 2277 um.
#Total half perimeter of net bounding box = 1487 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 12 um.
#Total wire length on LAYER metal3 = 1440 um.
#Total wire length on LAYER metal4 = 825 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1382
#Up-Via Summary (total 1382):
#           
#-----------------------
#  Metal 1          584
#  Metal 2          518
#  Metal 3          278
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                  1382 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 663.75 (MB), peak = 711.93 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.97 (MB)
#Total memory = 663.75 (MB)
#Peak memory = 711.93 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 737.52 (MB), peak = 737.53 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.52 (MB), peak = 737.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 2280 um.
#Total half perimeter of net bounding box = 1487 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 86 um.
#Total wire length on LAYER metal3 = 1179 um.
#Total wire length on LAYER metal4 = 1013 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 1 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 1694
#Up-Via Summary (total 1694):
#           
#-----------------------
#  Metal 1          587
#  Metal 2          559
#  Metal 3          546
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                  1694 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 73.77 (MB)
#Total memory = 737.53 (MB)
#Peak memory = 737.54 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 73.79 (MB)
#Total memory = 737.54 (MB)
#Peak memory = 737.54 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 76.91 (MB)
#Total memory = 729.58 (MB)
#Peak memory = 737.62 (MB)
#Number of warnings = 36
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 16 11:39:04 2018
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net clk__L3_N27 has 40.7477 percent resistance deviation between preRoute resistance (421.192 ohm) and after route resistance (710.846 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N0 has 39.7486 percent resistance deviation between preRoute resistance (404.672 ohm) and after route resistance (671.638 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N4 has 39.1483 percent resistance deviation between preRoute resistance (417.35 ohm) and after route resistance (685.848 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N5 has 38.5182 percent resistance deviation between preRoute resistance (226.602 ohm) and after route resistance (368.567 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N2 has 37.5803 percent resistance deviation between preRoute resistance (448.366 ohm) and after route resistance (718.308 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N14 has 37.4802 percent resistance deviation between preRoute resistance (419.732 ohm) and after route resistance (671.358 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N34 has 37.4205 percent resistance deviation between preRoute resistance (392.636 ohm) and after route resistance (627.419 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N29 has 37.2495 percent resistance deviation between preRoute resistance (458.294 ohm) and after route resistance (730.343 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N5 has 36.4554 percent resistance deviation between preRoute resistance (458.402 ohm) and after route resistance (721.386 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N31 has 36.0146 percent resistance deviation between preRoute resistance (420.424 ohm) and after route resistance (657.063 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N32 has 35.6291 percent resistance deviation between preRoute resistance (450.247 ohm) and after route resistance (699.457 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N1 has 35.515 percent resistance deviation between preRoute resistance (389.465 ohm) and after route resistance (603.962 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N10 has 35.3842 percent resistance deviation between preRoute resistance (441.095 ohm) and after route resistance (682.642 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N3 has 35.2672 percent resistance deviation between preRoute resistance (187.687 ohm) and after route resistance (289.941 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N33 has 35.1811 percent resistance deviation between preRoute resistance (378.256 ohm) and after route resistance (583.559 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N26 has 34.9855 percent resistance deviation between preRoute resistance (397.742 ohm) and after route resistance (611.773 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N16 has 34.8836 percent resistance deviation between preRoute resistance (424.565 ohm) and after route resistance (652.01 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N18 has 34.8498 percent resistance deviation between preRoute resistance (425.208 ohm) and after route resistance (652.658 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N25 has 34.6759 percent resistance deviation between preRoute resistance (468.162 ohm) and after route resistance (716.676 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N6 has 34.5936 percent resistance deviation between preRoute resistance (414.434 ohm) and after route resistance (633.628 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=498	Sink=498)
Level 3 (Total=35	Sink=0	CLKBUF_X3=35)
Level 2 (Total=7	Sink=0	CLKBUF_X3=7)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 498

# Analysis View: analysis_slow
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 498
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CONFIG_inst/h_15_reg_7_/CK 437.9(ps)
Min trig. edge delay at sink(R): MAC_inst_2/op_1_reg_0_/CK 423(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 423~437.9(ps)          0~10(ps)            
Fall Phase Delay               : 426~437.5(ps)          0~10(ps)            
Trig. Edge Skew                : 14.9(ps)               2000(ps)            
Rise Skew                      : 14.9(ps)               
Fall Skew                      : 11.5(ps)               
Max. Rise Buffer Tran.         : 86.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 54.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 68.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 46(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 32.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 57.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 39.2(ps)               0(ps)               

view analysis_slow : skew = 14.9ps (required = 2000ps)
view analysis_fast : skew = 4.5ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'analysis_slow'...
setting up for view 'analysis_fast'...
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=790.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=790.7M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'analysis_slow' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=498	Sink=498)
Level 3 (Total=35	Sink=0	CLKBUF_X3=35)
Level 2 (Total=7	Sink=0	CLKBUF_X3=7)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 498

# Analysis View: analysis_slow
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 498
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CONFIG_inst/h_15_reg_7_/CK 437.9(ps)
Min trig. edge delay at sink(R): MAC_inst_2/op_1_reg_0_/CK 423(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 423~437.9(ps)          0~10(ps)            
Fall Phase Delay               : 426~437.5(ps)          0~10(ps)            
Trig. Edge Skew                : 14.9(ps)               2000(ps)            
Rise Skew                      : 14.9(ps)               
Fall Skew                      : 11.5(ps)               
Max. Rise Buffer Tran.         : 86.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 54.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 68.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 46(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 32.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 57.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 39.2(ps)               0(ps)               

view analysis_slow : skew = 14.9ps (required = 2000ps)
view analysis_fast : skew = 4.5ps (required = 2000ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide FIR.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          1
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          42

*** End ckSynthesis (cpu=0:00:07.6, real=0:00:08.0, mem=790.7M) ***
<clockDesign INFO> 'setCTSMode -synthPropagatedClock true' is issued to restore setting
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of dont touch cells: ANTENNA_X1 FILLCELL_X1 FILLCELL_X16 FILLCELL_X2 FILLCELL_X32 FILLCELL_X4 FILLCELL_X8 LOGIC0_X1 LOGIC1_X1 
List of valid cells: CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=790.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 44

Phase 1a-1d Overflow: 0.00% H + 0.86% V (0:00:00.0 790.7M)

Phase 1e-1f Overflow: 0.00% H + 0.64% V (0:00:00.0 790.7M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.96% V (0:00:00.1 790.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.03%
 -4:	0	 0.00%	3	 0.08%
 -3:	0	 0.00%	4	 0.10%
 -2:	0	 0.00%	7	 0.18%
 -1:	0	 0.00%	12	 0.31%
--------------------------------------
  0:	0	 0.00%	24	 0.62%
  1:	0	 0.00%	16	 0.41%
  2:	0	 0.00%	8	 0.21%
  3:	1	 0.03%	6	 0.15%
  4:	1	 0.03%	6	 0.15%
  5:	3899	99.95%	3814	97.77%


Total length: 2.768e+04um, number of vias: 15898
M1(H) length: 1.144e+03um, number of vias: 8740
M2(V) length: 1.128e+04um, number of vias: 6454
M3(H) length: 1.360e+04um, number of vias: 666
M4(V) length: 1.502e+03um, number of vias: 25
M5(H) length: 1.072e+02um, number of vias: 13
M6(V) length: 5.090e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 790.7M 
*** Finished trialRoute (cpu=0:00:00.3 mem=790.7M) ***

Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 790.699M)
setting up for view 'analysis_slow'...
setting up for view 'analysis_fast'...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=498	Sink=498)
Level 3 (Total=35	Sink=0	CLKBUF_X3=35)
Level 2 (Total=7	Sink=0	CLKBUF_X3=7)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 498

# Analysis View: analysis_slow
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 498
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CONFIG_inst/h_8_reg_4_/CK 402.7(ps)
Min trig. edge delay at sink(R): sum_reg_4_/CK 389.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 389.8~402.7(ps)        0~10(ps)            
Fall Phase Delay               : 392.9~403(ps)          0~10(ps)            
Trig. Edge Skew                : 12.9(ps)               2000(ps)            
Rise Skew                      : 12.9(ps)               
Fall Skew                      : 10.1(ps)               
Max. Rise Buffer Tran.         : 74.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 46.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 64(ps)                 200(ps)             
Max. Fall Sink Tran.           : 40.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 42.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 55.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.6(ps)               0(ps)               

view analysis_slow : skew = 12.9ps (required = 2000ps)
view analysis_fast : skew = 4.2ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'analysis_slow' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=790.7M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=790.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=790.7M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'analysis_slow' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 4 (Total=498	Sink=498)
Level 3 (Total=35	Sink=0	CLKBUF_X3=35)
Level 2 (Total=7	Sink=0	CLKBUF_X3=7)
Level 1 (Total=1	Sink=0	CLKBUF_X3=1)
Total Sinks		: 498

# Analysis View: analysis_slow
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 498
Nr. of Buffer                  : 43
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): CONFIG_inst/h_8_reg_4_/CK 402.7(ps)
Min trig. edge delay at sink(R): sum_reg_4_/CK 389.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 389.8~402.7(ps)        0~10(ps)            
Fall Phase Delay               : 392.9~403(ps)          0~10(ps)            
Trig. Edge Skew                : 12.9(ps)               2000(ps)            
Rise Skew                      : 12.9(ps)               
Fall Skew                      : 10.1(ps)               
Max. Rise Buffer Tran.         : 74.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 46.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 64(ps)                 200(ps)             
Max. Fall Sink Tran.           : 40.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 42.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 29.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 55.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.6(ps)               0(ps)               

view analysis_slow : skew = 12.9ps (required = 2000ps)
view analysis_fast : skew = 4.2ps (required = 2000ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.6, real=0:00:00.0, mem=790.7M) ***
<clockDesign CMD> update_io_latency
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 806.7M, InitMEM = 806.7M)
AAE_THRD: End delay calculation. (MEM=786.875 CPU=0:00:00.5 REAL=0:00:00.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 786.9M, InitMEM = 786.9M)
AAE_THRD: End delay calculation. (MEM=786.875 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 786.9M) ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 778.8M, InitMEM = 778.8M)
AAE_THRD: End delay calculation. (MEM=780.828 CPU=0:00:00.4 REAL=0:00:00.0)
Topological Sorting (CPU = 0:00:00.0, MEM = 780.8M, InitMEM = 780.8M)
AAE_THRD: End delay calculation. (MEM=780.828 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 780.8M) ***
**clockDesign ... cpu = 0:00:10, real = 0:00:11, mem = 715.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCCK-6323           1  The placement of %s was moved by %g micr...
WARNING   ENCCK-6350          42  Clock net %s has %g percent resistance d...
*** Message Summary: 44 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -outDir reports/postCTSTimingReports
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 721.3M, totSessionCpu=0:06:07 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=721.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=721.3M) ***

Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=858.594 CPU=0:00:00.5 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 37.698  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 822.4M, totSessionCpu=0:06:08 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 824.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 824.4M) ***
*** Starting optimizing excluded clock nets MEM= 824.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 824.4M) ***
Begin: GigaOpt Global Optimization
Info: 44 nets with fixed/cover wires excluded.
Info: 44 clock nets excluded from IPO operation.
*info: 44 clock nets excluded
*info: 2 special nets excluded.
*info: 85 no-driver nets excluded.
*info: 44 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|               End Point               |
+--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+
|   0.000|   0.000|    59.94%|   0:00:00.0|  962.2M|analysis_slow|       NA| NA                                    |
+--------+--------+----------+------------+--------+-------------+---------+---------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=962.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=962.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=839.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 37.698  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Routing Overflow: 0.00% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 839.7M, totSessionCpu=0:06:09 **
Info: 44 nets with fixed/cover wires excluded.
Info: 44 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.080  TNS Slack 0.000 Density 59.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.94%|        -|   0.080|   0.000|   0:00:00.0|  956.2M|
|    59.94%|        0|   0.079|   0.000|   0:00:00.0|  956.2M|
|    59.94%|        0|   0.079|   0.000|   0:00:00.0|  956.2M|
|    59.94%|        0|   0.079|   0.000|   0:00:00.0|  956.2M|
|    59.94%|        0|   0.079|   0.000|   0:00:00.0|  956.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.080  TNS Slack 0.000 Density 59.94
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:06:09 mem=879.9M) ***
Total net length = 2.343e+04 (1.367e+04 9.765e+03) (ext = 5.833e+02)
Density distribution unevenness ratio = 4.124%
Move report: Detail placement moves 25 insts, mean move: 1.15 um, max move: 3.23 um
	Max move on inst (U439): (9.88, 32.62) --> (6.65, 32.62)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 879.9MB
Summary Report:
Instances move: 25 (out of 2226 movable)
Mean displacement: 1.15 um
Max displacement: 3.23 um (Instance: U439) (9.88, 32.62) -> (6.65, 32.62)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net length = 2.349e+04 (1.373e+04 9.765e+03) (ext = 5.835e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 879.9MB
*** Finished refinePlace (0:06:09 mem=879.9M) ***
Ripped up 0 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=841.71M, totSessionCpu=0:06:09).
*** Starting trialRoute (mem=841.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 44

Phase 1a-1d Overflow: 0.00% H + 0.86% V (0:00:00.0 842.7M)

Phase 1e-1f Overflow: 0.00% H + 0.64% V (0:00:00.0 842.7M)

Phase 1l Overflow: 0.00% H + 0.96% V (0:00:00.1 850.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.03%
 -4:	0	 0.00%	3	 0.08%
 -3:	0	 0.00%	4	 0.10%
 -2:	0	 0.00%	7	 0.18%
 -1:	0	 0.00%	12	 0.31%
--------------------------------------
  0:	0	 0.00%	24	 0.62%
  1:	0	 0.00%	16	 0.41%
  2:	0	 0.00%	8	 0.21%
  3:	1	 0.03%	6	 0.15%
  4:	1	 0.03%	6	 0.15%
  5:	3899	99.95%	3814	97.77%


Total length: 2.762e+04um, number of vias: 15860
M1(H) length: 1.145e+03um, number of vias: 8739
M2(V) length: 1.136e+04um, number of vias: 6423
M3(H) length: 1.353e+04um, number of vias: 660
M4(V) length: 1.425e+03um, number of vias: 25
M5(H) length: 9.995e+01um, number of vias: 13
M6(V) length: 5.566e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um

Peak Memory Usage was 850.7M 
*** Finished trialRoute (cpu=0:00:00.3 mem=850.7M) ***

Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FIR.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.10066 1.10066 
Resistance Scaling Factor    : 1.34236 1.34236 
Clock Cap. Scaling Factor    : 0.96023 0.96023 
Clock Res. Scaling Factor    : 1.34236 1.34236 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 850.707M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 872.8M, InitMEM = 872.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=863.602 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 863.6M) ***
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     Summary (cpu=0.03min real=0.02min mem=825.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 37.697  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Routing Overflow: 0.00% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 827.4M, totSessionCpu=0:06:10 **
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=825.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 37.697  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   508   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Routing Overflow: 0.00% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 825.4M, totSessionCpu=0:06:11 **
Info: 44 nets with fixed/cover wires excluded.
Info: 44 clock nets excluded from IPO operation.
Reported timing to dir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 825.4M, totSessionCpu=0:06:11 **
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.697  | 42.637  | 37.697  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Routing Overflow: 0.00% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 823.4M, totSessionCpu=0:06:11 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold -outDir reports/postCTSTimingReports
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 749.2M, totSessionCpu=0:06:13 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=749.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=749.2M) ***

GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:14 mem=1001.7M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***

Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:06:14 mem=1001.7M ***
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.697  | 42.637  | 37.697  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|   498   |   498   |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
------------------------------------------------------------
Info: 44 nets with fixed/cover wires excluded.
Info: 44 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 845.4M, totSessionCpu=0:06:14 **
Reported timing to dir reports/postCTSTimingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 845.4M, totSessionCpu=0:06:14 **
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.697  | 42.637  | 37.697  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|   498   |   498   |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Routing Overflow: 0.00% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 843.4M, totSessionCpu=0:06:14 **
*** Finished optDesign ***
<CMD> saveDesign db/FIR_cts.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "db/FIR_cts.enc.dat/FIR.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'db/FIR_cts.enc.dat/FIR.ctstch' ...
Saving configuration ...
Saving preference file db/FIR_cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=773.6M) ***
Writing DEF file 'db/FIR_cts.enc.dat/FIR.def.gz', current time is Wed May 16 11:40:42 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'db/FIR_cts.enc.dat/FIR.def.gz' is written, current time is Wed May 16 11:40:42 2018 ...
Copying LEF file...
Copying IO file...
Copying Constraints file(s) ...
Modifying Mode File...
Modifying View File...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/NangateOpenCellLibrary_fast.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/fast.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/lib/typ/NangateOpenCellLibrary_slow.lib...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/slow.cdb...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.tch...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.captbl...
Copying /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.tch...
rc_best rc_worst
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/db
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 679.11 (MB), peak = 793.01 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=773.6M, init mem=773.6M)
*info: Placed = 2269           (Fixed = 541)
*info: Unplaced = 0           
Placement Density:59.94%(4857/8104)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=773.6M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (44) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=773.6M) ***

globalDetailRoute

#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed May 16 11:41:55 2018
#
#Generating timing graph information, please wait...
#2822 total nets, 44 already routed, 44 will ignore in trialRoute
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
AAE_THRD: End delay calculation. (MEM=796.516 CPU=0:00:00.1 REAL=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=796.516 CPU=0:00:00.5 REAL=0:00:01.0)
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 658.22 (MB), peak = 793.01 (MB)
#Done generating timing graph information.
#Start reading timing information from file .timing_file_20589.tif.gz ...
#Read in timing information for 24 ports, 2269 instances from timing file .timing_file_20589.tif.gz.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.250 - 1.250] has 1 net.
#Voltage range [0.000 - 1.250] has 2905 nets.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.29 (MB), peak = 793.01 (MB)
#Merging special wires...
#3 routed nets are extracted.
#41 routed nets are imported.
#2778 (95.56%) nets are without wires.
#85 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2907.
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed May 16 11:41:57 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed May 16 11:41:57 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         536           0        1274    64.36%
#  Metal 2        V         742           0        1274     0.00%
#  Metal 3        H         527           0        1274     0.00%
#  Metal 4        V         495           0        1274     0.00%
#  Metal 5        H         264           0        1274     0.00%
#  Metal 6        V         495           0        1274     0.00%
#  Metal 7        H          89           0        1274     1.73%
#  Metal 8        V         154          13        1274     7.14%
#  Metal 9        H          39           7        1274    22.29%
#  Metal 10       V          72          12        1274    12.01%
#  --------------------------------------------------------------
#  Total                   3413       3.73%  12740    10.75%
#
#  44 nets (1.51%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.73 (MB), peak = 793.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 698.29 (MB), peak = 793.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 698.72 (MB), peak = 793.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 85 (skipped).
#Total number of routable nets = 2822.
#Total number of nets in the design = 2907.
#
#2778 routable nets have only global wires.
#44 routable nets have only detail routed wires.
#44 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2778  
#-----------------------------
#        Total            2778  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 44            2778  
#------------------------------------------------
#        Total                 44            2778  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.86%)      5(0.39%)      1(0.08%)   (1.33%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     11(0.09%)      5(0.04%)      1(0.01%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 24799 um.
#Total half perimeter of net bounding box = 24539 um.
#Total wire length on LAYER metal1 = 18 um.
#Total wire length on LAYER metal2 = 8140 um.
#Total wire length on LAYER metal3 = 13811 um.
#Total wire length on LAYER metal4 = 2582 um.
#Total wire length on LAYER metal5 = 225 um.
#Total wire length on LAYER metal6 = 23 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 13817
#Up-Via Summary (total 13817):
#           
#-----------------------
#  Metal 1         8099
#  Metal 2         4831
#  Metal 3          843
#  Metal 4           31
#  Metal 5           13
#-----------------------
#                 13817 
#
#Max overcon = 5 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 698.72 (MB), peak = 793.01 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed May 16 11:41:58 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 698.72 (MB), peak = 793.01 (MB)
#Start Track Assignment.
#Done with 3003 horizontal wires in 1 hboxes and 2829 vertical wires in 1 hboxes.
#Done with 832 horizontal wires in 1 hboxes and 614 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 24235 um.
#Total half perimeter of net bounding box = 24539 um.
#Total wire length on LAYER metal1 = 16 um.
#Total wire length on LAYER metal2 = 7792 um.
#Total wire length on LAYER metal3 = 13611 um.
#Total wire length on LAYER metal4 = 2564 um.
#Total wire length on LAYER metal5 = 225 um.
#Total wire length on LAYER metal6 = 26 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 13817
#Up-Via Summary (total 13817):
#           
#-----------------------
#  Metal 1         8099
#  Metal 2         4831
#  Metal 3          843
#  Metal 4           31
#  Metal 5           13
#-----------------------
#                 13817 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 648.69 (MB), peak = 793.01 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -10.25 (MB)
#Total memory = 648.69 (MB)
#Peak memory = 793.01 (MB)
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#55 out of 2269 instances need to be verified(marked ipoed).
#18.2% of the total area is being checked for drcs
#18.2% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 722.86 (MB), peak = 793.01 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.86 (MB), peak = 793.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 25776 um.
#Total half perimeter of net bounding box = 24539 um.
#Total wire length on LAYER metal1 = 1617 um.
#Total wire length on LAYER metal2 = 7909 um.
#Total wire length on LAYER metal3 = 12767 um.
#Total wire length on LAYER metal4 = 3089 um.
#Total wire length on LAYER metal5 = 358 um.
#Total wire length on LAYER metal6 = 37 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 17445
#Up-Via Summary (total 17445):
#           
#-----------------------
#  Metal 1         8970
#  Metal 2         7095
#  Metal 3         1288
#  Metal 4           79
#  Metal 5           13
#-----------------------
#                 17445 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 74.18 (MB)
#Total memory = 722.86 (MB)
#Peak memory = 793.01 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May 16 11:42:05 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.88 (MB), peak = 793.01 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 673 horizontal wires in 1 hboxes and 327 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 26093 um.
#Total half perimeter of net bounding box = 24539 um.
#Total wire length on LAYER metal1 = 1620 um.
#Total wire length on LAYER metal2 = 7997 um.
#Total wire length on LAYER metal3 = 12953 um.
#Total wire length on LAYER metal4 = 3126 um.
#Total wire length on LAYER metal5 = 359 um.
#Total wire length on LAYER metal6 = 37 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 17445
#Up-Via Summary (total 17445):
#           
#-----------------------
#  Metal 1         8970
#  Metal 2         7095
#  Metal 3         1288
#  Metal 4           79
#  Metal 5           13
#-----------------------
#                 17445 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 659.34 (MB), peak = 793.01 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 26093 um.
#Total half perimeter of net bounding box = 24539 um.
#Total wire length on LAYER metal1 = 1620 um.
#Total wire length on LAYER metal2 = 7997 um.
#Total wire length on LAYER metal3 = 12953 um.
#Total wire length on LAYER metal4 = 3126 um.
#Total wire length on LAYER metal5 = 359 um.
#Total wire length on LAYER metal6 = 37 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 17445
#Up-Via Summary (total 17445):
#           
#-----------------------
#  Metal 1         8970
#  Metal 2         7095
#  Metal 3         1288
#  Metal 4           79
#  Metal 5           13
#-----------------------
#                 17445 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 711.15 (MB), peak = 793.01 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 711.15 (MB), peak = 793.01 (MB)
#CELL_VIEW FIR,init has no DRC violation.
#Total number of DRC violations = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 62.46 (MB)
#Total memory = 711.15 (MB)
#Peak memory = 793.01 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 31.97 (MB)
#Total memory = 711.15 (MB)
#Peak memory = 793.01 (MB)
#Number of warnings = 0
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 16 11:42:06 2018
#
#routeDesign: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 711.15 (MB), peak = 793.01 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setExtractRCMode -engine postRoute
<CMD> setExtractRCMode -effortLevel medium
<CMD> setDelayCalMode -engine default -SIAware true
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
<CMD> optDesign -postRoute -outDir reports/postRouteTimingReports
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
GigaOpt running with 1 threads.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
This command "optDesign -postRoute -outDir reports/postRouteTimingReports" required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 749.4M, totSessionCpu=0:06:47 **
#Created 135 library cell signatures
#Created 2907 NETS and 0 SPECIALNETS signatures
#Created 2270 instance signatures
Begin checking placement ... (start mem=749.4M, init mem=749.4M)
*info: Placed = 2269           (Fixed = 43)
*info: Unplaced = 0           
Placement Density:59.94%(4857/8104)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=749.4M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'postRoute' at effort level 'medium' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'FIR'. Number of corners is 2.
No TQRC parasitic data in Encounter. Going for full-chip extraction.
TQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

TQRC Extraction engine initialization using 2 tech files:
	/afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.tch at temperature 125C & 
	/afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/best.tch at temperature 0C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Turbo QRC - 64-bit Parasitic Extractor - Version 14.2.2-s217
----------------------------------------------------------------
          Copyright 2015 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2018-May-16 11:43:21 (2018-May-16 03:43:21 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
 
/afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.tch

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
 
/afs/ee.ust.hk/staff/ee/jkangac/Desktop/FIR_FILTER/fir_filter_project/layout/FIR.enc.dat/libs/mmmc/worst.tch

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/TQRC_16-May-2018_11:43:20_20589_rtauxY/extr.FIR.layermap.log'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
TQRC Extraction engine initialized successfully.

Dumping TQRC extraction options in file 'extLogDir/TQRC_16-May-2018_11:43:20_20589_rtauxY/extr.FIR.extraction_options.log'.
Initialization for TQRC Fullchip Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:03.0  MEM: 811.258M)

Geometry processing of Gray and Metal fill STARTED........ DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 811.262M)
Geometry processing of nets STARTED.................... DONE (NETS: 2822  Geometries: 41380  CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 821.387M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    4%

INFO (EXTHPY-104) :    7%

INFO (EXTHPY-104) :    11%

INFO (EXTHPY-104) :    15%

INFO (EXTHPY-104) :    19%

INFO (EXTHPY-104) :    22%

INFO (EXTHPY-104) :    26%

INFO (EXTHPY-104) :    30%

INFO (EXTHPY-104) :    33%

INFO (EXTHPY-104) :    37%

INFO (EXTHPY-104) :    41%

INFO (EXTHPY-104) :    44%

INFO (EXTHPY-104) :    48%

INFO (EXTHPY-104) :    52%

INFO (EXTHPY-104) :    56%

INFO (EXTHPY-104) :    59%

INFO (EXTHPY-104) :    63%

INFO (EXTHPY-104) :    67%

INFO (EXTHPY-104) :    70%

INFO (EXTHPY-104) :    74%

INFO (EXTHPY-104) :    78%

INFO (EXTHPY-104) :    81%

INFO (EXTHPY-104) :    85%

INFO (EXTHPY-104) :    89%

INFO (EXTHPY-104) :    93%

INFO (EXTHPY-104) :    96%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 2822  CPU Time: 0:00:02.9  Real Time: 0:00:04.0  MEM: 954.895M)

Parasitic Network Creation STARTED
...................
Number of Extracted Resistors     : 30152
Number of Extracted Ground Caps   : 33110
Number of Extracted Coupling Caps : 108
Parasitic Network Creation DONE (Nets: 2822  CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 880.035M)

TQRC Extraction engine is being closed... 
TQRC Fullchip Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:07.0  MEM: 869.531M)
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 885.6M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 885.6M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 885.6M, InitMEM = 885.6M)
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=891.727 CPU=0:00:00.8 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 891.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 891.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 853.6M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=899.773 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 899.8M) ***
*** Done Building Timing Graph (cpu=0:00:02, real=0:00:01, mem=861.62M, totSessionCpu=0:06:55).
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.811  | 42.671  | 37.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 863.6M, totSessionCpu=0:06:55 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 920.85M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 44 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 37.81 |          0|          0|  59.94  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 37.81 |          0|          0|  59.94  |   0:00:00.0|    1146.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1146.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1018.7M, totSessionCpu=0:06:56 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 1018.68M).
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=1018.7M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.811  | 42.671  | 37.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1018.7M, totSessionCpu=0:06:56 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 42.671 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 37.810 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.811  | 42.671  | 37.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: analysis_slow 
Active hold views: analysis_fast 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed May 16 11:43:30 2018
#
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.250 - 1.250] has 1 net.
#Voltage range [0.000 - 1.250] has 2905 nets.
# metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.34 (MB), peak = 826.69 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed May 16 11:43:31 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.34 (MB), peak = 826.69 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.34 (MB), peak = 826.69 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -1.48 (MB)
#Total memory = 744.34 (MB)
#Peak memory = 826.69 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 746.46 (MB), peak = 826.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 44
#Total wire length = 26093 um.
#Total half perimeter of net bounding box = 24539 um.
#Total wire length on LAYER metal1 = 1620 um.
#Total wire length on LAYER metal2 = 7997 um.
#Total wire length on LAYER metal3 = 12953 um.
#Total wire length on LAYER metal4 = 3126 um.
#Total wire length on LAYER metal5 = 359 um.
#Total wire length on LAYER metal6 = 37 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 17445
#Up-Via Summary (total 17445):
#           
#-----------------------
#  Metal 1         8970
#  Metal 2         7095
#  Metal 3         1288
#  Metal 4           79
#  Metal 5           13
#-----------------------
#                 17445 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.12 (MB)
#Total memory = 746.46 (MB)
#Peak memory = 826.69 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.12 (MB)
#Total memory = 746.46 (MB)
#Peak memory = 826.69 (MB)
#Updating routing design signature
#Created 135 library cell signatures
#Created 2907 NETS and 0 SPECIALNETS signatures
#Created 2270 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.55 (MB)
#Total memory = 744.35 (MB)
#Peak memory = 826.69 (MB)
#Number of warnings = 1
#Total number of warnings = 39
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 16 11:43:31 2018
#
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 882.0M, totSessionCpu=0:06:57 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'postRoute' at effort level 'medium' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'FIR'. Number of corners is 2.
No changed net or region found. No need to perform incremental extraction. Changed status to 'Extracted'.
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 900.1M, totSessionCpu=0:06:57 **
*** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=900.05M, totSessionCpu=0:06:57).
Setting latch borrow mode to budget during optimization.
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running setup recovery post routing.
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 900.1M, totSessionCpu=0:06:57 **
Checking DRV degradation...
Skipping DRV degradation check as timing recovery is disabled or not needed
Skipping setup slack recovery as setup timing is met
*** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=900.05M, totSessionCpu=0:06:57).
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=900.05M, totSessionCpu=0:06:57 .
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 900.1M, totSessionCpu=0:06:57 **

Active setup views: analysis_slow 
Active hold views: analysis_fast 
Latch borrow mode reset to max_borrow
Active setup views: analysis_slow 
Active hold views: analysis_fast 
Reported timing to dir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 900.1M, totSessionCpu=0:06:58 **
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.811  | 42.671  | 37.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 896.1M, totSessionCpu=0:06:58 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold -outDir reports/postRouteTimingReports
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 896.1M, totSessionCpu=0:07:00 **
#Created 135 library cell signatures
#Created 2907 NETS and 0 SPECIALNETS signatures
#Created 2270 instance signatures
Begin checking placement ... (start mem=896.1M, init mem=896.1M)
*info: Placed = 2269           (Fixed = 43)
*info: Unplaced = 0           
Placement Density:59.94%(4857/8104)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=896.1M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'postRoute' at effort level 'medium' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Turbo QRC (TQRC) Extraction in Multi-Corner mode called for design 'FIR'. Number of corners is 2.
No changed net or region found. No need to perform incremental extraction.
GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:07:00 mem=1083.6M ***
*info: Starting Blocking QThread with 1 CPU
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M ***
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:02.1 mem=0.0M ***
Timing Data dump into file .holdtw.analysis_fast.20589.twf, for view: analysis_fast 
	 Dumping view 1 analysis_fast 

SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1099.7M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1099.7M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1099.7M, InitMEM = 1099.7M)
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1102.21 CPU=0:00:00.7 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1102.2M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1102.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1064.1M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1110.26 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1110.3M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:07:04 mem=1110.3M ***
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
Loading timing data from .holdtw.analysis_fast.20589.twf 
	 Loading view 1 analysis_fast 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.811  | 42.671  | 37.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|   498   |   498   |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
------------------------------------------------------------
Info: 44 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 959.6M, totSessionCpu=0:07:05 **
Active setup views: analysis_slow 
Active hold views: analysis_fast 
Reported timing to dir reports/postRouteTimingReports
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 959.6M, totSessionCpu=0:07:05 **
Found active setup analysis view analysis_slow
Found active hold analysis view analysis_fast
*info: Starting Blocking QThread with 1 CPU
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
AAE_INFO-618: Total number of nets in the design is 2907,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 37.811  | 42.671  | 37.811  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   508   |   498   |   508   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|   498   |   498   |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.941%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 957.6M, totSessionCpu=0:07:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> setDelayCalMode -SIAware false
<CMD> setDelayCalMode -engine signalStorm
**WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
<CMD> timeDesign -signoff -si -outDir reports/signoffTimingReports
**WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
Set Using Elmore Delay Limit as 300.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**INFO: signalStorm engine is used for delay analysis with -signoff option
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
siFlowRuntime: Start timeDesign -postRoute -si : realTime (0.0secs) : cpuTime (0.0secs) : Wed May 16 11:46:10 HKT 2018
-pruneSetupViewsForHoldFixing true         # bool, default=true, private
siFlow: ========= Start Loop  Extraction ==========
**WARN: (ENCEXT-1285):	The data for incremental TQRC/IQRC extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next TQRC/IQRC extraction run to be full chip.
Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
**ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
1
Reported timing to dir reports/signoffTimingReports
Total CPU time: 0.13 sec
Total Real time: 0.0 sec
Total Memory Usage: 827.714844 Mbytes
**WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
Set Using Elmore Delay Limit as 100.
<CMD> timeDesign -signoff -si -outDir reports/signoffTimingReports
**WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
Set Using Elmore Delay Limit as 300.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**INFO: signalStorm engine is used for delay analysis with -signoff option
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
siFlowRuntime: Start timeDesign -postRoute -si : realTime (0.0secs) : cpuTime (0.0secs) : Wed May 16 11:49:44 HKT 2018
-pruneSetupViewsForHoldFixing true         # bool, default=true, private
siFlow: ========= Start Loop  Extraction ==========
Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
**ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
1
Reported timing to dir reports/signoffTimingReports
Total CPU time: 0.09 sec
Total Real time: 0.0 sec
Total Memory Usage: 827.71875 Mbytes
**WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
Set Using Elmore Delay Limit as 100.
<CMD> timeDesign -signoff -si -outDir reports/signoffTimingReports
**WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
Set Using Elmore Delay Limit as 300.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**INFO: signalStorm engine is used for delay analysis with -signoff option
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
siFlowRuntime: Start timeDesign -postRoute -si : realTime (0.0secs) : cpuTime (0.0secs) : Wed May 16 11:51:55 HKT 2018
-pruneSetupViewsForHoldFixing true         # bool, default=true, private
siFlow: ========= Start Loop  Extraction ==========
Extraction called for design 'FIR' of instances=2269 and nets=2907 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
**ERROR: (ENCEXT-5072):	QRC extraction failed because the executable 'qrc' could not be found. Install QRC and add the path to the qrc executable in the PATH variable and rerun extraction.
1
Reported timing to dir reports/signoffTimingReports
Total CPU time: 0.08 sec
Total Real time: 0.0 sec
Total Memory Usage: 827.722656 Mbytes
**WARN: (ENCDC-2616):	The feDc and signalStorm delay calculation engines are obsolete and have been replaced by the AAE engine which is default in the EDI13.1 releases. The feDc and signalStorm engines still work in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to remove the invocation of these engines via the -engine option in the setDelayCalMode command.
Set Using Elmore Delay Limit as 100.

*** Memory Usage v#1 (Current mem = 827.723M, initial mem = 96.059M) ***
*** Message Summary: 8865 warning(s), 13 error(s)

--- Ending "Encounter" (totcpu=0:08:14, real=0:57:05, mem=827.7M) ---
