/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/dist_mem_gen_v8_0_12
/opt/MentorGraphics/modeltech/bin/vmap dist_mem_gen_v8_0_12 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/dist_mem_gen_v8_0_12
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work dist_mem_gen_v8_0_12 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/dist_mem_gen_v8_0_12/.cxl.verilog.dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12.lin64.cmf
