// Seed: 1137293588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_20;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    output wand id_13,
    inout supply0 id_14,
    output tri0 id_15,
    input tri0 id_16,
    output supply0 id_17,
    input tri id_18,
    input tri id_19,
    input wor id_20,
    input uwire id_21,
    input wor id_22,
    input uwire id_23,
    output uwire id_24,
    input tri id_25,
    input supply1 id_26,
    input tri id_27
);
  tri1 id_29;
  assign id_4  = (id_2);
  assign id_14 = 1;
  wire id_30;
  module_0(
      id_30,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_30,
      id_30,
      id_29,
      id_29,
      id_29,
      id_30,
      id_29,
      id_30,
      id_29,
      id_29,
      id_30,
      id_30,
      id_30,
      id_30
  );
  tri id_31;
  assign id_29 = id_23 + id_11;
  assign id_31 = 1;
endmodule : id_32
