// Seed: 1554291128
module module_0;
  assign id_1 = (-1) * id_1 & id_1;
  parameter id_2 = "";
  final id_1 <= id_2;
  assign id_1 = id_2;
  id_3 :
  assert property (@* 1) if (1) id_1 = new(id_2);
  reg id_4 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output wor id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output wand id_6,
    input tri1 id_7,
    output supply0 id_8
);
  assign id_6 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
