<?xml version="1.0" encoding="utf-8"?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="1"/>
		<param name="number_of_L1Directories" value="0"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="0"/>
		<param name="Private_L2" value="1"/>
		<param name="Private_L3" value="0"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="0"/>
		<param name="homogeneous_cores" value="1"/>
		<param name="homogeneous_L2s" value="0"/>
		<param name="homogeneous_L1Directories" value="0"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="45"/>
		<param name="target_core_clockrate" value="2000"/>
		<param name="temperature" value="360"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="1"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="1"/>
		<param name="Embedded" value="1"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="32"/>
		<param name="physical_address_width" value="32"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<component id="system.core0" name="core">
			<param name="clock_rate" value="2000"/>
			<param name="device_type" value="0"/>
			<param name="vdd" value="0"/>
			<param name="opt_local" value="0"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="16"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="4"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="4"/>
			<param name="issue_width" value="4"/>
			<param name="peak_issue_width" value="2"/>
			<param name="commit_width" value="2"/>
			<param name="fp_issue_width" value="2"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="5,5"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="4"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="32"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="32"/>
			<param name="fp_instruction_window_size" value="32"/>
			<param name="ROB_size" value="0"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="64"/>
			<param name="phy_Regs_FRF_size" value="64"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="4"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="14310"/>
			<stat name="branch_instructions" value="115"/>
			<stat name="branch_mispredictions" value="115"/>
			<stat name="load_instructions" value="2091"/>
			<stat name="store_instructions" value="4415"/>
			<stat name="total_cycles" value="25871"/>
			<stat name="busy_cycles" value="19662"/>
			<stat name="idle_cycles" value="6209"/>
			<stat name="int_regfile_reads" value="30286"/>
			<stat name="float_regfile_reads" value="0"/>
			<stat name="int_regfile_writes" value="1596"/>
			<stat name="float_regfile_writes" value="0"/>
			<stat name="ialu_accesses" value="7047"/>
			<stat name="mul_accesses" value="8"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="7047"/>
			<stat name="cdb_mul_accesses" value="8"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="pipeline_duty_cycle" value="0.25"/>
			<stat name="IFU_duty_cycle" value="0.25"/>
			<stat name="LSU_duty_cycle" value="0.71"/>
			<stat name="BR_duty_cycle" value="0.16"/>
			<stat name="MemManU_I_duty_cycle" value="0.9"/>
			<stat name="MemManU_D_duty_cycle" value="0.72"/>
			<stat name="ALU_duty_cycle" value="0.27"/>
			<stat name="MUL_duty_cycle" value="0.00"/>
			<stat name="FPU_duty_cycle" value="0.00"/>
			<stat name="ALU_cdb_duty_cycle" value="0.27"/>
			<stat name="MUL_cdb_duty_cycle" value="0.00"/>
			<stat name="FPU_cdb_duty_cycle" value="0.00"/>
			<param name="number_of_BPT" value="2"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="64"/>
				<stat name="total_accesses" value="15059"/>
				<stat name="total_misses" value="13"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.icache" name="icache">
				<param name="icache_config" value="16384,32,1,1,2,2,32,0"/>
				<param name="buffer_sizes" value="4, 4, 4,0"/>
				<stat name="read_accesses" value="14494"/>
				<stat name="read_misses" value="578"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="total_accesses" value="6421"/>
				<stat name="total_misses" value="9"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dcache" name="dcache">
				<param name="dcache_config" value="32768,32,4,1,2,2,32,1 "/>
				<param name="buffer_sizes" value="4, 4, 4, 4"/>
				<stat name="read_accesses" value="1814"/>
				<stat name="write_accesses" value="3890"/>
				<stat name="read_misses" value="33"/>
				<stat name="write_misses" value="497"/>
				<stat name="conflicts" value="0"/>
			</component>
			<param name="number_of_BTB" value="2"/>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="5120,4,2,1, 1,3"/>
				<stat name="read_accesses" value="55"/>
				<stat name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L20" name="L2">
			<param name="L2_config" value="1048576,32, 8, 8, 8, 23, 32, 1"/>
			<param name="buffer_sizes" value="16, 16, 16, 16"/>
			<param name="clockrate" value="2000"/>
			<param name="vdd" value="0"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="508"/>
			<stat name="write_accesses" value="47"/>
			<stat name="read_misses" value="600"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
			<stat name="duty_cycle" value="0.04"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="type" value="0"/>
			<param name="mc_clock" value="500"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="block_size" value="64"/>
			<param name="number_mcs" value="0"/>
			<param name="memory_channels_per_mc" value="1"/>
			<param name="number_ranks" value="0"/>
			<param name="withPHY" value="0"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="128"/>
			<param name="addressbus_width" value="51"/>
			<stat name="memory_accesses" value="6506"/>
			<stat name="memory_reads" value="2091"/>
			<stat name="memory_writes" value="4415"/>
		</component>
	</component>
</component>
