#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds right\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: yanxi
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Nov  5 23:52:59 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {adc1_clk} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {adc2_clk} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {hmi_tx} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {A1} LOC=W26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {A1} LOC=W26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {B1} LOC=V26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {B1} LOC=V26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[0]} LOC=V16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[2]} LOC=T17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[3]} LOC=T18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[4]} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[5]} LOC=W19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[6]} LOC=U25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[7]} LOC=U26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[8]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[9]} LOC=AB25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[10]} LOC=AA22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc1[11]} LOC=AA23 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[1]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[2]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[3]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[5]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[6]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[7]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[8]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[9]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[10]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {adc2[11]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hmi_rx} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Mapping instance PLL/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 59%.
First map gop timing takes 4.42 sec
Worst slack after clock region global placement is 1826
Wirelength after clock region global placement is 420875 and checksum is A136C67215562CE1.
1st GP placement takes 20.61 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_4/gopclkbufg to USCM_215_627.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_215_576.
Clock placement takes 0.44 sec.

Wirelength after Pre Global Placement is 420875 and checksum is A136C67215562CE1.
Pre global placement takes 22.20 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst A1_ibuf/opit_1 on IOLHR_16_276.
Placed fixed group with base inst B1_ibuf/opit_1 on IOLHR_16_282.
Placed fixed group with base inst adc1_clk_obuf/opit_1 on IOLHR_16_138.
Placed fixed group with base inst adc1_ibuf[0]/opit_1 on IOLHR_16_12.
Placed fixed group with base inst adc1_ibuf[1]/opit_1 on IOLHR_16_6.
Placed fixed group with base inst adc1_ibuf[2]/opit_1 on IOLHR_16_48.
Placed fixed group with base inst adc1_ibuf[3]/opit_1 on IOLHR_16_42.
Placed fixed group with base inst adc1_ibuf[4]/opit_1 on IOLHR_16_84.
Placed fixed group with base inst adc1_ibuf[5]/opit_1 on IOLHR_16_78.
Placed fixed group with base inst adc1_ibuf[6]/opit_1 on IOLHR_16_294.
Placed fixed group with base inst adc1_ibuf[7]/opit_1 on IOLHR_16_288.
Placed fixed group with base inst adc1_ibuf[8]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst adc1_ibuf[9]/opit_1 on IOLHR_16_216.
Placed fixed group with base inst adc1_ibuf[10]/opit_1 on IOLHR_16_210.
Placed fixed group with base inst adc1_ibuf[11]/opit_1 on IOLHR_16_204.
Placed fixed group with base inst adc2_clk_obuf/opit_1 on IOLHR_16_18.
Placed fixed group with base inst adc2_ibuf[0]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst adc2_ibuf[1]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst adc2_ibuf[2]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst adc2_ibuf[3]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst adc2_ibuf[4]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst adc2_ibuf[5]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst adc2_ibuf[6]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst adc2_ibuf[7]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst adc2_ibuf[8]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst adc2_ibuf[9]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst adc2_ibuf[10]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst adc2_ibuf[11]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst hmi_rx_ibuf/opit_1 on IOLHR_16_156.
Placed fixed group with base inst hmi_tx_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rst_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLL/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_215_627.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_215_576.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.89 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.25 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -1418.
	3 iterations finished.
	Final slack -541.
Super clustering done.
Design Utilization : 59%.
Worst slack after global placement is 1797
2nd GP placement takes 16.84 sec.

Wirelength after global placement is 419790 and checksum is FA208D36EBA45E43.
Global placement takes 18.02 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 3710 LUT6 in collection, pack success:115
Packing LUT6D takes 1.77 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Ram placement takes 0.00 sec.
Wirelength after macro cell placement is 445656 and checksum is 16BC243ABD42FE92.
Macro cell placement takes 0.12 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -1520.
	1 iterations finished.
	Final slack -1520.
Super clustering done.
Design Utilization : 59%.
Worst slack after post global placement is 1714
3rd GP placement takes 19.39 sec.

Wirelength after post global placement is 421576 and checksum is 165219634902A9C1.
Packing LUT6D started.
I: LUT6D pack result: There are 3480 LUT6 in collection, pack success:6
Packing LUT6D takes 1.69 sec.
Post global placement takes 23.02 sec.

Phase 4 Legalization started.
The average distance in LP is 1.719791.
Wirelength after legalization is 507478 and checksum is 782170F3DBBBC61D.
Legalization takes 2.92 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1539.
Replication placement takes 0.84 sec.

Wirelength after replication placement is 507478 and checksum is 782170F3DBBBC61D.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 1539, TNS before detailed placement is 0. 
Worst slack after detailed placement is 1539, TNS after detailed placement is 0. 
Swapping placement takes 0.88 sec.

Wirelength after detailed placement is 507478 and checksum is 782170F3DBBBC61D.
Timing-driven detailed placement takes 1.78 sec.

Worst slack is 1539, TNS after placement is 0.
Placement done.
Total placement takes 76.45 sec.
Finished placement.

Routing started.
Building routing graph takes 3.91 sec.
Worst slack is 1539, TNS before global route is 0.
Processing design graph takes 3.78 sec.
Total memory for routing:
	256.260756 M.
Total nets for routing : 61840.
Global Routing step 1 processed 0 nets, it takes 1.47 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 13 nets, it takes 0.06 sec.
Unrouted nets 237 at the end of iteration 0.
Unrouted nets 128 at the end of iteration 1.
Unrouted nets 88 at the end of iteration 2.
Unrouted nets 51 at the end of iteration 3.
Unrouted nets 28 at the end of iteration 4.
Unrouted nets 17 at the end of iteration 5.
Unrouted nets 13 at the end of iteration 6.
Unrouted nets 16 at the end of iteration 7.
Unrouted nets 14 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 2 processed 900 nets, it takes 1.03 sec.
Unrouted nets 56 at the end of iteration 0.
Unrouted nets 52 at the end of iteration 1.
Unrouted nets 44 at the end of iteration 2.
Unrouted nets 32 at the end of iteration 3.
Unrouted nets 23 at the end of iteration 4.
Unrouted nets 12 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 3 processed 70 nets, it takes 3.92 sec.
Unrouted nets 556 at the end of iteration 0.
Unrouted nets 295 at the end of iteration 1.
Unrouted nets 191 at the end of iteration 2.
Unrouted nets 138 at the end of iteration 3.
Unrouted nets 93 at the end of iteration 4.
Unrouted nets 51 at the end of iteration 5.
Unrouted nets 35 at the end of iteration 6.
Unrouted nets 41 at the end of iteration 7.
Unrouted nets 26 at the end of iteration 8.
Unrouted nets 13 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 4 processed 1066 nets, it takes 5.11 sec.
Global routing takes 10.20 sec.
Total 72455 subnets.
    forward max bucket size 14766 , backward 663.
        Unrouted nets 50330 at the end of iteration 0.
    route iteration 0, CPU time elapsed 8.921875 sec.
    forward max bucket size 15314 , backward 981.
        Unrouted nets 38523 at the end of iteration 1.
    route iteration 1, CPU time elapsed 7.468750 sec.
    forward max bucket size 1151 , backward 812.
        Unrouted nets 29681 at the end of iteration 2.
    route iteration 2, CPU time elapsed 6.421875 sec.
    forward max bucket size 1257 , backward 1117.
        Unrouted nets 23801 at the end of iteration 3.
    route iteration 3, CPU time elapsed 5.437500 sec.
    forward max bucket size 13840 , backward 754.
        Unrouted nets 19490 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.031250 sec.
    forward max bucket size 1165 , backward 1095.
        Unrouted nets 16148 at the end of iteration 5.
    route iteration 5, CPU time elapsed 4.296875 sec.
    forward max bucket size 1055 , backward 645.
        Unrouted nets 17116 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.078125 sec.
    forward max bucket size 1073 , backward 407.
        Unrouted nets 14810 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.781250 sec.
    forward max bucket size 788 , backward 390.
        Unrouted nets 12265 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.421875 sec.
    forward max bucket size 726 , backward 370.
        Unrouted nets 10034 at the end of iteration 9.
    route iteration 9, CPU time elapsed 1.906250 sec.
    forward max bucket size 978 , backward 630.
        Unrouted nets 8206 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.765625 sec.
    forward max bucket size 810 , backward 634.
        Unrouted nets 6752 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.437500 sec.
    forward max bucket size 810 , backward 634.
        Unrouted nets 5463 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.234375 sec.
    forward max bucket size 808 , backward 300.
        Unrouted nets 4397 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.078125 sec.
    forward max bucket size 373 , backward 362.
        Unrouted nets 3536 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.421875 sec.
    forward max bucket size 456 , backward 227.
        Unrouted nets 2921 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.296875 sec.
    forward max bucket size 327 , backward 384.
        Unrouted nets 2314 at the end of iteration 16.
    route iteration 16, CPU time elapsed 1.109375 sec.
    forward max bucket size 598 , backward 257.
        Unrouted nets 1807 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.984375 sec.
    forward max bucket size 362 , backward 479.
        Unrouted nets 1424 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.828125 sec.
    forward max bucket size 227 , backward 222.
        Unrouted nets 1143 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.734375 sec.
    forward max bucket size 242 , backward 236.
        Unrouted nets 908 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.640625 sec.
    forward max bucket size 248 , backward 184.
        Unrouted nets 738 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.578125 sec.
    forward max bucket size 338 , backward 372.
        Unrouted nets 635 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.546875 sec.
    forward max bucket size 246 , backward 434.
        Unrouted nets 537 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.453125 sec.
    forward max bucket size 221 , backward 111.
        Unrouted nets 408 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.437500 sec.
    forward max bucket size 238 , backward 136.
        Unrouted nets 338 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.375000 sec.
    forward max bucket size 501 , backward 106.
        Unrouted nets 289 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.375000 sec.
    forward max bucket size 291 , backward 188.
        Unrouted nets 234 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.406250 sec.
    forward max bucket size 168 , backward 178.
        Unrouted nets 187 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.390625 sec.
    forward max bucket size 290 , backward 63.
        Unrouted nets 133 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.328125 sec.
    forward max bucket size 105 , backward 107.
        Unrouted nets 108 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.343750 sec.
    forward max bucket size 58 , backward 75.
        Unrouted nets 96 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.312500 sec.
    forward max bucket size 48 , backward 200.
        Unrouted nets 64 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.343750 sec.
    forward max bucket size 90 , backward 105.
        Unrouted nets 45 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.328125 sec.
    forward max bucket size 62 , backward 89.
        Unrouted nets 22 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.312500 sec.
    forward max bucket size 39 , backward 19.
        Unrouted nets 17 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.312500 sec.
    forward max bucket size 25 , backward 22.
        Unrouted nets 15 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.312500 sec.
    forward max bucket size 39 , backward 22.
        Unrouted nets 12 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.296875 sec.
    forward max bucket size 24 , backward 24.
        Unrouted nets 8 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.296875 sec.
    forward max bucket size 28 , backward 21.
        Unrouted nets 8 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.296875 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 4 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.250000 sec.
    forward max bucket size 20 , backward 13.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.281250 sec.
    forward max bucket size 21 , backward 16.
        Unrouted nets 6 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.265625 sec.
    forward max bucket size 54 , backward 26.
        Unrouted nets 7 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.234375 sec.
    forward max bucket size 54 , backward 26.
        Unrouted nets 7 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.312500 sec.
    forward max bucket size 19 , backward 16.
        Unrouted nets 6 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.312500 sec.
    forward max bucket size 32 , backward 17.
        Unrouted nets 4 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.296875 sec.
    forward max bucket size 29 , backward 11.
        Unrouted nets 3 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.312500 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 0 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.312500 sec.
Detailed routing takes 48 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_2 is routed by general path.
C: Route-2036: The clock path from clkbufg_5/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L6QL5Q:CLK is routed by SRB.
Detailed routing takes 77.05 sec.
Start fix hold violation.
Build tmp routing results takes 0.94 sec.
Timing analysis takes 1.06 sec.
Hold violation fix iter 0 takes 2.11 sec, total_step_forward 70096.
Incremental timing analysis takes 0.70 sec.
Hold violation fix iter 1 takes 0.06 sec, total_step_forward 913.
Incremental timing analysis takes 0.81 sec.
Hold violation fix iter 2 takes 0.02 sec, total_step_forward 4.
Incremental timing analysis takes 0.84 sec.
Hold violation fix iter 3 takes 0.02 sec, total_step_forward 0.
Hold Violation Fix in router takes 4 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 14.38 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 4.97 sec.
Used SRB routing arc is 540833.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 118.56 sec.


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0         | 1             | 0                  
| Use of ANALOG               | 0         | 1             | 0                  
| Use of APM                  | 44        | 240           | 19                 
| Use of BKCL                 | 2         | 6             | 34                 
| Use of CCS                  | 1         | 1             | 100                
| Use of CLMA                 | 8906      | 11675         | 77                 
|   FF                        | 28925     | 93400         | 31                 
|   LUT                       | 16864     | 46700         | 37                 
|   LUT-FF pairs              | 7728      | 46700         | 17                 
| Use of CLMS                 | 3706      | 4975          | 75                 
|   FF                        | 11882     | 39800         | 30                 
|   LUT                       | 6668      | 19900         | 34                 
|   LUT-FF pairs              | 3033      | 19900         | 16                 
|   Distributed RAM           | 78        | 19900         | 1                  
| Use of DDRPHY_CPD           | 0         | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0         | 6             | 0                  
| Use of DDR_PHY              | 0         | 24            | 0                  
| Use of DRM                  | 11        | 155           | 8                  
| Use of GPLL                 | 1         | 6             | 17                 
| Use of GSEB                 | 0         | 218           | 0                  
| Use of HARD0                | 1512      | 10550         | 15                 
| Use of HCKB                 | 12        | 96            | 13                 
|  HCKB dataused              | 0         | 96            | 0                  
| Use of HCKMUX_TEST          | 0         | 8             | 0                  
| Use of HSSTLP               | 0         | 2             | 0                  
| Use of IO                   | 40        | 300           | 14                 
|   IOBD                      | 18        | 144           | 13                 
|   IOBS                      | 22        | 156           | 15                 
| Use of IOCKB                | 0         | 24            | 0                  
| Use of IOCKMUX_TEST         | 0         | 6             | 0                  
| Use of IOLHR                | 40        | 300           | 14                 
| Use of KEYRAM               | 0         | 1             | 0                  
| Use of MFG_TEST             | 0         | 1             | 0                  
| Use of MRCKB                | 0         | 12            | 0                  
| Use of MRCKMUX_TEST         | 0         | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0         | 6             | 0                  
| Use of PCIE                 | 0         | 1             | 0                  
| Use of PCKMUX_TEST          | 0         | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0         | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0         | 6             | 0                  
| Use of PPLL                 | 0         | 6             | 0                  
| Use of PREGMUXC_TEST        | 0         | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0         | 6             | 0                  
| Use of RCKB                 | 1         | 24            | 5                  
|  RCKB dataused              | 1         | 24            | 5                  
| Use of RCKMUX_TEST          | 0         | 6             | 0                  
| Use of SCANCHAIN            | 1         | 1             | 100                
| Use of SCKMUX_TEST          | 0         | 12            | 0                  
| Use of SFB                  | 0         | 2225          | 0                  
| Use of SPAD                 | 0         | 8             | 0                  
| Use of TSERDES              | 0         | 48            | 0                  
| Use of USCM                 | 3         | 32            | 10                 
|  USCM dataused              | 0         | 32            | 0                  
| Use of USCMMUX_TEST         | 0         | 32            | 0                  
+-------------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:6m:23s
Action pnr: CPU time elapsed is 0h:5m:11s
Action pnr: Process CPU time elapsed is 0h:6m:57s
Current time: Wed Nov  5 23:59:20 2025
Action pnr: Peak memory pool usage is 3,230 MB
