# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

_include:
  - "rcu_common.yaml"

RCU:
  CTL0:
    PLL2STB:
      _read:
        NotReady: [0, "PLL2 is not stable"]
        Ready: [1, "PLL2 is stable"]
    PLL2EN:
      "Off": [0, "PLL2 Off"]
      "On": [1, "PLL2 On"]
    PLL1STB:
      _read:
        NotReady: [0, "PLL1 is not stable"]
        Ready: [1, "PLL1 is stable"]
    PLL1EN:
      "Off": [0, "PLL1 Off"]
      "On": [1, "PLL1 On"]
  CFG0:
    ADCPSC:
      Div12: [4, "CK_APB2 divided by 12"]
      Div16: [5, "CK_APB2 divided by 16"]
  CFG1:
    PREDV0:
      Div1: [0, "HXTAL input to PLL not divided"]
      Div2: [1, "HXTAL input to PLL divided by 2"]
      Div3: [2, "HXTAL input to PLL divided by 3"]
      Div4: [3, "HXTAL input to PLL divided by 4"]
      Div5: [4, "HXTAL input to PLL divided by 5"]
      Div6: [5, "HXTAL input to PLL divided by 6"]
      Div7: [6, "HXTAL input to PLL divided by 7"]
      Div8: [7, "HXTAL input to PLL divided by 8"]
      Div9: [8, "HXTAL input to PLL divided by 9"]
      Div10: [9, "HXTAL input to PLL divided by 10"]
      Div11: [10, "HXTAL input to PLL divided by 11"]
      Div12: [11, "HXTAL input to PLL divided by 12"]
      Div13: [12, "HXTAL input to PLL divided by 13"]
      Div14: [13, "HXTAL input to PLL divided by 14"]
      Div15: [14, "HXTAL input to PLL divided by 15"]
      Div16: [15, "HXTAL input to PLL divided by 16"]
  CFG2:
    CKOUT1SEL:
      NOCLK: [0, "No clock selected"]
      SYSCLK: [1, "System clock selected"]
      IRC8M: [2, "High Speed 8M Internal Oscillator clock (IRC8M) selected"]
      HXTAL: [3, "External High Speed oscillator clock (HXTAL) selected"]
  INT:
    PLLSTBIC:
      _write:
        Clear: [1, "Clear PLLSTBIF flag"]
    PLLSTBIE:
      Disabled: [0, "Interrupt disabled"]
      Enabled: [1, "Interrupt enabled"]
    PLLSTBIF:
      _read:
        NotInterrupted: [0, "No interrupt generated"]
        Interrupted: [1, "PLL stabilisation interrupt generated"]

