{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543282777846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543282777857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:39:37 2018 " "Processing started: Mon Nov 26 17:39:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543282777857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282777857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_control -c qsys_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_control -c qsys_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282777857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543282781601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543282781601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/nios2_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/nios2_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control " "Found entity 1: nios2_control" {  } { { "nios2_control/synthesis/nios2_control.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_control/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_control/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_irq_mapper " "Found entity 1: nios2_control_irq_mapper" {  } { { "nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1 " "Found entity 1: nios2_control_mm_interconnect_1" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_rsp_mux " "Found entity 1: nios2_control_mm_interconnect_1_rsp_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799710 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_rsp_demux " "Found entity 1: nios2_control_mm_interconnect_1_rsp_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_cmd_mux " "Found entity 1: nios2_control_mm_interconnect_1_cmd_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_cmd_demux " "Found entity 1: nios2_control_mm_interconnect_1_cmd_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799823 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282799890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282799892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios2_control_mm_interconnect_1_router_001_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799902 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_1_router_001 " "Found entity 2: nios2_control_mm_interconnect_1_router_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282799918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282799920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_router_default_decode " "Found entity 1: nios2_control_mm_interconnect_1_router_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799930 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_1_router " "Found entity 2: nios2_control_mm_interconnect_1_router" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282799977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282799977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0 " "Found entity 1: nios2_control_mm_interconnect_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_control_mm_interconnect_0_rsp_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux_003" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_control_mm_interconnect_0_cmd_mux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_control_mm_interconnect_0_cmd_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_control_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_control_mm_interconnect_0_cmd_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_003_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800431 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_003 " "Found entity 2: nios2_control_mm_interconnect_0_router_003" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800464 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_002 " "Found entity 2: nios2_control_mm_interconnect_0_router_002" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800498 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_001 " "Found entity 2: nios2_control_mm_interconnect_0_router_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543282800514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800532 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router " "Found entity 2: nios2_control_mm_interconnect_0_router" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_timer_0 " "Found entity 1: nios2_control_timer_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_timer_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_sysid " "Found entity 1: nios2_control_sysid" {  } { { "nios2_control/synthesis/submodules/nios2_control_sysid.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_onchip_ram " "Found entity 1: nios2_control_onchip_ram" {  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800795 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800795 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800795 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800795 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800795 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800795 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282800891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282800891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282801052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282801052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu " "Found entity 1: nios2_control_nios2_cpu" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282801081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282801081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_ic_data_module " "Found entity 1: nios2_control_nios2_cpu_cpu_ic_data_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_nios2_cpu_cpu_ic_tag_module " "Found entity 2: nios2_control_nios2_cpu_cpu_ic_tag_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_nios2_cpu_cpu_bht_module " "Found entity 3: nios2_control_nios2_cpu_cpu_bht_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_control_nios2_cpu_cpu_register_bank_a_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_control_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_control_nios2_cpu_cpu_register_bank_b_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_control_nios2_cpu_cpu_dc_tag_module " "Found entity 6: nios2_control_nios2_cpu_cpu_dc_tag_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_control_nios2_cpu_cpu_dc_data_module " "Found entity 7: nios2_control_nios2_cpu_cpu_dc_data_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_control_nios2_cpu_cpu_dc_victim_module " "Found entity 8: nios2_control_nios2_cpu_cpu_dc_victim_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_control_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: nios2_control_nios2_cpu_cpu_nios2_oci_debug" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_control_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: nios2_control_nios2_cpu_cpu_nios2_oci_break" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_control_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_control_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_control_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios2_control_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_control_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios2_control_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_control_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_control_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios2_control_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_control_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: nios2_control_nios2_cpu_cpu_nios2_oci_pib" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_control_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: nios2_control_nios2_cpu_cpu_nios2_oci_im" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_control_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios2_control_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_control_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios2_control_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_control_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios2_control_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_control_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: nios2_control_nios2_cpu_cpu_nios2_ocimem" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_control_nios2_cpu_cpu_nios2_oci " "Found entity 26: nios2_control_nios2_cpu_cpu_nios2_oci" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_control_nios2_cpu_cpu " "Found entity 27: nios2_control_nios2_cpu_cpu" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282802773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282802811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_tck" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282802846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282802883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_mult_cell " "Found entity 1: nios2_control_nios2_cpu_cpu_mult_cell" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282802919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_test_bench " "Found entity 1: nios2_control_nios2_cpu_cpu_test_bench" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282802957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_led_pio " "Found entity 1: nios2_control_led_pio" {  } { { "nios2_control/synthesis/submodules/nios2_control_led_pio.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282802993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282802993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_control_jtag_uart_0_sim_scfifo_w" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803077 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_jtag_uart_0_scfifo_w " "Found entity 2: nios2_control_jtag_uart_0_scfifo_w" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803077 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_control_jtag_uart_0_sim_scfifo_r" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803077 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_jtag_uart_0_scfifo_r " "Found entity 4: nios2_control_jtag_uart_0_scfifo_r" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803077 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_control_jtag_uart_0 " "Found entity 5: nios2_control_jtag_uart_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282803077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_button_pio " "Found entity 1: nios2_control_button_pio" {  } { { "nios2_control/synthesis/submodules/nios2_control_button_pio.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282803114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file nios2_control/synthesis/submodules/nios2_control_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_altpll_0_dffpipe_l2c " "Found entity 1: nios2_control_altpll_0_dffpipe_l2c" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803186 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_altpll_0_stdsync_sv6 " "Found entity 2: nios2_control_altpll_0_stdsync_sv6" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803186 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_altpll_0_altpll_jb92 " "Found entity 3: nios2_control_altpll_0_altpll_jb92" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803186 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_altpll_0 " "Found entity 4: nios2_control_altpll_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282803186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bemicro_max10_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bemicro_max10_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BeMicro_MAX10_top " "Found entity 1: BeMicro_MAX10_top" {  } { { "BeMicro_MAX10_top.bdf" "" { Schematic "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/BeMicro_MAX10_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282803203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_control_top " "Found entity 1: qsys_control_top" {  } { { "qsys_control_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/qsys_control_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282803243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282803243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_control_top " "Elaborating entity \"qsys_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543282804147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control nios2_control:u0 " "Elaborating entity \"nios2_control\" for hierarchy \"nios2_control:u0\"" {  } { { "qsys_control_top.v" "u0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/qsys_control_top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0 nios2_control:u0\|nios2_control_altpll_0:altpll_0 " "Elaborating entity \"nios2_control_altpll_0\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "altpll_0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_stdsync_sv6 nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_control_altpll_0_stdsync_sv6\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "stdsync2" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_dffpipe_l2c nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\|nios2_control_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_control_altpll_0_dffpipe_l2c\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\|nios2_control_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "dffpipe3" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_altpll_jb92 nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1 " "Elaborating entity \"nios2_control_altpll_0_altpll_jb92\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "sd1" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_button_pio nios2_control:u0\|nios2_control_button_pio:button_pio " "Elaborating entity \"nios2_control_button_pio\" for hierarchy \"nios2_control:u0\|nios2_control_button_pio:button_pio\"" {  } { { "nios2_control/synthesis/nios2_control.v" "button_pio" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_control_jtag_uart_0\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "jtag_uart_0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0_scfifo_w nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_control_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "the_nios2_control_jtag_uart_0_scfifo_w" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282804729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "wfifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282807342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282807363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282807364 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282807364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282807562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282807562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282807589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282807714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282807714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282807746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282807924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282807924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282807972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282808155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282808155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282808216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282808410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282808410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282808455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282808644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282808644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282808689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0_scfifo_r nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_control_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "the_nios2_control_jtag_uart_0_scfifo_r" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282808908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "nios2_control_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282810152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282810250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282810250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282810250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282810250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282810250 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282810250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282811743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282812188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_led_pio nios2_control:u0\|nios2_control_led_pio:led_pio " "Elaborating entity \"nios2_control_led_pio\" for hierarchy \"nios2_control:u0\|nios2_control_led_pio:led_pio\"" {  } { { "nios2_control/synthesis/nios2_control.v" "led_pio" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282812384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu " "Elaborating entity \"nios2_control_nios2_cpu\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\"" {  } { { "nios2_control/synthesis/nios2_control.v" "nios2_cpu" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282812453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu " "Elaborating entity \"nios2_control_nios2_cpu_cpu\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" "cpu" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282812646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_test_bench nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench " "Elaborating entity \"nios2_control_nios2_cpu_cpu_test_bench\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_test_bench" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 6044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282813566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ic_data_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ic_data_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ic_data" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282813712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282814089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_koc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282814374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282814374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282814413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ic_tag_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ic_tag" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282814636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282814728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ic1 " "Found entity 1: altsyncram_5ic1" {  } { { "db/altsyncram_5ic1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_5ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282814984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282814984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ic1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated " "Elaborating entity \"altsyncram_5ic1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282815012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_bht_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht " "Elaborating entity \"nios2_control_nios2_cpu_cpu_bht_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_bht" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282815204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282815279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282815526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282815526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282815554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_register_bank_a_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_control_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_register_bank_a" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282815733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282815809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282816104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282816104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282816145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_register_bank_b_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_control_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_register_bank_b" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282816346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_mult_cell nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell " "Elaborating entity \"nios2_control_nios2_cpu_cpu_mult_cell\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_mult_cell" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282816551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282817297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282817524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282817524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282817668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282818150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282818328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282818512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282818634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282818999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282820142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282820321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282820698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282821132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282821245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282821371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282821834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282824692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282825428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282825551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282825844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282825960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282826352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282826721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_tag_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_tag" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282840994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_ftb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282841158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282841158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_data_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_data_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_data" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282841426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282841426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_victim_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_victim" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282841704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282841704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 10275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_debug nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282841909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_break nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_xbrk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_dbrk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_itrace nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_dtrace nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_td_mode nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_pib nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282842950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_im nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_avalon_reg nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_ocimem nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ociram_sp_ram_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282843418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282843418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_wrapper nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_tck nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_sysclk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "nios2_control_nios2_cpu_cpu_debug_slave_phy" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282843980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios2_control:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "onchip_flash_0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543282844195 "|qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844286 ""}  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282844286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844436 ""}  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282844436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_onchip_ram nios2_control:u0\|nios2_control_onchip_ram:onchip_ram " "Elaborating entity \"nios2_control_onchip_ram\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\"" {  } { { "nios2_control/synthesis/nios2_control.v" "onchip_ram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "the_altsyncram" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282844856 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282844856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skc1 " "Found entity 1: altsyncram_skc1" {  } { { "db/altsyncram_skc1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_skc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282844981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282844981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skc1 nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_skc1:auto_generated " "Elaborating entity \"altsyncram_skc1\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_skc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282844996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\"" {  } { { "nios2_control/synthesis/nios2_control.v" "slow_periph_bridge" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_sysid nios2_control:u0\|nios2_control_sysid:sysid " "Elaborating entity \"nios2_control_sysid\" for hierarchy \"nios2_control:u0\|nios2_control_sysid:sysid\"" {  } { { "nios2_control/synthesis/nios2_control.v" "sysid" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_timer_0 nios2_control:u0\|nios2_control_timer_0:timer_0 " "Elaborating entity \"nios2_control_timer_0\" for hierarchy \"nios2_control:u0\|nios2_control_timer_0:timer_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "timer_0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_control_mm_interconnect_0\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "mm_interconnect_0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282845727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slow_periph_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slow_periph_bridge_s0_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "slow_periph_bridge_s0_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_agent" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rsp_fifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "slow_periph_bridge_s0_agent_rsp_fifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282846725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router " "Elaborating entity \"nios2_control_mm_interconnect_0_router\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_001" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_001_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_002 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_002\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_002" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_002_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_003 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_003\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_003" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_003_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_limiter" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_demux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_demux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_mux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_mux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282847919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux_003 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_mux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_mux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "crosser" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_avalon_st_adapter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_control_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282848842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1 nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios2_control_mm_interconnect_1\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\"" {  } { { "nios2_control/synthesis/nios2_control.v" "mm_interconnect_1" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:slow_periph_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:slow_periph_bridge_m0_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "led_pio_s1_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "timer_0_s1_translator" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:slow_periph_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:slow_periph_bridge_m0_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_agent" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282849885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router " "Elaborating entity \"nios2_control_mm_interconnect_1_router\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "router" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_default_decode nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_1_router_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_001 nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"nios2_control_mm_interconnect_1_router_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "router_001" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_001_default_decode nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_1_router_001_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_limiter" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_cmd_demux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios2_control_mm_interconnect_1_cmd_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_cmd_mux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios2_control_mm_interconnect_1_cmd_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_rsp_demux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios2_control_mm_interconnect_1_rsp_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282850928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_rsp_mux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios2_control_mm_interconnect_1_rsp_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_irq_mapper nios2_control:u0\|nios2_control_irq_mapper:irq_mapper " "Elaborating entity \"nios2_control_irq_mapper\" for hierarchy \"nios2_control:u0\|nios2_control_irq_mapper:irq_mapper\"" {  } { { "nios2_control/synthesis/nios2_control.v" "irq_mapper" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios2_control/synthesis/nios2_control.v" "irq_synchronizer" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282851729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282851729 ""}  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282851729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282851800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_control:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios2_control/synthesis/nios2_control.v" "rst_controller" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282852072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_control/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282852111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_control/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282852147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_control:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "nios2_control/synthesis/nios2_control.v" "rst_controller_002" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/nios2_control.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282852239 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3274 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1543282855303 "|qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543282857629 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.26.17:41:05 Progress: Loading sld6b1676fa/alt_sld_fab_wrapper_hw.tcl " "2018.11.26.17:41:05 Progress: Loading sld6b1676fa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282865447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282870468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282870824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282875531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282875829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282876204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282876555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282876567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282876569 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1543282877319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6b1676fa/alt_sld_fab.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/ip/sld6b1676fa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282878052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282878052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282878310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282878310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282878378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282878378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282878562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282878562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282878776 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282878776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282878776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282878979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282878979 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 29 " "Parameter WIDTH_B set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543282891544 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543282891544 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543282891544 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543282891547 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543282891547 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543282891547 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543282891547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282891648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282891649 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282891649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7c1 " "Found entity 1: altsyncram_c7c1" {  } { { "db/altsyncram_c7c1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_c7c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282891878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282891878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282892074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 29 " "Parameter \"WIDTH_B\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282892074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282892074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mac1 " "Found entity 1: altsyncram_mac1" {  } { { "db/altsyncram_mac1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/altsyncram_mac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282892323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282892323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282893320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893320 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282893320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282893535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282893535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282893769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543282893770 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543282893770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543282894056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282894056 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1543282897069 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1543282897069 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1543282897168 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1543282897168 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1543282897168 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1543282897168 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1543282897168 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543282897202 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "nios2_control/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7716 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 352 -1 0 } } { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 398 -1 0 } } { "nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2670 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 5968 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7725 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 4103 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 5887 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 272 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_timer_0.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1543282897783 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1543282897784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282902910 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "190 " "190 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543282909430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282910173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/output_files/qsys_control.map.smsg " "Generated suppressed messages file C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/output_files/qsys_control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282915909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543282928763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543282928763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_CLK " "No output dependent on input pin \"USER_CLK\"" {  } { { "qsys_control_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/CourseraCourseProj/qsys_control/qsys_control_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543282932155 "|qsys_control_top|USER_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543282932155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5877 " "Implemented 5877 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543282932156 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543282932156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5524 " "Implemented 5524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543282932156 ""} { "Info" "ICUT_CUT_TM_RAMS" "326 " "Implemented 326 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543282932156 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543282932156 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543282932156 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1543282932156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543282932156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543282932348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:42:12 2018 " "Processing ended: Mon Nov 26 17:42:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543282932348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:35 " "Elapsed time: 00:02:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543282932348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543282932348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543282932348 ""}
