Analysis & Synthesis report for ALU
Sat Sep 13 00:21:55 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xora
 12. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xorb
 13. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:anda
 14. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:andb
 15. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|OR_gate:ora
 16. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|XOR_gate:xora
 17. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|XOR_gate:xorb
 18. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|AND_gate:anda
 19. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|AND_gate:andb
 20. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|OR_gate:ora
 21. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|XOR_gate:xora
 22. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|XOR_gate:xorb
 23. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|AND_gate:anda
 24. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|AND_gate:andb
 25. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|OR_gate:ora
 26. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|XOR_gate:xora
 27. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|XOR_gate:xorb
 28. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|AND_gate:anda
 29. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|AND_gate:andb
 30. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|OR_gate:ora
 31. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|XOR_gate:xora
 32. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|XOR_gate:xorb
 33. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|AND_gate:anda
 34. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|AND_gate:andb
 35. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|OR_gate:ora
 36. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|XOR_gate:xora
 37. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|XOR_gate:xorb
 38. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|AND_gate:anda
 39. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|AND_gate:andb
 40. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|OR_gate:ora
 41. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|XOR_gate:xora
 42. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|XOR_gate:xorb
 43. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|AND_gate:anda
 44. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|AND_gate:andb
 45. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|OR_gate:ora
 46. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|XOR_gate:xora
 47. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|XOR_gate:xorb
 48. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|AND_gate:anda
 49. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|AND_gate:andb
 50. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|OR_gate:ora
 51. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|XOR_gate:xora
 52. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|XOR_gate:xorb
 53. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|AND_gate:anda
 54. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|AND_gate:andb
 55. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|OR_gate:ora
 56. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|XOR_gate:xora
 57. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|XOR_gate:xorb
 58. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|AND_gate:anda
 59. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|AND_gate:andb
 60. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|OR_gate:ora
 61. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|XOR_gate:xora
 62. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|XOR_gate:xorb
 63. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|AND_gate:anda
 64. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|AND_gate:andb
 65. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|OR_gate:ora
 66. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|XOR_gate:xora
 67. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|XOR_gate:xorb
 68. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|AND_gate:anda
 69. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|AND_gate:andb
 70. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|OR_gate:ora
 71. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|XOR_gate:xora
 72. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|XOR_gate:xorb
 73. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|AND_gate:anda
 74. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|AND_gate:andb
 75. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|OR_gate:ora
 76. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|XOR_gate:xora
 77. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|XOR_gate:xorb
 78. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|AND_gate:anda
 79. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|AND_gate:andb
 80. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|OR_gate:ora
 81. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|XOR_gate:xora
 82. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|XOR_gate:xorb
 83. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|AND_gate:anda
 84. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|AND_gate:andb
 85. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|OR_gate:ora
 86. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|XOR_gate:xora
 87. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|XOR_gate:xorb
 88. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|AND_gate:anda
 89. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|AND_gate:andb
 90. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|OR_gate:ora
 91. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|XOR_gate:xora
 92. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|XOR_gate:xorb
 93. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|AND_gate:anda
 94. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|AND_gate:andb
 95. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|OR_gate:ora
 96. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|XOR_gate:xora
 97. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|XOR_gate:xorb
 98. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|AND_gate:anda
 99. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|AND_gate:andb
100. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|OR_gate:ora
101. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|XOR_gate:xora
102. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|XOR_gate:xorb
103. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|AND_gate:anda
104. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|AND_gate:andb
105. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|OR_gate:ora
106. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|XOR_gate:xora
107. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|XOR_gate:xorb
108. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|AND_gate:anda
109. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|AND_gate:andb
110. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|OR_gate:ora
111. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|XOR_gate:xora
112. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|XOR_gate:xorb
113. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|AND_gate:anda
114. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|AND_gate:andb
115. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|OR_gate:ora
116. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|XOR_gate:xora
117. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|XOR_gate:xorb
118. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|AND_gate:anda
119. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|AND_gate:andb
120. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|OR_gate:ora
121. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|XOR_gate:xora
122. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|XOR_gate:xorb
123. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|AND_gate:anda
124. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|AND_gate:andb
125. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|OR_gate:ora
126. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|XOR_gate:xora
127. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|XOR_gate:xorb
128. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|AND_gate:anda
129. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|AND_gate:andb
130. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|OR_gate:ora
131. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|XOR_gate:xora
132. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|XOR_gate:xorb
133. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|AND_gate:anda
134. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|AND_gate:andb
135. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|OR_gate:ora
136. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|XOR_gate:xora
137. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|XOR_gate:xorb
138. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|AND_gate:anda
139. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|AND_gate:andb
140. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|OR_gate:ora
141. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|XOR_gate:xora
142. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|XOR_gate:xorb
143. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|AND_gate:anda
144. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|AND_gate:andb
145. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|OR_gate:ora
146. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|XOR_gate:xora
147. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|XOR_gate:xorb
148. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|AND_gate:anda
149. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|AND_gate:andb
150. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|OR_gate:ora
151. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|XOR_gate:xora
152. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|XOR_gate:xorb
153. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|AND_gate:anda
154. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|AND_gate:andb
155. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|OR_gate:ora
156. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|XOR_gate:xora
157. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|XOR_gate:xorb
158. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|AND_gate:anda
159. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|AND_gate:andb
160. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|OR_gate:ora
161. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|XOR_gate:xora
162. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|XOR_gate:xorb
163. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|AND_gate:anda
164. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|AND_gate:andb
165. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|OR_gate:ora
166. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|XOR_gate:xora
167. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|XOR_gate:xorb
168. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|AND_gate:anda
169. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|AND_gate:andb
170. Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|OR_gate:ora
171. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xora
172. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xorb
173. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:anda
174. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:andb
175. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|OR_gate:or1
176. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|XOR_gate:xora
177. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|XOR_gate:xorb
178. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|AND_gate:anda
179. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|AND_gate:andb
180. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|OR_gate:or1
181. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|XOR_gate:xora
182. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|XOR_gate:xorb
183. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|AND_gate:anda
184. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|AND_gate:andb
185. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|OR_gate:or1
186. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|XOR_gate:xora
187. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|XOR_gate:xorb
188. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|AND_gate:anda
189. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|AND_gate:andb
190. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|OR_gate:or1
191. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|XOR_gate:xora
192. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|XOR_gate:xorb
193. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|AND_gate:anda
194. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|AND_gate:andb
195. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|OR_gate:or1
196. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|XOR_gate:xora
197. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|XOR_gate:xorb
198. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|AND_gate:anda
199. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|AND_gate:andb
200. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|OR_gate:or1
201. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|XOR_gate:xora
202. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|XOR_gate:xorb
203. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|AND_gate:anda
204. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|AND_gate:andb
205. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|OR_gate:or1
206. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|XOR_gate:xora
207. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|XOR_gate:xorb
208. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|AND_gate:anda
209. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|AND_gate:andb
210. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|OR_gate:or1
211. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|XOR_gate:xora
212. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|XOR_gate:xorb
213. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|AND_gate:anda
214. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|AND_gate:andb
215. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|OR_gate:or1
216. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|XOR_gate:xora
217. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|XOR_gate:xorb
218. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|AND_gate:anda
219. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|AND_gate:andb
220. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|OR_gate:or1
221. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|XOR_gate:xora
222. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|XOR_gate:xorb
223. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|AND_gate:anda
224. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|AND_gate:andb
225. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|OR_gate:or1
226. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|XOR_gate:xora
227. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|XOR_gate:xorb
228. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|AND_gate:anda
229. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|AND_gate:andb
230. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|OR_gate:or1
231. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|XOR_gate:xora
232. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|XOR_gate:xorb
233. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|AND_gate:anda
234. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|AND_gate:andb
235. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|OR_gate:or1
236. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|XOR_gate:xora
237. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|XOR_gate:xorb
238. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|AND_gate:anda
239. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|AND_gate:andb
240. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|OR_gate:or1
241. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|XOR_gate:xora
242. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|XOR_gate:xorb
243. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|AND_gate:anda
244. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|AND_gate:andb
245. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|OR_gate:or1
246. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|XOR_gate:xora
247. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|XOR_gate:xorb
248. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|AND_gate:anda
249. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|AND_gate:andb
250. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|OR_gate:or1
251. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|XOR_gate:xora
252. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|XOR_gate:xorb
253. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|AND_gate:anda
254. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|AND_gate:andb
255. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|OR_gate:or1
256. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|XOR_gate:xora
257. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|XOR_gate:xorb
258. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|AND_gate:anda
259. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|AND_gate:andb
260. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|OR_gate:or1
261. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|XOR_gate:xora
262. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|XOR_gate:xorb
263. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|AND_gate:anda
264. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|AND_gate:andb
265. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|OR_gate:or1
266. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|XOR_gate:xora
267. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|XOR_gate:xorb
268. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|AND_gate:anda
269. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|AND_gate:andb
270. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|OR_gate:or1
271. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|XOR_gate:xora
272. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|XOR_gate:xorb
273. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|AND_gate:anda
274. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|AND_gate:andb
275. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|OR_gate:or1
276. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|XOR_gate:xora
277. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|XOR_gate:xorb
278. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|AND_gate:anda
279. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|AND_gate:andb
280. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|OR_gate:or1
281. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|XOR_gate:xora
282. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|XOR_gate:xorb
283. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|AND_gate:anda
284. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|AND_gate:andb
285. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|OR_gate:or1
286. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|XOR_gate:xora
287. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|XOR_gate:xorb
288. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|AND_gate:anda
289. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|AND_gate:andb
290. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|OR_gate:or1
291. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|XOR_gate:xora
292. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|XOR_gate:xorb
293. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|AND_gate:anda
294. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|AND_gate:andb
295. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|OR_gate:or1
296. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|XOR_gate:xora
297. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|XOR_gate:xorb
298. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|AND_gate:anda
299. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|AND_gate:andb
300. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|OR_gate:or1
301. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|XOR_gate:xora
302. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|XOR_gate:xorb
303. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|AND_gate:anda
304. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|AND_gate:andb
305. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|OR_gate:or1
306. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|XOR_gate:xora
307. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|XOR_gate:xorb
308. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|AND_gate:anda
309. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|AND_gate:andb
310. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|OR_gate:or1
311. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|XOR_gate:xora
312. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|XOR_gate:xorb
313. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|AND_gate:anda
314. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|AND_gate:andb
315. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|OR_gate:or1
316. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|XOR_gate:xora
317. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|XOR_gate:xorb
318. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|AND_gate:anda
319. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|AND_gate:andb
320. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|OR_gate:or1
321. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|XOR_gate:xora
322. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|XOR_gate:xorb
323. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|AND_gate:anda
324. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|AND_gate:andb
325. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|OR_gate:or1
326. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|XOR_gate:xora
327. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|XOR_gate:xorb
328. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|AND_gate:anda
329. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|AND_gate:andb
330. Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|OR_gate:or1
331. Parameter Settings for User Entity Instance: Alu_control2:alu|Division:diva
332. Parameter Settings for User Entity Instance: Alu_control2:alu|Modulo:moda
333. Parameter Settings for User Entity Instance: Alu_control2:alu|AND_gate:anda
334. Parameter Settings for User Entity Instance: Alu_control2:alu|OR_gate:ora
335. Parameter Settings for User Entity Instance: Alu_control2:alu|XOR_gate:xora
336. Parameter Settings for User Entity Instance: Alu_control2:alu|shift_left:shiftl
337. Parameter Settings for User Entity Instance: Alu_control2:alu|shift_right:shiftr
338. Parameter Settings for Inferred Entity Instance: Alu_control2:alu|Division:diva|lpm_divide:Div0
339. Parameter Settings for Inferred Entity Instance: Alu_control2:alu|Modulo:moda|lpm_divide:Mod0
340. Port Connectivity Checks: "Alu_control2:alu|shift_right:shiftr"
341. Port Connectivity Checks: "Alu_control2:alu|shift_left:shiftl"
342. Port Connectivity Checks: "Alu_control2:alu|XOR_gate:xora"
343. Port Connectivity Checks: "Alu_control2:alu|OR_gate:ora"
344. Port Connectivity Checks: "Alu_control2:alu|AND_gate:anda"
345. Port Connectivity Checks: "Alu_control2:alu|Modulo:moda"
346. Port Connectivity Checks: "Alu_control2:alu|Division:diva"
347. Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|OR_gate:or1"
348. Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:andb"
349. Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:anda"
350. Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xorb"
351. Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xora"
352. Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba"
353. Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|OR_gate:ora"
354. Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:andb"
355. Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:anda"
356. Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xorb"
357. Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xora"
358. Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma"
359. Port Connectivity Checks: "Alu_control2:alu"
360. Post-Synthesis Netlist Statistics for Top Partition
361. Elapsed Time Per Partition
362. Analysis & Synthesis Messages
363. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Sep 13 00:21:55 2025       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; ALU                                         ;
; Top-level Entity Name           ; ALU2                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 96                                          ;
; Total pins                      ; 102                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ALU2               ; ALU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; XOR.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv                     ;         ;
; AND.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv                     ;         ;
; OR.sv                            ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv                      ;         ;
; Full_Adder.sv                    ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv              ;         ;
; Full_Substractor.sv              ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv        ;         ;
; NOT.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv                     ;         ;
; Division.sv                      ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv                ;         ;
; shift_left.sv                    ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv              ;         ;
; shift_right.sv                   ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv             ;         ;
; Modulo.sv                        ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv                  ;         ;
; Alu_control2.sv                  ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv            ;         ;
; ALU2.sv                          ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv                    ;         ;
; Ripple_carry_adder32.sv          ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv    ;         ;
; Full_substractor32.sv            ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv      ;         ;
; Multiplicacion32.sv              ; yes             ; User SystemVerilog HDL File  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion32.sv        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                   ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                        ;         ;
; db/lpm_divide_1dm.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_1dm.tdf      ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/sign_div_unsign_7nh.tdf ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/alt_u_div_k2f.tdf       ;         ;
; db/lpm_divide_45m.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_45m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1426        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2618        ;
;     -- 7 input functions                    ; 10          ;
;     -- 6 input functions                    ; 215         ;
;     -- 5 input functions                    ; 1099        ;
;     -- 4 input functions                    ; 876         ;
;     -- <=3 input functions                  ; 418         ;
;                                             ;             ;
; Dedicated logic registers                   ; 96          ;
;                                             ;             ;
; I/O pins                                    ; 102         ;
;                                             ;             ;
; Total DSP Blocks                            ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; op[2]~input ;
; Maximum fan-out                             ; 169         ;
; Total fan-out                               ; 12713       ;
; Average fan-out                             ; 4.35        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |ALU2                                        ; 2618 (0)            ; 96 (96)                   ; 0                 ; 2          ; 102  ; 0            ; |ALU2                                                                                                                                ; ALU2                 ; work         ;
;    |Alu_control2:alu|                        ; 2618 (341)          ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU2|Alu_control2:alu                                                                                                               ; Alu_control2         ; work         ;
;       |Division:diva|                        ; 1022 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Division:diva                                                                                                 ; Division             ; work         ;
;          |lpm_divide:Div0|                   ; 1022 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Division:diva|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_1dm:auto_generated|  ; 1022 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Division:diva|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                   ; lpm_divide_1dm       ; work         ;
;                |sign_div_unsign_7nh:divider| ; 1022 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Division:diva|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh  ; work         ;
;                   |alt_u_div_k2f:divider|    ; 1022 (1022)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Division:diva|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider ; alt_u_div_k2f        ; work         ;
;       |Full_subtractor32:suba|               ; 54 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba                                                                                        ; Full_subtractor32    ; work         ;
;          |Full_Substractor:a10|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a11|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a12|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a13|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a14|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a15|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a16|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a17|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a18|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a19|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a1|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;          |Full_Substractor:a20|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a21|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a22|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a23|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a24|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a25|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a26|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|OR_gate:or1                                                       ; OR_gate              ; work         ;
;          |Full_Substractor:a27|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|OR_gate:or1                                                       ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a28|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|OR_gate:or1                                                       ; OR_gate              ; work         ;
;          |Full_Substractor:a29|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29                                                                   ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|OR_gate:or1                                                       ; OR_gate              ; work         ;
;          |Full_Substractor:a31|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31                                                                   ; Full_Substractor     ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|XOR_gate:xorb                                                     ; XOR_gate             ; work         ;
;          |Full_Substractor:a3|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;          |Full_Substractor:a4|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;          |Full_Substractor:a5|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;          |Full_Substractor:a6|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;          |Full_Substractor:a7|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;          |Full_Substractor:a8|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;          |Full_Substractor:a9|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9                                                                    ; Full_Substractor     ; work         ;
;             |OR_gate:or1|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|OR_gate:or1                                                        ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|XOR_gate:xorb                                                      ; XOR_gate             ; work         ;
;       |Modulo:moda|                          ; 1020 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Modulo:moda                                                                                                   ; Modulo               ; work         ;
;          |lpm_divide:Mod0|                   ; 1020 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Modulo:moda|lpm_divide:Mod0                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_45m:auto_generated|  ; 1020 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Modulo:moda|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                     ; lpm_divide_45m       ; work         ;
;                |sign_div_unsign_7nh:divider| ; 1020 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Modulo:moda|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                         ; sign_div_unsign_7nh  ; work         ;
;                   |alt_u_div_k2f:divider|    ; 1020 (1020)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Modulo:moda|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider   ; alt_u_div_k2f        ; work         ;
;       |Multiplicacion32:multi|               ; 14 (14)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Multiplicacion32:multi                                                                                        ; Multiplicacion32     ; work         ;
;       |Ripple_carry_adder32:suma|            ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma                                                                                     ; Ripple_carry_adder32 ; work         ;
;          |Full_Adder:a10|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a11|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a12|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a13|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a14|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|OR_gate:ora                                                          ; OR_gate              ; work         ;
;          |Full_Adder:a15|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a16|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a17|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a18|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a19|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a1|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a20|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a21|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a22|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a23|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a24|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a25|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a26|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xora|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|XOR_gate:xora                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a27|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a28|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xora|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|XOR_gate:xora                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a29|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29                                                                      ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|OR_gate:ora                                                          ; OR_gate              ; work         ;
;             |XOR_gate:xora|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|XOR_gate:xora                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a2|                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2                                                                       ; Full_Adder           ; work         ;
;             |XOR_gate:xora|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|XOR_gate:xora                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a30|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30                                                                      ; Full_Adder           ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a31|                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31                                                                      ; Full_Adder           ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|XOR_gate:xorb                                                        ; XOR_gate             ; work         ;
;          |Full_Adder:a3|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a4|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a5|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a6|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a7|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a8|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;          |Full_Adder:a9|                     ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9                                                                       ; Full_Adder           ; work         ;
;             |OR_gate:ora|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|OR_gate:ora                                                           ; OR_gate              ; work         ;
;             |XOR_gate:xorb|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|XOR_gate:xorb                                                         ; XOR_gate             ; work         ;
;       |shift_left:shiftl|                    ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|shift_left:shiftl                                                                                             ; shift_left           ; work         ;
;       |shift_right:shiftr|                   ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU2|Alu_control2:alu|shift_right:shiftr                                                                                            ; shift_right          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_right:shiftr|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_right:shiftr|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_left:shiftl|ShiftLeft0   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_left:shiftl|ShiftLeft0   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_left:shiftl|ShiftLeft0   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_right:shiftr|ShiftRight0 ;
; 4:1                ; 46 bits   ; 92 LEs        ; 92 LEs               ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_right:shiftr|ShiftRight0 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_left:shiftl|ShiftLeft0   ;
; 6:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_right:shiftr|ShiftRight0 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |ALU2|Alu_control2:alu|shift_right:shiftr|ShiftRight0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a1|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a2|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a3|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a4|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a5|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a6|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a7|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a8|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|XOR_gate:xora ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|XOR_gate:xorb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|AND_gate:anda ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|AND_gate:andb ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a9|OR_gate:ora ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a10|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a11|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a12|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a13|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a14|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a15|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a16|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a17|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a18|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a19|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a20|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a21|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a22|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a23|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a24|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a25|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a26|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a27|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a28|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a29|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a30|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|XOR_gate:xora ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|XOR_gate:xorb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|AND_gate:anda ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|AND_gate:andb ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a31|OR_gate:ora ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a1|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a2|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a3|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a4|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a5|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a6|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a7|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a8|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|XOR_gate:xora ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|XOR_gate:xorb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|AND_gate:anda ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|AND_gate:andb ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a9|OR_gate:or1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a10|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a11|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a12|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a13|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a14|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a15|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a16|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a17|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a18|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a19|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a20|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a21|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a22|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a23|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a24|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a25|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a26|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a27|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a28|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a29|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a30|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|XOR_gate:xora ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|XOR_gate:xorb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|AND_gate:anda ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|AND_gate:andb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a31|OR_gate:or1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Division:diva ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 31    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|Modulo:moda ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|AND_gate:anda ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 31    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|OR_gate:ora ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|XOR_gate:xora ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 31    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|shift_left:shiftl ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 31    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu_control2:alu|shift_right:shiftr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 31    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alu_control2:alu|Division:diva|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                               ;
; LPM_WIDTHD             ; 31             ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alu_control2:alu|Modulo:moda|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                             ;
; LPM_WIDTHD             ; 31             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|shift_right:shiftr"                                                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|shift_left:shiftl"                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|XOR_gate:xora"                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|OR_gate:ora"                                                                                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|AND_gate:anda"                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Modulo:moda"                                                                                                                                                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Division:diva"                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Output ; Warning  ; Output or bidir port (31 bits) is smaller than the port expression (32 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|OR_gate:or1"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:andb"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|AND_gate:anda"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xorb"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|XOR_gate:xora"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Full_subtractor32:suba"                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|OR_gate:ora"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:andb"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:anda"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xorb"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xora"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "a[3..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "b[3..1]" will be connected to GND. ;
; y    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "y[3..1]" have no fanouts                      ;
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu|Ripple_carry_adder32:suma"                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu_control2:alu"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; N    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Z    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; C    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; V    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     CLR               ; 96                          ;
; arriav_lcell_comb     ; 2618                        ;
;     arith             ; 1106                        ;
;         0 data inputs ; 112                         ;
;         2 data inputs ; 70                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 922                         ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 1484                        ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 171                         ;
;         4 data inputs ; 868                         ;
;         5 data inputs ; 177                         ;
;         6 data inputs ; 215                         ;
;     shared            ; 18                          ;
;         0 data inputs ; 6                           ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 102                         ;
;                       ;                             ;
; Max LUT depth         ; 87.50                       ;
; Average LUT depth     ; 70.42                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Sep 13 00:21:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xor.sv
    Info (12023): Found entity 1: XOR_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/XOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and.sv
    Info (12023): Found entity 1: AND_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/AND.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or.sv
    Info (12023): Found entity 1: OR_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/OR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: Full_Adder File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_substractor.sv
    Info (12023): Found entity 1: Full_Substractor File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not.sv
    Info (12023): Found entity 1: NOT_gate File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/NOT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file division.sv
    Info (12023): Found entity 1: Division File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder4.sv
    Info (12023): Found entity 1: Ripple_carry_adder4 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor4.sv
    Info (12023): Found entity 1: Full_subtractor4 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_subtractor4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.sv
    Info (12023): Found entity 1: tb File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.sv
    Info (12023): Found entity 1: shift_left File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.sv
    Info (12023): Found entity 1: shift_right File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo.sv
    Info (12023): Found entity 1: Modulo File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 7seg_display.sv
    Info (12023): Found entity 1: seg7_display File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/7seg_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.sv
    Info (12023): Found entity 1: Alu_control File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicacion.sv
    Info (12023): Found entity 1: Multiplicacion File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control2.sv
    Info (12023): Found entity 1: Alu_control2 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb2.sv
    Info (12023): Found entity 1: tb2 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/tb2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu2.sv
    Info (12023): Found entity 1: ALU2 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder32.sv
    Info (12023): Found entity 1: Ripple_carry_adder32 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_substractor32.sv
    Info (12023): Found entity 1: Full_subtractor32 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicacion32.sv
    Info (12023): Found entity 1: Multiplicacion32 File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Multiplicacion32.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.sv(16): instance has no name File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU.sv Line: 16
Info (12127): Elaborating entity "ALU2" for the top level hierarchy
Info (12128): Elaborating entity "Alu_control2" for hierarchy "Alu_control2:alu" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/ALU2.sv Line: 23
Info (12128): Elaborating entity "Ripple_carry_adder32" for hierarchy "Alu_control2:alu|Ripple_carry_adder32:suma" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 38
Info (12128): Elaborating entity "Full_Adder" for hierarchy "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Ripple_carry_adder32.sv Line: 17
Info (12128): Elaborating entity "XOR_gate" for hierarchy "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|XOR_gate:xora" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Info (12128): Elaborating entity "AND_gate" for hierarchy "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|AND_gate:anda" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Info (12128): Elaborating entity "OR_gate" for hierarchy "Alu_control2:alu|Ripple_carry_adder32:suma|Full_Adder:a0|OR_gate:ora" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Info (12128): Elaborating entity "Full_subtractor32" for hierarchy "Alu_control2:alu|Full_subtractor32:suba" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 40
Info (12128): Elaborating entity "Full_Substractor" for hierarchy "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_substractor32.sv Line: 15
Info (12128): Elaborating entity "NOT_gate" for hierarchy "Alu_control2:alu|Full_subtractor32:suba|Full_Substractor:a0|NOT_gate:nota" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 21
Info (12128): Elaborating entity "Multiplicacion32" for hierarchy "Alu_control2:alu|Multiplicacion32:multi" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 42
Info (12128): Elaborating entity "Division" for hierarchy "Alu_control2:alu|Division:diva" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 44
Info (12128): Elaborating entity "Modulo" for hierarchy "Alu_control2:alu|Modulo:moda" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 46
Info (12128): Elaborating entity "AND_gate" for hierarchy "Alu_control2:alu|AND_gate:anda" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 48
Info (12128): Elaborating entity "OR_gate" for hierarchy "Alu_control2:alu|OR_gate:ora" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 50
Info (12128): Elaborating entity "XOR_gate" for hierarchy "Alu_control2:alu|XOR_gate:xora" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 52
Info (12128): Elaborating entity "shift_left" for hierarchy "Alu_control2:alu|shift_left:shiftl" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 54
Warning (10230): Verilog HDL assignment warning at shift_left.sv(13): truncated value with size 32 to match size of target (31) File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_left.sv Line: 13
Info (12128): Elaborating entity "shift_right" for hierarchy "Alu_control2:alu|shift_right:shiftr" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Alu_control2.sv Line: 56
Warning (10230): Verilog HDL assignment warning at shift_right.sv(13): truncated value with size 32 to match size of target (31) File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/shift_right.sv Line: 13
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "b" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12030): Port "y" on the entity instantiation of "or1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 30
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 28
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Substractor.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "a" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "b" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12030): Port "y" on the entity instantiation of "ora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 26
Warning (12010): Port "a" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "b" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12030): Port "y" on the entity instantiation of "andb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 24
Warning (12010): Port "a" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "b" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12030): Port "y" on the entity instantiation of "anda" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 22
Warning (12010): Port "a" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "b" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12030): Port "y" on the entity instantiation of "xorb" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 14
Warning (12010): Port "a" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12010): Port "b" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Warning (12030): Port "y" on the entity instantiation of "xora" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic. File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Full_Adder.sv Line: 12
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alu_control2:alu|Division:diva|Div0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alu_control2:alu|Modulo:moda|Mod0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv Line: 12
Info (12130): Elaborated megafunction instantiation "Alu_control2:alu|Division:diva|lpm_divide:Div0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv Line: 12
Info (12133): Instantiated megafunction "Alu_control2:alu|Division:diva|lpm_divide:Div0" with the following parameter: File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Division.sv Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_1dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/alt_u_div_k2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Alu_control2:alu|Modulo:moda|lpm_divide:Mod0" File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv Line: 12
Info (12133): Instantiated megafunction "Alu_control2:alu|Modulo:moda|lpm_divide:Mod0" with the following parameter: File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/Modulo.sv Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/db/lpm_divide_45m.tdf Line: 25
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/output_files/ALU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2786 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 70 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2682 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 935 warnings
    Info: Peak virtual memory: 4917 megabytes
    Info: Processing ended: Sat Sep 13 00:21:55 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Proyectos Quartos/avasquez_dgarro_digital_design_lab_2025/Lab2/output_files/ALU.map.smsg.


