{
  "module_name": "memory.json",
  "hash_id": "811dae9d71bcabcbfbed548b90cdfd5a2ec411c582dbadbc50ee97cbfe93e0a2",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/amdzen1/memory.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"ls_locks.bus_lock\",\n    \"EventCode\": \"0x25\",\n    \"BriefDescription\": \"Bus lock when a locked operations crosses a cache boundary or is done on an uncacheable memory type.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_st_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Counts the number of operations dispatched to the LS unit. Unit Masks ADDed. Load-op-Stores.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.store_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Counts the number of stores dispatched to the LS unit. Unit Masks ADDed.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_dispatch.ld_dispatch\",\n    \"EventCode\": \"0x29\",\n    \"BriefDescription\": \"Counts the number of loads dispatched to the LS unit. Unit Masks ADDed.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_stlf\",\n    \"EventCode\": \"0x35\",\n    \"BriefDescription\": \"Number of STLF hits.\"\n  },\n  {\n    \"EventName\": \"ls_dc_accesses\",\n    \"EventCode\": \"0x40\",\n    \"BriefDescription\": \"The number of accesses to the data cache for load and store references. This may include certain microcode scratchpad accesses, although these are generally rare. Each increment represents an eight-byte access, although the instruction may only be accessing a portion of that. This event is a speculative event.\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.dc_prefetcher\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB allocates by type - DC prefetcher.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.stores\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB allocates by type - stores.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_mab_alloc.loads\",\n    \"EventCode\": \"0x41\",\n    \"BriefDescription\": \"LS MAB allocates by type - loads.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.all\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss or Reload off all sizes.\",\n    \"UMask\": \"0xff\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss of a page of 1G size.\",\n    \"UMask\": \"0x80\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss of a page of 2M size.\",\n    \"UMask\": \"0x40\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_32k_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss of a page of 32K size.\",\n    \"UMask\": \"0x20\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_miss\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Miss of a page of 4K size.\",\n    \"UMask\": \"0x10\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_1g_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Reload of a page of 1G size.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_2m_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Reload of a page of 2M size.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_32k_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Reload of a page of 32K size.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_l1_d_tlb_miss.tlb_reload_4k_l2_hit\",\n    \"EventCode\": \"0x45\",\n    \"BriefDescription\": \"L1 DTLB Reload of a page of 4K size.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.iside\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks on I-side.\",\n    \"UMask\": \"0x0c\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.ic_type1\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks IC Type 1.\",\n    \"UMask\": \"0x08\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.ic_type0\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks IC Type 0.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dside\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks on D-side.\",\n    \"UMask\": \"0x03\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dc_type1\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks DC Type 1.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_tablewalker.dc_type0\",\n    \"EventCode\": \"0x46\",\n    \"BriefDescription\": \"Total Page Table Walks DC Type 0.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_misal_accesses\",\n    \"EventCode\": \"0x47\",\n    \"BriefDescription\": \"Misaligned loads.\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.prefetch_nta\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions (PREFETCHNTA instruction) Dispatched.\",\n    \"UMask\": \"0x04\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.store_prefetch_w\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions (3DNow PREFETCHW instruction) Dispatched.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_pref_instr_disp.load_prefetch_w\",\n    \"EventCode\": \"0x4b\",\n    \"BriefDescription\": \"Software Prefetch Instructions Dispatched. Prefetch, Prefetch_T0_T1_T2.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.mab_mch_cnt\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a match on an already-allocated miss request buffer.\",\n    \"UMask\": \"0x02\"\n  },\n  {\n    \"EventName\": \"ls_inef_sw_pref.data_pipe_sw_pf_dc_hit\",\n    \"EventCode\": \"0x52\",\n    \"BriefDescription\": \"The number of software prefetches that did not fetch data outside of the processor core. Software PREFETCH instruction saw a DC hit.\",\n    \"UMask\": \"0x01\"\n  },\n  {\n    \"EventName\": \"ls_not_halted_cyc\",\n    \"EventCode\": \"0x76\",\n    \"BriefDescription\": \"Cycles not in Halt.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}