

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Tue Nov  8 10:49:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.252 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_lab4_z1_Pipeline_L1_fu_72  |lab4_z1_Pipeline_L1  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       52|       52|        13|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    20|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   1|    207|   149|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    69|    -|
|Register         |        -|   -|     59|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   1|    266|   238|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   2|      1|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |grp_lab4_z1_Pipeline_L1_fu_72  |lab4_z1_Pipeline_L1  |        0|   1|  207|  149|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                          |                     |        0|   1|  207|  149|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_97_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln9_fu_91_p2  |      icmp|   0|  0|   9|           3|           4|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  20|           6|           5|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  25|          6|    1|          6|
    |i_fu_42                    |   9|          2|    3|          6|
    |resultVecror_arr_address0  |  13|          3|    2|          6|
    |resultVecror_arr_ce0       |  13|          3|    1|          3|
    |resultVecror_arr_we0       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  69|         16|    8|         23|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |grp_lab4_z1_Pipeline_L1_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_42                                     |   3|   0|    3|          0|
    |resultVecror_arr_load_reg_148               |  32|   0|   32|          0|
    |secondVector_arr_load_reg_143               |  16|   0|   16|          0|
    |trunc_ln6_reg_128                           |   2|   0|    2|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  59|   0|   59|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_local_block             |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_local_deadlock          |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_clk                     |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|firstVector_arr_address0   |  out|    2|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_ce0        |  out|    1|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_q0         |   in|   16|   ap_memory|   firstVector_arr|         array|
|secondVector_arr_address0  |  out|    2|   ap_memory|  secondVector_arr|         array|
|secondVector_arr_ce0       |  out|    1|   ap_memory|  secondVector_arr|         array|
|secondVector_arr_q0        |   in|   16|   ap_memory|  secondVector_arr|         array|
|resultVecror_arr_address0  |  out|    2|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_ce0       |  out|    1|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_we0       |  out|    1|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_d0        |  out|   32|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_q0        |   in|   32|   ap_memory|  resultVecror_arr|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %firstVector_arr"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %secondVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %secondVector_arr"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %resultVecror_arr"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln9 = store i3 0, i3 %i" [./source/lab4_z1.c:9]   --->   Operation 14 'store' 'store_ln9' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln9 = br void" [./source/lab4_z1.c:9]   --->   Operation 15 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [./source/lab4_z1.c:6]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.18ns)   --->   "%icmp_ln9 = icmp_eq  i3 %i_1, i3 4" [./source/lab4_z1.c:9]   --->   Operation 17 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.68ns)   --->   "%add_ln9 = add i3 %i_1, i3 1" [./source/lab4_z1.c:9]   --->   Operation 19 'add' 'add_ln9' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split2, void" [./source/lab4_z1.c:9]   --->   Operation 20 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %i_1" [./source/lab4_z1.c:9]   --->   Operation 21 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i3 %i_1" [./source/lab4_z1.c:6]   --->   Operation 22 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%secondVector_arr_addr = getelementptr i16 %secondVector_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:9]   --->   Operation 23 'getelementptr' 'secondVector_arr_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:9]   --->   Operation 24 'load' 'secondVector_arr_load' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln9" [./source/lab4_z1.c:14]   --->   Operation 25 'getelementptr' 'resultVecror_arr_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 26 'load' 'resultVecror_arr_load' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln9 = store i3 %add_ln9, i3 %i" [./source/lab4_z1.c:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.61>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [./source/lab4_z1.c:17]   --->   Operation 28 'ret' 'ret_ln17' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 29 [1/2] (2.15ns)   --->   "%secondVector_arr_load = load i2 %secondVector_arr_addr" [./source/lab4_z1.c:9]   --->   Operation 29 'load' 'secondVector_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 30 [1/2] (2.15ns)   --->   "%resultVecror_arr_load = load i2 %resultVecror_arr_addr" [./source/lab4_z1.c:14]   --->   Operation 30 'load' 'resultVecror_arr_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 31 [2/2] (1.61ns)   --->   "%call_ln14 = call void @lab4_z1_Pipeline_L1, i32 %resultVecror_arr_load, i32 %resultVecror_arr, i2 %trunc_ln6, i16 %firstVector_arr, i16 %secondVector_arr_load" [./source/lab4_z1.c:14]   --->   Operation 31 'call' 'call_ln14' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z1.c:6]   --->   Operation 32 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln14 = call void @lab4_z1_Pipeline_L1, i32 %resultVecror_arr_load, i32 %resultVecror_arr, i2 %trunc_ln6, i16 %firstVector_arr, i16 %secondVector_arr_load" [./source/lab4_z1.c:14]   --->   Operation 33 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ firstVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ secondVector_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ resultVecror_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111]
spectopmodule_ln0     (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln9             (store            ) [ 000000]
br_ln9                (br               ) [ 000000]
i_1                   (load             ) [ 000000]
icmp_ln9              (icmp             ) [ 001111]
empty                 (speclooptripcount) [ 000000]
add_ln9               (add              ) [ 000000]
br_ln9                (br               ) [ 000000]
zext_ln9              (zext             ) [ 000000]
trunc_ln6             (trunc            ) [ 000111]
secondVector_arr_addr (getelementptr    ) [ 000100]
resultVecror_arr_addr (getelementptr    ) [ 000100]
store_ln9             (store            ) [ 000000]
ret_ln17              (ret              ) [ 000000]
secondVector_arr_load (load             ) [ 000011]
resultVecror_arr_load (load             ) [ 000011]
specloopname_ln6      (specloopname     ) [ 000000]
call_ln14             (call             ) [ 000000]
br_ln0                (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="firstVector_arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="secondVector_arr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="resultVecror_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultVecror_arr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lab4_z1_Pipeline_L1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="secondVector_arr_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="3" slack="0"/>
<pin id="50" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondVector_arr_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="2" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondVector_arr_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="resultVecror_arr_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="3" slack="0"/>
<pin id="63" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resultVecror_arr_addr/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="resultVecror_arr_load/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_lab4_z1_Pipeline_L1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="0" index="3" bw="2" slack="2"/>
<pin id="77" dir="0" index="4" bw="16" slack="0"/>
<pin id="78" dir="0" index="5" bw="16" slack="1"/>
<pin id="79" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln9_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="3" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="1"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln9_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="3" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln9_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln9_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln6_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln9_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="1"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="128" class="1005" name="trunc_ln6_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="2"/>
<pin id="130" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="133" class="1005" name="secondVector_arr_addr_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="1"/>
<pin id="135" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="secondVector_arr_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="resultVecror_arr_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="resultVecror_arr_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="secondVector_arr_load_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="1"/>
<pin id="145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="secondVector_arr_load "/>
</bind>
</comp>

<comp id="148" class="1005" name="resultVecror_arr_load_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultVecror_arr_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="112"><net_src comp="88" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="97" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="42" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="131"><net_src comp="109" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="136"><net_src comp="46" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="141"><net_src comp="59" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="146"><net_src comp="53" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="151"><net_src comp="66" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="72" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resultVecror_arr | {4 5 }
 - Input state : 
	Port: lab4_z1 : firstVector_arr | {4 5 }
	Port: lab4_z1 : secondVector_arr | {2 3 }
	Port: lab4_z1 : resultVecror_arr | {2 3 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		zext_ln9 : 1
		trunc_ln6 : 1
		secondVector_arr_addr : 2
		secondVector_arr_load : 3
		resultVecror_arr_addr : 2
		resultVecror_arr_load : 3
		store_ln9 : 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_lab4_z1_Pipeline_L1_fu_72 |    1    |   4.83  |   137   |    54   |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |         add_ln9_fu_97         |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln9_fu_91        |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln9_fu_103        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln6_fu_109       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    1    |   4.83  |   137   |    73   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|          i_reg_118          |    3   |
|resultVecror_arr_addr_reg_138|    2   |
|resultVecror_arr_load_reg_148|   32   |
|secondVector_arr_addr_reg_133|    2   |
|secondVector_arr_load_reg_143|   16   |
|      trunc_ln6_reg_128      |    2   |
+-----------------------------+--------+
|            Total            |   57   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_66 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   137  |   73   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   57   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   194  |   91   |
+-----------+--------+--------+--------+--------+
