<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="12" Path="/home/INTRA/olniyi/workspace/vivado/lab_project/lab_project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="fb2aa439d35944c6b6cb4f5698b02728"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/tone_generator_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/SoC_Design/HDL/ZedboardOLED"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/SoC_Design/HDL/Audio_Mixer"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/SoC_Design/IPs/ZedBoard_OLED_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/ip_repo_vivado/FILTER_IIR_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/ip_repo_vivado/Volume_Pregain_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../zedboard_audio"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../axi_audio_1.0"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/lab_project.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/lab_project.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/lab_project/lab_project.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_FILTER_IIR_1_0/lab_project_FILTER_IIR_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="hdl/lab_project.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_ZedboardOLED_0_0/lab_project_ZedboardOLED_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_axi_audio_1_0/lab_project_axi_audio_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_Volume_Pregain_1_0/lab_project_Volume_Pregain_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_FILTER_IIR_0_0/lab_project_FILTER_IIR_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_mixer_0_0/lab_project_mixer_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_Volume_Pregain_0_0/lab_project_Volume_Pregain_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_xbar_0/lab_project_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_axi_gpio_0_0/lab_project_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_zed_audio_0_0/lab_project_zed_audio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_xlconstant_0_0/lab_project_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_rst_processing_system7_0_100M_0/lab_project_rst_processing_system7_0_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_processing_system7_0_0/lab_project_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_processing_system7_0_axi_periph_0/lab_project_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_mixer_1_0/lab_project_mixer_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="/home/INTRA/olniyi/workspace/vivado/lab_project/lab_project.srcs/sources_1/bd/lab_project/ipshared/xilinx.com/axi_audio_v1_0/hdl/axi_audio_v1_0_S00_AXI.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="synth/lab_project_axi_audio_1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="lab_project_axi_audio_1_0.xml"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="/home/INTRA/olniyi/workspace/vivado/lab_project/lab_project.srcs/sources_1/bd/lab_project/ipshared/xilinx.com/axi_audio_v1_0/hdl/axi_audio_v1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="sim/lab_project_axi_audio_1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="hdl/lab_project.hwdef"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="hw_handoff/lab_project.hwh"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="hw_handoff/lab_project_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="lab_project_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_auto_pc_0/lab_project_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="ip/lab_project_tone_generator_0_1/lab_project_tone_generator_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="/home/INTRA/olniyi/workspace/vivado/lab_project/lab_project.srcs/sources_1/bd/lab_project/ipshared/xilinx.com/tone_generator_v1_0/hdl/tone_generator_v1_0_S00_AXI.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="synth/lab_project_tone_generator_0_1.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="sim/lab_project_tone_generator_0_1.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="/home/INTRA/olniyi/workspace/vivado/lab_project/lab_project.srcs/sources_1/bd/lab_project/ipshared/xilinx.com/tone_generator_v1_0/hdl/tone_generator_v1_0.vhd"/>
        <CompFileExtendedInfo CompFileName="lab_project.bd" FileRelPathName="lab_project_tone_generator_0_1.xml"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/lab_project/hdl/lab_project_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/lab_project/ip/lab_project_ZedboardOLED_0_0/src/charLib/charLib.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="lab_project_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/zed_audio.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ip_repo/zedboard_audio/constraints/zed_audio.xdc"/>
          <Attr Name="ImportTime" Val="1493880864"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="lab_project_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
