{
  "module_name": "clk-mt8192-mm.c",
  "hash_id": "5885777ed7b328da1d4de639c0df3f6deaf8df33a75bddc6a18e0d0ead6c7aaf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8192-mm.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8192-clk.h>\n\nstatic const struct mtk_gate_regs mm0_cg_regs = {\n\t.set_ofs = 0x104,\n\t.clr_ofs = 0x108,\n\t.sta_ofs = 0x100,\n};\n\nstatic const struct mtk_gate_regs mm1_cg_regs = {\n\t.set_ofs = 0x114,\n\t.clr_ofs = 0x118,\n\t.sta_ofs = 0x110,\n};\n\nstatic const struct mtk_gate_regs mm2_cg_regs = {\n\t.set_ofs = 0x1a4,\n\t.clr_ofs = 0x1a8,\n\t.sta_ofs = 0x1a0,\n};\n\n#define GATE_MM0(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mm0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_MM1(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mm1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_MM2(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &mm2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mm_clks[] = {\n\t \n\tGATE_MM0(CLK_MM_DISP_MUTEX0, \"mm_disp_mutex0\", \"disp_sel\", 0),\n\tGATE_MM0(CLK_MM_DISP_CONFIG, \"mm_disp_config\", \"disp_sel\", 1),\n\tGATE_MM0(CLK_MM_DISP_OVL0, \"mm_disp_ovl0\", \"disp_sel\", 2),\n\tGATE_MM0(CLK_MM_DISP_RDMA0, \"mm_disp_rdma0\", \"disp_sel\", 3),\n\tGATE_MM0(CLK_MM_DISP_OVL0_2L, \"mm_disp_ovl0_2l\", \"disp_sel\", 4),\n\tGATE_MM0(CLK_MM_DISP_WDMA0, \"mm_disp_wdma0\", \"disp_sel\", 5),\n\tGATE_MM0(CLK_MM_DISP_UFBC_WDMA0, \"mm_disp_ufbc_wdma0\", \"disp_sel\", 6),\n\tGATE_MM0(CLK_MM_DISP_RSZ0, \"mm_disp_rsz0\", \"disp_sel\", 7),\n\tGATE_MM0(CLK_MM_DISP_AAL0, \"mm_disp_aal0\", \"disp_sel\", 8),\n\tGATE_MM0(CLK_MM_DISP_CCORR0, \"mm_disp_ccorr0\", \"disp_sel\", 9),\n\tGATE_MM0(CLK_MM_DISP_DITHER0, \"mm_disp_dither0\", \"disp_sel\", 10),\n\tGATE_MM0(CLK_MM_SMI_INFRA, \"mm_smi_infra\", \"disp_sel\", 11),\n\tGATE_MM0(CLK_MM_DISP_GAMMA0, \"mm_disp_gamma0\", \"disp_sel\", 12),\n\tGATE_MM0(CLK_MM_DISP_POSTMASK0, \"mm_disp_postmask0\", \"disp_sel\", 13),\n\tGATE_MM0(CLK_MM_DISP_DSC_WRAP0, \"mm_disp_dsc_wrap0\", \"disp_sel\", 14),\n\tGATE_MM0(CLK_MM_DSI0, \"mm_dsi0\", \"disp_sel\", 15),\n\tGATE_MM0(CLK_MM_DISP_COLOR0, \"mm_disp_color0\", \"disp_sel\", 16),\n\tGATE_MM0(CLK_MM_SMI_COMMON, \"mm_smi_common\", \"disp_sel\", 17),\n\tGATE_MM0(CLK_MM_DISP_FAKE_ENG0, \"mm_disp_fake_eng0\", \"disp_sel\", 18),\n\tGATE_MM0(CLK_MM_DISP_FAKE_ENG1, \"mm_disp_fake_eng1\", \"disp_sel\", 19),\n\tGATE_MM0(CLK_MM_MDP_TDSHP4, \"mm_mdp_tdshp4\", \"disp_sel\", 20),\n\tGATE_MM0(CLK_MM_MDP_RSZ4, \"mm_mdp_rsz4\", \"disp_sel\", 21),\n\tGATE_MM0(CLK_MM_MDP_AAL4, \"mm_mdp_aal4\", \"disp_sel\", 22),\n\tGATE_MM0(CLK_MM_MDP_HDR4, \"mm_mdp_hdr4\", \"disp_sel\", 23),\n\tGATE_MM0(CLK_MM_MDP_RDMA4, \"mm_mdp_rdma4\", \"disp_sel\", 24),\n\tGATE_MM0(CLK_MM_MDP_COLOR4, \"mm_mdp_color4\", \"disp_sel\", 25),\n\tGATE_MM0(CLK_MM_DISP_Y2R0, \"mm_disp_y2r0\", \"disp_sel\", 26),\n\tGATE_MM0(CLK_MM_SMI_GALS, \"mm_smi_gals\", \"disp_sel\", 27),\n\tGATE_MM0(CLK_MM_DISP_OVL2_2L, \"mm_disp_ovl2_2l\", \"disp_sel\", 28),\n\tGATE_MM0(CLK_MM_DISP_RDMA4, \"mm_disp_rdma4\", \"disp_sel\", 29),\n\tGATE_MM0(CLK_MM_DISP_DPI0, \"mm_disp_dpi0\", \"disp_sel\", 30),\n\t \n\tGATE_MM1(CLK_MM_SMI_IOMMU, \"mm_smi_iommu\", \"disp_sel\", 0),\n\t \n\tGATE_MM2(CLK_MM_DSI_DSI0, \"mm_dsi_dsi0\", \"disp_sel\", 0),\n\tGATE_MM2(CLK_MM_DPI_DPI0, \"mm_dpi_dpi0\", \"dpi_sel\", 8),\n\tGATE_MM2(CLK_MM_26MHZ, \"mm_26mhz\", \"clk26m\", 24),\n\tGATE_MM2(CLK_MM_32KHZ, \"mm_32khz\", \"clk32k\", 25),\n};\n\nstatic const struct mtk_clk_desc mm_desc = {\n\t.clks = mm_clks,\n\t.num_clks = ARRAY_SIZE(mm_clks),\n};\n\nstatic const struct platform_device_id clk_mt8192_mm_id_table[] = {\n\t{ .name = \"clk-mt8192-mm\", .driver_data = (kernel_ulong_t)&mm_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt8192_mm_id_table);\n\nstatic struct platform_driver clk_mt8192_mm_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8192-mm\",\n\t},\n\t.id_table = clk_mt8192_mm_id_table,\n};\nmodule_platform_driver(clk_mt8192_mm_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}