Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Wed Apr 22 15:10:04 2015
| Host             : maclab-3 running 64-bit major release  (build 9200)
| Command          : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb
| Design           : System_wrapper
| Device           : xc7z020clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.575 |
| Dynamic (W)              | 1.423 |
| Device Static (W)        | 0.152 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 66.8  |
| Junction Temperature (C) | 43.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        4 |       --- |             --- |
| Slice Logic             |    <0.001 |     3898 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     1747 |     53200 |            3.28 |
|   Register              |    <0.001 |     1282 |    106400 |            1.20 |
|   CARRY4                |    <0.001 |      140 |     13300 |            1.05 |
|   Others                |     0.000 |      265 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        2 |     53200 |           <0.01 |
|   LUT as Shift Register |     0.000 |       62 |     17400 |            0.35 |
| Signals                 |    <0.001 |     3106 |       --- |             --- |
| MMCM                    |     0.106 |        1 |         4 |           25.00 |
| DSPs                    |     0.000 |        8 |       220 |            3.63 |
| I/O                     |    <0.001 |       12 |       125 |            9.60 |
| PS7                     |     1.308 |        1 |       --- |             --- |
| Static Power            |     0.152 |          |           |                 |
| Total                   |     1.575 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.010 |      0.014 |
| Vccaux    |       1.800 |     0.079 |       0.059 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.420 |       0.391 |      0.029 |
| Vccpaux   |       1.800 |     0.045 |       0.034 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| CLKFBOUT   | System_i/clk_wiz_0/U0/CLKFBOUT                            |            10.0 |
| CLKOUT0    | System_i/clk_wiz_0/U0/CLKOUT0                             |            10.0 |
| clk_fpga_0 | System_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0 | System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| System_wrapper                                                        |     1.423 |
|   System_i                                                            |     1.423 |
|     BasicQuadrotorControl_hdl_dut_ipcore_0                            |     0.004 |
|       U0                                                              |     0.004 |
|         u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst          |     0.001 |
|           u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst    |    <0.001 |
|           u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst |    <0.001 |
|         u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst               |     0.003 |
|           u_hdl_dut                                                   |     0.003 |
|             u_PWM_Motor1                                              |    <0.001 |
|               u_Chart                                                 |    <0.001 |
|             u_PWM_Motor2                                              |    <0.001 |
|               u_Chart                                                 |    <0.001 |
|             u_PWM_Motor3                                              |    <0.001 |
|               u_Chart                                                 |    <0.001 |
|             u_PWM_Motor4                                              |    <0.001 |
|               u_Chart                                                 |    <0.001 |
|             u_adxl_dut                                                |     0.001 |
|               u_Counter1                                              |    <0.001 |
|               u_Counter2                                              |    <0.001 |
|               u_Counter3                                              |    <0.001 |
|               u_Detect_Increase1                                      |    <0.001 |
|               u_Initialized_Check                                     |    <0.001 |
|               u_Transmit                                              |    <0.001 |
|             u_l3g_dut                                                 |     0.001 |
|               u_Counter1                                              |    <0.001 |
|               u_Counter2                                              |    <0.001 |
|               u_Counter3                                              |    <0.001 |
|               u_Detect_Increase1                                      |    <0.001 |
|               u_Initialized_Check                                     |    <0.001 |
|               u_Transmit                                              |    <0.001 |
|     axi_interconnect_0                                                |     0.004 |
|       s00_couplers                                                    |     0.004 |
|         auto_pc                                                       |     0.004 |
|           inst                                                        |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                      |     0.004 |
|               RD.ar_channel_0                                         |    <0.001 |
|                 ar_cmd_fsm_0                                          |    <0.001 |
|                 cmd_translator_0                                      |    <0.001 |
|                   incr_cmd_0                                          |    <0.001 |
|                   wrap_cmd_0                                          |    <0.001 |
|               RD.r_channel_0                                          |    <0.001 |
|                 rd_data_fifo_0                                        |    <0.001 |
|                 transaction_fifo_0                                    |    <0.001 |
|               SI_REG                                                  |     0.002 |
|                 ar_pipe                                               |    <0.001 |
|                 aw_pipe                                               |    <0.001 |
|                 b_pipe                                                |    <0.001 |
|                 r_pipe                                                |    <0.001 |
|               WR.aw_channel_0                                         |    <0.001 |
|                 aw_cmd_fsm_0                                          |    <0.001 |
|                 cmd_translator_0                                      |    <0.001 |
|                   incr_cmd_0                                          |    <0.001 |
|                   wrap_cmd_0                                          |    <0.001 |
|               WR.b_channel_0                                          |    <0.001 |
|                 bid_fifo_0                                            |    <0.001 |
|                 bresp_fifo_0                                          |    <0.001 |
|     clk_wiz_0                                                         |     0.107 |
|       U0                                                              |     0.107 |
|     proc_sys_reset_0                                                  |    <0.001 |
|       U0                                                              |    <0.001 |
|         EXT_LPF                                                       |    <0.001 |
|         SEQ                                                           |    <0.001 |
|           SEQ_COUNTER                                                 |    <0.001 |
|     processing_system7_0                                              |     1.309 |
|       inst                                                            |     1.309 |
+-----------------------------------------------------------------------+-----------+


