<?xml version="1.0" encoding="UTF-8"?>
<project version="4">
  <component name="BranchesTreeState">
    <expand>
      <path>
        <item name="ROOT" type="e8cecc67:BranchNodeDescriptor" />
        <item name="LOCAL_ROOT" type="e8cecc67:BranchNodeDescriptor" />
      </path>
      <path>
        <item name="ROOT" type="e8cecc67:BranchNodeDescriptor" />
        <item name="REMOTE_ROOT" type="e8cecc67:BranchNodeDescriptor" />
      </path>
      <path>
        <item name="ROOT" type="e8cecc67:BranchNodeDescriptor" />
        <item name="REMOTE_ROOT" type="e8cecc67:BranchNodeDescriptor" />
        <item name="GROUP_NODE:origin" type="e8cecc67:BranchNodeDescriptor" />
      </path>
    </expand>
    <select />
  </component>
  <component name="CMakeRunConfigurationManager" shouldGenerate="true" shouldDeleteObsolete="true">
    <generated />
  </component>
  <component name="CMakeSettings">
    <configurations>
      <configuration PROFILE_NAME="Debug" CONFIG_NAME="Debug" />
    </configurations>
  </component>
  <component name="ChangeListManager">
    <list default="true" id="b6c4419d-01a8-48d3-8aef-65bac260d006" name="Default Changelist" comment="">
      <change afterPath="$PROJECT_DIR$/../../FPGA/source/testbench/python/testbench_to_graphs.py" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/.qsys_edit/filters.xml" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/.qsys_edit/filters.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/.qsys_edit/preferences.xml" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/.qsys_edit/preferences.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/ModelSim/test_printer.mpf" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/ModelSim/test_printer.mpf" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_info" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_info" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_lib.qdb" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_lib.qdb" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_lib1_16.qdb" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_lib1_16.qpg" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_lib1_16.qtl" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_vmake" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/ModelSim/work/_vmake" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/fpga_only_master.h" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/fpga_only_master.h" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0.h" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0.h" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0_arm_a9_0.h" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0_arm_a9_0.h" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0_arm_a9_1.h" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0_arm_a9_1.h" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0_bridges.h" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/hps_0_bridges.h" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/mm_bridge_0.h" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/mm_bridge_0.h" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system.h" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system.h" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system.qsys" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system.qsys" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system.sopcinfo" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system.sopcinfo" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system.bsf" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system.bsf" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system.xml" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system_bb.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system_bb.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system_inst.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/soc_system_inst.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.debuginfo" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.debuginfo" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.qip" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.qip" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.regmap" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.regmap" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system_hps_0_hps.svd" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/soc_system_hps_0_hps.svd" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_default_burst_converter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_default_burst_converter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_jtag_sld_node.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_jtag_sld_node.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_jtag_streaming.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_jtag_streaming.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_reset_controller.sdc" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_reset_controller.sdc" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_reset_controller.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_reset_controller.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_reset_synchronizer.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_reset_synchronizer.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/hps.pre.xml" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/hps.pre.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/hps_sdram.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/hps_sdram.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/hps_sdram_p0.ppf" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/hps_sdram_p0.ppf" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_command_dt.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_command_dt.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_pll_sys.qip" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_pll_sys.qip" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/QSYS_components/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/printer_system.map.rpt.htm" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/printer_system.map.rpt.htm" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/printer_system.qsf" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/printer_system.qsf" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/printer_system.sld" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/printer_system.sld" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/printer_system.sof" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/printer_system.sof" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/printer_system.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/printer_system.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/adctemp_temp.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/adctemp_temp.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/analog_filter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/analog_filter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/configuration.vh" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/configuration.vh" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/control_unit.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/control_unit.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/endstop_filter.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/endstop_filter.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/heater_control.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/heater_control.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/positioning.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/positioning.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_all_new_parameters.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_all_new_parameters.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_new_parameters.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_new_parameters.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_time.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_time.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_times.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/calc_times.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/find_max_timing.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/find_max_timing.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/jas_constrol.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/jas_constrol.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/jerk_acc_speed.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/jerk_acc_speed.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/speed_to_timing.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/speed_to_timing.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/speeds_to_timings.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/speed-jerk-acc/speeds_to_timings.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/temp_adctemp.sv" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/temp_adctemp.sv" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/testbench/python/.idea/misc.xml" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/testbench/python/.idea/misc.xml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/testbench/python/.idea/python.iml" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/testbench/python/.idea/python.iml" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/testbench/python/checking_acceleration.py" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/testbench/python/checking_acceleration.py" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/testbench/python/record_05.02.20.txt" beforeDir="false" afterPath="$PROJECT_DIR$/../../FPGA/source/testbench/python/record_05.02.20.txt" afterDir="false" />
      <change beforePath="$PROJECT_DIR$/../../FPGA/source/testbench/testbench_jas_control.v" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/dataSources.local.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/dataSources.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/dataSources/e670d25d-379b-45c8-84f1-f102b774dea2.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/deployment.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/dictionaries/user.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/inspectionProfiles/profiles_settings.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/misc.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/modules.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/printer_management.iml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/.idea/workspace.xml" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/db.sqlite3" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/inputPipe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/inputPipe.txt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/manage.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/outputPipe" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/outputPipe.txt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/printer_management/__init__.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/printer_management/settings.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/printer_management/urls.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/printer_management/wsgi.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/requirements.txt" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/__init__.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/admin.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/apps.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/forms.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/migrations/0001_initial.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/migrations/__init__.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/models.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-grid.css" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-grid.css.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-grid.min.css" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-grid.min.css.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-reboot.css" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-reboot.css.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-reboot.min.css" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap-reboot.min.css.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap.css" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap.css.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap.min.css" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/bootstrap.min.css.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/css/layout.css" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/gcodefiles/test file 2.gcode" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/gcodefiles/test file.gcode" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/img/nano.jpg" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.bundle.js" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.bundle.js.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.bundle.min.js" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.bundle.min.js.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.js" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.js.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.min.js" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/bootstrap.min.js.map" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/home.js" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/static/js/jquery.min.js" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/templates/basic.html" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/templates/header.html" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/templates/home.html" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/tests.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/urls.py" beforeDir="false" />
      <change beforePath="$PROJECT_DIR$/../../printer_management/webapp/views.py" beforeDir="false" />
    </list>
    <option name="SHOW_DIALOG" value="false" />
    <option name="HIGHLIGHT_CONFLICTS" value="true" />
    <option name="HIGHLIGHT_NON_ACTIVE_CHANGELIST" value="false" />
    <option name="LAST_RESOLUTION" value="IGNORE" />
  </component>
  <component name="ClangdSettings">
    <option name="formatViaClangd" value="false" />
  </component>
  <component name="Git.Settings">
    <option name="RECENT_GIT_ROOT_PATH" value="$PROJECT_DIR$/../.." />
  </component>
  <component name="ProjectId" id="1aQmeuhHXWMYPdEdvkILilH46uK" />
  <component name="ProjectLevelVcsManager" settingsEditedManually="true" />
  <component name="ProjectViewState">
    <option name="hideEmptyMiddlePackages" value="true" />
    <option name="showLibraryContents" value="true" />
  </component>
  <component name="PropertiesComponent">
    <property name="RunOnceActivity.OpenProjectViewOnStart" value="true" />
    <property name="RunOnceActivity.ShowReadmeOnStart" value="true" />
    <property name="WebServerToolWindowFactoryState" value="true" />
    <property name="WebServerToolWindowPanel.toolwindow.highlight.mappings" value="true" />
    <property name="WebServerToolWindowPanel.toolwindow.highlight.symlinks" value="true" />
    <property name="WebServerToolWindowPanel.toolwindow.show.date" value="false" />
    <property name="WebServerToolWindowPanel.toolwindow.show.permissions" value="false" />
    <property name="WebServerToolWindowPanel.toolwindow.show.size" value="false" />
    <property name="cf.first.check.clang-format" value="false" />
    <property name="last_opened_file_path" value="$PROJECT_DIR$/.." />
    <property name="node.js.detected.package.eslint" value="true" />
    <property name="node.js.detected.package.tslint" value="true" />
    <property name="node.js.path.for.package.eslint" value="project" />
    <property name="node.js.path.for.package.tslint" value="project" />
    <property name="node.js.selected.package.eslint" value="(autodetect)" />
    <property name="node.js.selected.package.tslint" value="(autodetect)" />
    <property name="nodejs_interpreter_path.stuck_in_default_project" value="undefined stuck path" />
    <property name="nodejs_npm_path_reset_for_default_project" value="true" />
    <property name="nodejs_package_manager_path" value="npm" />
    <property name="settings.editor.selected.configurable" value="CLionExternalConfigurable" />
  </component>
  <component name="RecentsManager">
    <key name="CopyFile.RECENT_KEYS">
      <recent name="D:\GitHub\FQW\HPS\control_system\Printer\Controller" />
      <recent name="D:\GitHub\FQW\HPS\control_system" />
    </key>
    <key name="MoveFile.RECENT_KEYS">
      <recent name="D:\GitHub\FQW\HPS\control_system" />
      <recent name="D:\GitHub\FQW\HPS\control_system\printer\Controller" />
    </key>
  </component>
  <component name="SvnConfiguration">
    <configuration />
  </component>
  <component name="TaskManager">
    <task active="true" id="Default" summary="Default task">
      <changelist id="b6c4419d-01a8-48d3-8aef-65bac260d006" name="Default Changelist" comment="" />
      <created>1568554486041</created>
      <option name="number" value="Default" />
      <option name="presentableId" value="Default" />
      <updated>1568554486041</updated>
      <workItem from="1568554494217" duration="22000" />
      <workItem from="1586676295975" duration="33302000" />
      <workItem from="1588254949628" duration="14000" />
      <workItem from="1588266170707" duration="442000" />
      <workItem from="1588335084056" duration="1228000" />
      <workItem from="1588479629091" duration="7600000" />
      <workItem from="1588519668392" duration="16296000" />
      <workItem from="1588828801177" duration="7969000" />
      <workItem from="1589609041183" duration="10598000" />
      <workItem from="1589882751639" duration="20641000" />
      <workItem from="1590207823786" duration="48681000" />
      <workItem from="1590647707228" duration="4566000" />
      <workItem from="1590763847497" duration="53468000" />
      <workItem from="1591100427743" duration="2574000" />
      <workItem from="1591109031476" duration="7029000" />
    </task>
    <servers />
  </component>
  <component name="TypeScriptGeneratedFilesManager">
    <option name="version" value="2" />
  </component>
  <component name="Vcs.Log.Tabs.Properties">
    <option name="TAB_STATES">
      <map>
        <entry key="MAIN">
          <value>
            <State />
          </value>
        </entry>
      </map>
    </option>
    <option name="oldMeFiltersMigrated" value="true" />
  </component>
  <component name="WindowStateProjectService">
    <state x="552" y="198" key="#Deployment" timestamp="1590223474007">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="552" y="198" key="#Deployment/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1590223474007" />
    <state x="414" y="194" key="#com.intellij.execution.impl.EditConfigurationsDialog" timestamp="1591107543556">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="414" y="194" key="#com.intellij.execution.impl.EditConfigurationsDialog/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1591107543556" />
    <state x="414" y="194" key="#com.intellij.execution.impl.EditConfigurationsDialog/0.0.1920.1080@0.0.1920.1080" timestamp="1588266342638" />
    <state x="740" y="294" key="FileChooserDialogImpl" timestamp="1591108405607">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="740" y="294" key="FileChooserDialogImpl/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1591108405607" />
    <state width="640" height="204" key="ImportCMakeProjectWizard.bottomPanel" timestamp="1591107459376">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state width="640" height="204" key="ImportCMakeProjectWizard.bottomPanel/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1591107459376" />
    <state width="640" height="476" key="ImportCMakeProjectWizard.topPanel" timestamp="1591107459376">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state width="640" height="476" key="ImportCMakeProjectWizard.topPanel/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1591107459376" />
    <state x="461" y="184" key="SettingsEditor" timestamp="1588522337418">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="461" y="184" key="SettingsEditor/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1588522337418" />
    <state x="461" y="184" key="SettingsEditor/0.0.1920.1080@0.0.1920.1080" timestamp="1588483393400" />
    <state x="822" y="438" key="WebDeployment.AddServerDialog.v.1" timestamp="1590223452108">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="822" y="438" key="WebDeployment.AddServerDialog.v.1/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1590223452108" />
    <state x="668" y="367" key="com.intellij.ide.util.TipDialog" timestamp="1586676296121">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="668" y="367" key="com.intellij.ide.util.TipDialog/0.0.1920.1080@0.0.1920.1080" timestamp="1586676296121" />
    <state x="1134" y="116" width="710" height="732" key="find.popup" timestamp="1590930688006">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="1134" y="116" width="710" height="732" key="find.popup/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1590930688006" />
    <state x="124" y="200" width="710" height="732" key="find.popup/0.0.1920.1080@0.0.1920.1080" timestamp="1588607641164" />
    <state x="601" y="265" width="700" height="530" key="recent.locations.popup" timestamp="1590921600427">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="601" y="265" width="700" height="530" key="recent.locations.popup/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1590921600427" />
    <state x="136" y="252" width="672" height="677" key="run.anything.popup" timestamp="1591107681302">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="136" y="252" width="672" height="677" key="run.anything.popup/0.0.1920.1080/-1920.0.1920.1080@0.0.1920.1080" timestamp="1591107681302" />
    <state x="136" y="252" width="672" height="677" key="run.anything.popup/0.0.1920.1080@0.0.1920.1080" timestamp="1588596972485" />
    <state x="623" y="235" width="672" height="678" key="search.everywhere.popup" timestamp="1588607708596">
      <screen x="0" y="0" width="1920" height="1080" />
    </state>
    <state x="623" y="235" width="672" height="678" key="search.everywhere.popup/0.0.1920.1080@0.0.1920.1080" timestamp="1588607708596" />
  </component>
</project>