[11:52:48.536] <TB0>     INFO: *** Welcome to pxar ***
[11:52:48.536] <TB0>     INFO: *** Today: 2016/06/08
[11:52:48.542] <TB0>     INFO: *** Version: b2a7-dirty
[11:52:48.542] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C15.dat
[11:52:48.543] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:52:48.543] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//defaultMaskFile.dat
[11:52:48.543] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters_C15.dat
[11:52:48.618] <TB0>     INFO:         clk: 4
[11:52:48.618] <TB0>     INFO:         ctr: 4
[11:52:48.618] <TB0>     INFO:         sda: 19
[11:52:48.618] <TB0>     INFO:         tin: 9
[11:52:48.618] <TB0>     INFO:         level: 15
[11:52:48.618] <TB0>     INFO:         triggerdelay: 0
[11:52:48.618] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:52:48.618] <TB0>     INFO: Log level: DEBUG
[11:52:48.629] <TB0>     INFO: Found DTB DTB_WWXGRB
[11:52:48.641] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[11:52:48.644] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[11:52:48.647] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[11:52:50.199] <TB0>     INFO: DUT info: 
[11:52:50.199] <TB0>     INFO: The DUT currently contains the following objects:
[11:52:50.199] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:52:50.199] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[11:52:50.199] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[11:52:50.199] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:52:50.199] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.199] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:52:50.200] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:52:50.201] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:52:50.202] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:52:50.202] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:52:50.215] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32972800
[11:52:50.215] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xb40f90
[11:52:50.215] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xab5770
[11:52:50.215] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6b2dd94010
[11:52:50.215] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6b33fff510
[11:52:50.215] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33038336 fPxarMemory = 0x7f6b2dd94010
[11:52:50.217] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 367.4mA
[11:52:50.218] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[11:52:50.218] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 1046.2 C
[11:52:50.218] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:52:50.619] <TB0>     INFO: enter 'restricted' command line mode
[11:52:50.619] <TB0>     INFO: enter test to run
[11:52:50.619] <TB0>     INFO:   test: FPIXTest no parameter change
[11:52:50.619] <TB0>     INFO:   running: fpixtest
[11:52:50.619] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:52:50.621] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:52:50.621] <TB0>     INFO: ######################################################################
[11:52:50.621] <TB0>     INFO: PixTestFPIXTest::doTest()
[11:52:50.621] <TB0>     INFO: ######################################################################
[11:52:50.625] <TB0>     INFO: ######################################################################
[11:52:50.625] <TB0>     INFO: PixTestPretest::doTest()
[11:52:50.625] <TB0>     INFO: ######################################################################
[11:52:50.628] <TB0>     INFO:    ----------------------------------------------------------------------
[11:52:50.628] <TB0>     INFO:    PixTestPretest::programROC() 
[11:52:50.628] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:08.645] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:53:08.645] <TB0>     INFO: IA differences per ROC:  18.5 16.1 19.3 19.3 16.9 20.1 19.3 17.7 17.7 18.5 19.3 18.5 20.9 19.3 16.9 20.9
[11:53:08.715] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:08.715] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:53:08.715] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:08.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[11:53:08.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[11:53:09.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[11:53:09.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[11:53:09.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 24.6187 mA
[11:53:09.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  79 Ia 23.0188 mA
[11:53:09.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 25.4188 mA
[11:53:09.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.0188 mA
[11:53:09.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  84 Ia 24.6187 mA
[11:53:09.726] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  81 Ia 23.8187 mA
[11:53:09.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  82 Ia 23.8187 mA
[11:53:09.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  83 Ia 24.6187 mA
[11:53:10.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 23.8187 mA
[11:53:10.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 20.6188 mA
[11:53:10.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  98 Ia 24.6187 mA
[11:53:10.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  95 Ia 24.6187 mA
[11:53:10.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  92 Ia 23.8187 mA
[11:53:10.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  93 Ia 23.8187 mA
[11:53:10.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 23.8187 mA
[11:53:10.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  95 Ia 23.8187 mA
[11:53:10.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  96 Ia 23.8187 mA
[11:53:10.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  97 Ia 24.6187 mA
[11:53:11.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  94 Ia 23.8187 mA
[11:53:11.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  95 Ia 23.8187 mA
[11:53:11.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  96 Ia 24.6187 mA
[11:53:11.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[11:53:11.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 24.6187 mA
[11:53:11.542] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[11:53:11.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[11:53:11.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 24.6187 mA
[11:53:11.844] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  75 Ia 23.8187 mA
[11:53:11.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  76 Ia 23.8187 mA
[11:53:12.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[11:53:12.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 24.6187 mA
[11:53:12.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 23.8187 mA
[11:53:12.352] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  76 Ia 23.8187 mA
[11:53:12.453] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[11:53:12.554] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.8187 mA
[11:53:12.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  79 Ia 24.6187 mA
[11:53:12.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  76 Ia 23.8187 mA
[11:53:12.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  77 Ia 23.8187 mA
[11:53:12.957] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 23.8187 mA
[11:53:13.058] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  79 Ia 23.8187 mA
[11:53:13.159] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 24.6187 mA
[11:53:13.260] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  77 Ia 23.8187 mA
[11:53:13.360] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 23.8187 mA
[11:53:13.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  79 Ia 23.8187 mA
[11:53:13.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  80 Ia 24.6187 mA
[11:53:13.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[11:53:13.764] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 20.6188 mA
[11:53:13.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  98 Ia 24.6187 mA
[11:53:13.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  95 Ia 24.6187 mA
[11:53:14.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  92 Ia 23.8187 mA
[11:53:14.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  93 Ia 24.6187 mA
[11:53:14.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  90 Ia 23.8187 mA
[11:53:14.369] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  91 Ia 23.8187 mA
[11:53:14.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  92 Ia 23.8187 mA
[11:53:14.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  93 Ia 23.8187 mA
[11:53:14.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  94 Ia 24.6187 mA
[11:53:14.771] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  91 Ia 23.8187 mA
[11:53:14.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  92 Ia 23.8187 mA
[11:53:14.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[11:53:15.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[11:53:15.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[11:53:15.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[11:53:15.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 24.6187 mA
[11:53:15.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  75 Ia 23.8187 mA
[11:53:15.578] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[11:53:15.679] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 24.6187 mA
[11:53:15.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  74 Ia 23.8187 mA
[11:53:15.880] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  75 Ia 23.8187 mA
[11:53:15.981] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  76 Ia 24.6187 mA
[11:53:16.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  73 Ia 23.8187 mA
[11:53:16.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[11:53:16.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[11:53:16.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 23.8187 mA
[11:53:16.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  81 Ia 24.6187 mA
[11:53:16.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[11:53:16.687] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[11:53:16.788] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 24.6187 mA
[11:53:16.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 23.0188 mA
[11:53:16.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  83 Ia 25.4188 mA
[11:53:17.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  76 Ia 23.0188 mA
[11:53:17.191] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  82 Ia 24.6187 mA
[11:53:17.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  79 Ia 23.8187 mA
[11:53:17.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[11:53:17.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 23.8187 mA
[11:53:17.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 24.6187 mA
[11:53:17.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[11:53:17.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[11:53:17.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  84 Ia 24.6187 mA
[11:53:17.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[11:53:18.101] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[11:53:18.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[11:53:18.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  84 Ia 23.8187 mA
[11:53:18.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  85 Ia 23.8187 mA
[11:53:18.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  86 Ia 24.6187 mA
[11:53:18.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[11:53:18.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.6187 mA
[11:53:18.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  86 Ia 24.6187 mA
[11:53:18.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 23.8187 mA
[11:53:19.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  84 Ia 23.8187 mA
[11:53:19.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 23.8187 mA
[11:53:19.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  86 Ia 24.6187 mA
[11:53:19.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 23.8187 mA
[11:53:19.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 23.8187 mA
[11:53:19.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 23.8187 mA
[11:53:19.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  86 Ia 24.6187 mA
[11:53:19.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[11:53:19.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[11:53:19.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.6187 mA
[11:53:20.027] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  81 Ia 23.8187 mA
[11:53:20.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 23.8187 mA
[11:53:20.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.8187 mA
[11:53:20.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 24.6187 mA
[11:53:20.429] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  81 Ia 23.8187 mA
[11:53:20.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  82 Ia 24.6187 mA
[11:53:20.631] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.0188 mA
[11:53:20.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.6187 mA
[11:53:20.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  82 Ia 24.6187 mA
[11:53:20.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  79 Ia 23.0188 mA
[11:53:21.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[11:53:21.135] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[11:53:21.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[11:53:21.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[11:53:21.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[11:53:21.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[11:53:21.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[11:53:21.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.0188 mA
[11:53:21.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.6187 mA
[11:53:21.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  80 Ia 24.6187 mA
[11:53:22.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  77 Ia 23.8187 mA
[11:53:22.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  78 Ia 23.8187 mA
[11:53:22.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[11:53:22.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[11:53:22.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 24.6187 mA
[11:53:22.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.0188 mA
[11:53:22.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  84 Ia 24.6187 mA
[11:53:22.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  81 Ia 24.6187 mA
[11:53:22.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.0188 mA
[11:53:22.955] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  84 Ia 25.4188 mA
[11:53:23.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  77 Ia 22.2188 mA
[11:53:23.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  88 Ia 25.4188 mA
[11:53:23.257] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[11:53:23.359] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 24.6187 mA
[11:53:23.461] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[11:53:23.561] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 24.6187 mA
[11:53:23.662] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  72 Ia 23.8187 mA
[11:53:23.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  73 Ia 23.8187 mA
[11:53:23.864] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  74 Ia 24.6187 mA
[11:53:23.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  71 Ia 23.8187 mA
[11:53:24.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  72 Ia 23.8187 mA
[11:53:24.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  73 Ia 23.8187 mA
[11:53:24.267] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  74 Ia 23.8187 mA
[11:53:24.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  75 Ia 24.6187 mA
[11:53:24.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  72 Ia 23.8187 mA
[11:53:24.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  73 Ia 23.8187 mA
[11:53:24.671] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[11:53:24.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[11:53:24.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 25.4188 mA
[11:53:24.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  73 Ia 22.2188 mA
[11:53:25.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 26.2188 mA
[11:53:25.174] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  72 Ia 22.2188 mA
[11:53:25.275] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 25.4188 mA
[11:53:25.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  76 Ia 23.8187 mA
[11:53:25.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  77 Ia 23.8187 mA
[11:53:25.578] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  78 Ia 23.8187 mA
[11:53:25.679] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  79 Ia 23.8187 mA
[11:53:25.779] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 24.6187 mA
[11:53:25.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.2188 mA
[11:53:25.981] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 23.8187 mA
[11:53:26.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  90 Ia 23.8187 mA
[11:53:26.183] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  91 Ia 23.8187 mA
[11:53:26.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  92 Ia 24.6187 mA
[11:53:26.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  89 Ia 23.8187 mA
[11:53:26.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  90 Ia 23.8187 mA
[11:53:26.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  91 Ia 23.8187 mA
[11:53:26.688] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  92 Ia 24.6187 mA
[11:53:26.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 23.8187 mA
[11:53:26.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  90 Ia 23.8187 mA
[11:53:26.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  91 Ia 24.6187 mA
[11:53:27.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 25.4188 mA
[11:53:27.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  71 Ia 23.8187 mA
[11:53:27.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 23.8187 mA
[11:53:27.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  73 Ia 24.6187 mA
[11:53:27.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  70 Ia 23.8187 mA
[11:53:27.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  71 Ia 23.8187 mA
[11:53:27.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  72 Ia 23.8187 mA
[11:53:27.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  73 Ia 24.6187 mA
[11:53:27.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  70 Ia 23.8187 mA
[11:53:27.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  71 Ia 23.8187 mA
[11:53:28.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  72 Ia 23.8187 mA
[11:53:28.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  73 Ia 24.6187 mA
[11:53:28.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[11:53:28.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  96
[11:53:28.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  77
[11:53:28.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[11:53:28.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  92
[11:53:28.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  73
[11:53:28.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[11:53:28.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  86
[11:53:28.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[11:53:28.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  79
[11:53:28.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[11:53:28.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[11:53:28.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  73
[11:53:28.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[11:53:28.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  91
[11:53:28.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  73
[11:53:30.059] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[11:53:30.059] <TB0>     INFO: i(loss) [mA/ROC]:     19.2  20.1  19.2  19.2  19.2  18.4  18.4  20.1  18.4  17.6  18.4  19.2  18.4  20.1  19.2  19.2
[11:53:30.097] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:30.097] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[11:53:30.097] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:30.235] <TB0>     INFO: Expecting 231680 events.
[11:53:38.509] <TB0>     INFO: 231680 events read in total (7556ms).
[11:53:38.660] <TB0>     INFO: Test took 8562ms.
[11:53:38.863] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 86 and Delta(CalDel) = 62
[11:53:38.866] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 63
[11:53:38.870] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 63
[11:53:38.873] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 65
[11:53:38.877] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 65
[11:53:38.880] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 75 and Delta(CalDel) = 63
[11:53:38.884] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 61
[11:53:38.887] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 62
[11:53:38.891] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 59
[11:53:38.894] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 61
[11:53:38.898] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 60
[11:53:38.902] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 96 and Delta(CalDel) = 61
[11:53:38.906] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 62
[11:53:38.909] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 116 and Delta(CalDel) = 56
[11:53:38.914] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 62
[11:53:38.917] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 106 and Delta(CalDel) = 65
[11:53:38.961] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:53:38.996] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:38.996] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:53:38.997] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:39.133] <TB0>     INFO: Expecting 231680 events.
[11:53:47.402] <TB0>     INFO: 231680 events read in total (7555ms).
[11:53:47.407] <TB0>     INFO: Test took 8406ms.
[11:53:47.429] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[11:53:47.743] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[11:53:47.747] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[11:53:47.751] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[11:53:47.754] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 33
[11:53:47.759] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[11:53:47.762] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[11:53:47.766] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[11:53:47.770] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[11:53:47.774] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[11:53:47.777] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[11:53:47.781] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 31
[11:53:47.784] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 31.5
[11:53:47.788] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[11:53:47.792] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[11:53:47.795] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[11:53:47.835] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:53:47.835] <TB0>     INFO: CalDel:      147   148   142   148   150   142   148   144   127   144   128   130   139   124   147   143
[11:53:47.835] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:53:47.839] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C0.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C1.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C2.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C3.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C4.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C5.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C6.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C7.dat
[11:53:47.840] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C8.dat
[11:53:47.841] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C9.dat
[11:53:47.841] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C10.dat
[11:53:47.841] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C11.dat
[11:53:47.841] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C12.dat
[11:53:47.841] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C13.dat
[11:53:47.841] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C14.dat
[11:53:47.841] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C15.dat
[11:53:47.841] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:53:47.841] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:53:47.841] <TB0>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[11:53:47.842] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:53:47.929] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:53:47.929] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:53:47.929] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:53:47.929] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:53:47.932] <TB0>     INFO: ######################################################################
[11:53:47.932] <TB0>     INFO: PixTestTiming::doTest()
[11:53:47.932] <TB0>     INFO: ######################################################################
[11:53:47.933] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:47.933] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[11:53:47.933] <TB0>     INFO:    ----------------------------------------------------------------------
[11:53:47.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:53:49.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:53:52.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:53:54.405] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:53:56.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:53:58.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:54:01.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:54:03.520] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:54:06.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:54:08.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:54:09.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:54:11.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:54:12.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:54:14.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:54:15.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:54:17.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:54:18.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:54:20.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:54:21.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:54:23.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:54:24.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:54:26.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:54:28.017] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:54:29.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:54:31.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:54:34.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:54:38.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:54:40.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:54:44.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:54:47.519] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:54:50.919] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:54:54.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:54:57.719] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:54:59.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:55:01.329] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:55:02.849] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:55:04.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:55:05.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:55:07.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:55:08.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:55:10.451] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:55:15.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:55:17.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:55:19.623] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:55:21.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:55:24.169] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:55:26.443] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:55:28.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:55:30.989] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:55:33.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:55:35.535] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:55:37.809] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:55:40.082] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:55:42.355] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:55:44.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:55:46.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:55:49.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:55:51.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:55:53.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:55:55.999] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:55:58.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:56:00.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:56:02.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:56:05.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:56:07.366] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:56:09.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:56:11.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:56:14.187] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:56:16.460] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:56:18.735] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:56:21.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:56:23.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:56:25.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:56:27.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:56:30.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:56:32.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:56:34.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:56:36.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:56:39.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:56:41.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:56:43.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:56:49.399] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:56:51.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:56:53.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:56:56.221] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:56:58.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:57:00.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:57:03.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:57:05.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:57:16.999] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:57:18.519] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:57:34.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:57:36.023] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:57:37.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:57:39.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:57:40.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:57:42.103] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:57:54.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:58:06.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:58:18.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:58:31.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:58:43.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:58:55.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:59:08.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:59:20.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:59:23.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:59:25.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:59:27.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:59:29.917] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:59:32.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:59:34.464] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:59:36.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:59:39.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:59:40.531] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:59:42.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:59:45.077] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:59:47.350] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:59:49.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:59:51.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:59:54.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:59:56.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:59:58.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:00:00.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:00:03.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:00:05.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:00:07.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:00:10.088] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:00:12.361] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:00:15.019] <TB0>     INFO: TBM Phase Settings: 204
[12:00:15.019] <TB0>     INFO: 400MHz Phase: 3
[12:00:15.019] <TB0>     INFO: 160MHz Phase: 6
[12:00:15.019] <TB0>     INFO: Functional Phase Area: 4
[12:00:15.022] <TB0>     INFO: Test took 387089 ms.
[12:00:15.022] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:00:15.022] <TB0>     INFO:    ----------------------------------------------------------------------
[12:00:15.022] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[12:00:15.022] <TB0>     INFO:    ----------------------------------------------------------------------
[12:00:15.022] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:00:16.163] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:00:17.683] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:00:19.203] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:00:20.723] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:00:22.243] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:00:23.762] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:00:25.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:00:26.804] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:00:28.324] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:00:29.844] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:00:32.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:00:34.395] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:00:36.668] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:00:38.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:00:40.463] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:00:41.984] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:00:43.504] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:00:45.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:00:47.296] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:00:49.570] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:00:51.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:00:54.121] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:00:55.641] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:00:57.161] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:00:58.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:01:00.216] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:01:02.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:01:04.763] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:01:07.037] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:01:09.316] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:01:10.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:01:12.357] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:01:13.885] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:01:15.405] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:01:17.678] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:01:19.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:01:22.229] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:01:24.503] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:01:26.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:01:27.543] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:01:29.063] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:01:30.582] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:01:32.856] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:01:35.129] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:01:37.403] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:01:39.676] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:01:41.196] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:01:42.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:01:44.235] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:01:45.755] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:01:48.029] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:01:50.314] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:01:52.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:01:54.893] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:01:56.429] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:01:57.962] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:01:59.486] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:02:01.013] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:02:02.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:02:04.058] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:02:05.578] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:02:07.098] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:02:08.618] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:02:10.522] <TB0>     INFO: ROC Delay Settings: 219
[12:02:10.522] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[12:02:10.522] <TB0>     INFO: ROC Port 0 Delay: 3
[12:02:10.522] <TB0>     INFO: ROC Port 1 Delay: 3
[12:02:10.522] <TB0>     INFO: Functional ROC Area: 4
[12:02:10.525] <TB0>     INFO: Test took 115503 ms.
[12:02:10.525] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[12:02:10.525] <TB0>     INFO:    ----------------------------------------------------------------------
[12:02:10.525] <TB0>     INFO:    PixTestTiming::TimingTest()
[12:02:10.525] <TB0>     INFO:    ----------------------------------------------------------------------
[12:02:11.665] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4818 4818 4819 4819 4818 4818 4819 4819 e062 c000 a101 8040 481b 481b 481b 4819 481b 481b 4819 481b e062 c000 
[12:02:11.665] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4818 4819 4818 4819 4818 4819 4818 4819 e022 c000 a102 80b1 4819 4819 4819 4818 4819 4819 4819 4819 e022 c000 
[12:02:11.665] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 a103 80c0 4818 4818 4818 4819 4819 4819 4818 4819 e022 c000 
[12:02:11.665] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:02:25.926] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:25.926] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:02:40.106] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:40.106] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:02:54.289] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:54.289] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:03:08.446] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:08.446] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:03:22.626] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:22.626] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:03:36.937] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:36.937] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:03:51.143] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:51.143] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:04:05.166] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:05.167] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:04:19.316] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:19.316] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:04:33.492] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:33.874] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:33.886] <TB0>     INFO: Decoding statistics:
[12:04:33.887] <TB0>     INFO:   General information:
[12:04:33.887] <TB0>     INFO: 	 16bit words read:         240000000
[12:04:33.887] <TB0>     INFO: 	 valid events total:       20000000
[12:04:33.887] <TB0>     INFO: 	 empty events:             20000000
[12:04:33.887] <TB0>     INFO: 	 valid events with pixels: 0
[12:04:33.887] <TB0>     INFO: 	 valid pixel hits:         0
[12:04:33.887] <TB0>     INFO:   Event errors: 	           0
[12:04:33.887] <TB0>     INFO: 	 start marker:             0
[12:04:33.887] <TB0>     INFO: 	 stop marker:              0
[12:04:33.887] <TB0>     INFO: 	 overflow:                 0
[12:04:33.887] <TB0>     INFO: 	 invalid 5bit words:       0
[12:04:33.887] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[12:04:33.887] <TB0>     INFO:   TBM errors: 		           0
[12:04:33.887] <TB0>     INFO: 	 flawed TBM headers:       0
[12:04:33.887] <TB0>     INFO: 	 flawed TBM trailers:      0
[12:04:33.887] <TB0>     INFO: 	 event ID mismatches:      0
[12:04:33.887] <TB0>     INFO:   ROC errors: 		           0
[12:04:33.887] <TB0>     INFO: 	 missing ROC header(s):    0
[12:04:33.887] <TB0>     INFO: 	 misplaced readback start: 0
[12:04:33.887] <TB0>     INFO:   Pixel decoding errors:	   0
[12:04:33.887] <TB0>     INFO: 	 pixel data incomplete:    0
[12:04:33.887] <TB0>     INFO: 	 pixel address:            0
[12:04:33.887] <TB0>     INFO: 	 pulse height fill bit:    0
[12:04:33.887] <TB0>     INFO: 	 buffer corruption:        0
[12:04:33.887] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:33.887] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:04:33.887] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:33.887] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:33.887] <TB0>     INFO:    Read back bit status: 1
[12:04:33.887] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:33.887] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:33.887] <TB0>     INFO:    Timings are good!
[12:04:33.887] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:33.887] <TB0>     INFO: Test took 143362 ms.
[12:04:33.887] <TB0>     INFO: PixTestTiming::TimingTest() done.
[12:04:33.887] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:04:33.887] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:04:33.887] <TB0>     INFO: PixTestTiming::doTest took 645958 ms.
[12:04:33.887] <TB0>     INFO: PixTestTiming::doTest() done
[12:04:33.887] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:04:33.888] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[12:04:33.888] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[12:04:33.888] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[12:04:33.888] <TB0>     INFO: Write out ROCDelayScan3_V0
[12:04:33.888] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:04:33.888] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:04:34.239] <TB0>     INFO: ######################################################################
[12:04:34.239] <TB0>     INFO: PixTestAlive::doTest()
[12:04:34.240] <TB0>     INFO: ######################################################################
[12:04:34.242] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:34.243] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:04:34.243] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:34.244] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:04:34.591] <TB0>     INFO: Expecting 41600 events.
[12:04:38.679] <TB0>     INFO: 41600 events read in total (3373ms).
[12:04:38.680] <TB0>     INFO: Test took 4436ms.
[12:04:38.688] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:38.688] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:04:38.688] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:04:39.063] <TB0>     INFO: PixTestAlive::aliveTest() done
[12:04:39.063] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:04:39.063] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:04:39.066] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:39.066] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:04:39.066] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:39.067] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:04:39.415] <TB0>     INFO: Expecting 41600 events.
[12:04:42.369] <TB0>     INFO: 41600 events read in total (2239ms).
[12:04:42.370] <TB0>     INFO: Test took 3303ms.
[12:04:42.370] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:42.370] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:04:42.370] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:04:42.370] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:04:42.774] <TB0>     INFO: PixTestAlive::maskTest() done
[12:04:42.774] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:04:42.778] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:42.778] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:04:42.778] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:42.779] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:04:43.128] <TB0>     INFO: Expecting 41600 events.
[12:04:47.206] <TB0>     INFO: 41600 events read in total (3364ms).
[12:04:47.207] <TB0>     INFO: Test took 4428ms.
[12:04:47.216] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:04:47.216] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:04:47.216] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:04:47.591] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[12:04:47.591] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:04:47.591] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:04:47.591] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:04:47.599] <TB0>     INFO: ######################################################################
[12:04:47.599] <TB0>     INFO: PixTestTrim::doTest()
[12:04:47.599] <TB0>     INFO: ######################################################################
[12:04:47.602] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:47.602] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:04:47.602] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:47.679] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:04:47.679] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:04:47.719] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:04:47.719] <TB0>     INFO:     run 1 of 1
[12:04:47.719] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:04:48.062] <TB0>     INFO: Expecting 5025280 events.
[12:05:32.924] <TB0>     INFO: 1386392 events read in total (44147ms).
[12:06:16.623] <TB0>     INFO: 2757064 events read in total (87846ms).
[12:07:00.810] <TB0>     INFO: 4139520 events read in total (132033ms).
[12:07:29.305] <TB0>     INFO: 5025280 events read in total (160528ms).
[12:07:29.347] <TB0>     INFO: Test took 161628ms.
[12:07:29.407] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:07:29.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:07:30.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:07:32.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:07:33.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:07:34.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:07:36.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:07:37.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:07:39.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:07:40.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:07:41.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:07:43.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:07:44.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:07:45.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:07:47.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:07:48.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:07:49.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:07:51.363] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239771648
[12:07:51.367] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.2581 minThrLimit = 79.2508 minThrNLimit = 104.761 -> result = 79.2581 -> 79
[12:07:51.367] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.048 minThrLimit = 101.889 minThrNLimit = 125.205 -> result = 102.048 -> 102
[12:07:51.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9008 minThrLimit = 87.7035 minThrNLimit = 109.745 -> result = 87.9008 -> 87
[12:07:51.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5855 minThrLimit = 90.5822 minThrNLimit = 116.473 -> result = 90.5855 -> 90
[12:07:51.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6409 minThrLimit = 97.6315 minThrNLimit = 120.659 -> result = 97.6409 -> 97
[12:07:51.369] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0003 minThrLimit = 93.9834 minThrNLimit = 118.814 -> result = 94.0003 -> 94
[12:07:51.369] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4374 minThrLimit = 89.4167 minThrNLimit = 116.233 -> result = 89.4374 -> 89
[12:07:51.370] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5664 minThrLimit = 90.5659 minThrNLimit = 112.318 -> result = 90.5664 -> 90
[12:07:51.370] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1326 minThrLimit = 92.1209 minThrNLimit = 118.645 -> result = 92.1326 -> 92
[12:07:51.370] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4103 minThrLimit = 86.4028 minThrNLimit = 108.457 -> result = 86.4103 -> 86
[12:07:51.371] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9971 minThrLimit = 90.9648 minThrNLimit = 117.588 -> result = 90.9971 -> 90
[12:07:51.371] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4868 minThrLimit = 96.4817 minThrNLimit = 121.321 -> result = 96.4868 -> 96
[12:07:51.371] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8309 minThrLimit = 98.8244 minThrNLimit = 121.288 -> result = 98.8309 -> 98
[12:07:51.372] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0295 minThrLimit = 98.9954 minThrNLimit = 127.673 -> result = 99.0295 -> 99
[12:07:51.372] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9639 minThrLimit = 90.9471 minThrNLimit = 111.716 -> result = 90.9639 -> 90
[12:07:51.373] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0933 minThrLimit = 98.09 minThrNLimit = 124.226 -> result = 98.0933 -> 98
[12:07:51.373] <TB0>     INFO: ROC 0 VthrComp = 79
[12:07:51.373] <TB0>     INFO: ROC 1 VthrComp = 102
[12:07:51.373] <TB0>     INFO: ROC 2 VthrComp = 87
[12:07:51.373] <TB0>     INFO: ROC 3 VthrComp = 90
[12:07:51.373] <TB0>     INFO: ROC 4 VthrComp = 97
[12:07:51.373] <TB0>     INFO: ROC 5 VthrComp = 94
[12:07:51.373] <TB0>     INFO: ROC 6 VthrComp = 89
[12:07:51.373] <TB0>     INFO: ROC 7 VthrComp = 90
[12:07:51.374] <TB0>     INFO: ROC 8 VthrComp = 92
[12:07:51.374] <TB0>     INFO: ROC 9 VthrComp = 86
[12:07:51.374] <TB0>     INFO: ROC 10 VthrComp = 90
[12:07:51.374] <TB0>     INFO: ROC 11 VthrComp = 96
[12:07:51.374] <TB0>     INFO: ROC 12 VthrComp = 98
[12:07:51.374] <TB0>     INFO: ROC 13 VthrComp = 99
[12:07:51.374] <TB0>     INFO: ROC 14 VthrComp = 90
[12:07:51.374] <TB0>     INFO: ROC 15 VthrComp = 98
[12:07:51.374] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:07:51.374] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:07:51.393] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:07:51.393] <TB0>     INFO:     run 1 of 1
[12:07:51.393] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:07:51.736] <TB0>     INFO: Expecting 5025280 events.
[12:08:26.793] <TB0>     INFO: 883576 events read in total (34342ms).
[12:09:02.014] <TB0>     INFO: 1765288 events read in total (69563ms).
[12:09:37.151] <TB0>     INFO: 2645992 events read in total (104700ms).
[12:10:10.843] <TB0>     INFO: 3518352 events read in total (138392ms).
[12:10:46.214] <TB0>     INFO: 4387192 events read in total (173763ms).
[12:11:12.244] <TB0>     INFO: 5025280 events read in total (199793ms).
[12:11:12.313] <TB0>     INFO: Test took 200921ms.
[12:11:12.485] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:11:12.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:11:14.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:11:15.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:11:17.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:11:19.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:11:20.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:11:22.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:11:24.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:11:25.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:11:27.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:11:29.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:11:30.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:11:32.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:11:34.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:11:35.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:11:37.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:11:38.950] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382828544
[12:11:38.953] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.9633 for pixel 23/1 mean/min/max = 45.206/34.4475/55.9644
[12:11:38.953] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.8735 for pixel 14/12 mean/min/max = 46.7646/32.6528/60.8765
[12:11:38.954] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.734 for pixel 23/7 mean/min/max = 45.2937/32.7469/57.8406
[12:11:38.954] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.8299 for pixel 0/73 mean/min/max = 45.352/33.7525/56.9515
[12:11:38.954] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.8807 for pixel 10/10 mean/min/max = 45.0235/32.1184/57.9286
[12:11:38.955] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6721 for pixel 8/79 mean/min/max = 44.2318/32.6737/55.7898
[12:11:38.955] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.726 for pixel 23/68 mean/min/max = 44.7906/33.6938/55.8873
[12:11:38.955] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.3983 for pixel 20/2 mean/min/max = 45.4017/34.3652/56.4382
[12:11:38.956] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.971 for pixel 10/0 mean/min/max = 44.7758/33.4713/56.0803
[12:11:38.956] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.2313 for pixel 1/45 mean/min/max = 43.2654/32.1522/54.3786
[12:11:38.956] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5573 for pixel 23/19 mean/min/max = 45.6386/34.3326/56.9446
[12:11:38.957] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.5613 for pixel 23/8 mean/min/max = 44.237/32.5223/55.9517
[12:11:38.957] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.381 for pixel 24/4 mean/min/max = 43.6816/32.6606/54.7027
[12:11:38.957] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6343 for pixel 0/70 mean/min/max = 44.0529/31.4313/56.6744
[12:11:38.958] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.2302 for pixel 18/6 mean/min/max = 45.9229/34.5804/57.2653
[12:11:38.958] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.113 for pixel 12/3 mean/min/max = 43.8606/31.2939/56.4273
[12:11:38.958] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:11:39.091] <TB0>     INFO: Expecting 411648 events.
[12:11:46.826] <TB0>     INFO: 411648 events read in total (7011ms).
[12:11:46.833] <TB0>     INFO: Expecting 411648 events.
[12:11:54.473] <TB0>     INFO: 411648 events read in total (6979ms).
[12:11:54.482] <TB0>     INFO: Expecting 411648 events.
[12:12:02.055] <TB0>     INFO: 411648 events read in total (6912ms).
[12:12:02.069] <TB0>     INFO: Expecting 411648 events.
[12:12:09.494] <TB0>     INFO: 411648 events read in total (6765ms).
[12:12:09.509] <TB0>     INFO: Expecting 411648 events.
[12:12:16.939] <TB0>     INFO: 411648 events read in total (6770ms).
[12:12:16.956] <TB0>     INFO: Expecting 411648 events.
[12:12:24.438] <TB0>     INFO: 411648 events read in total (6822ms).
[12:12:24.458] <TB0>     INFO: Expecting 411648 events.
[12:12:32.175] <TB0>     INFO: 411648 events read in total (7057ms).
[12:12:32.197] <TB0>     INFO: Expecting 411648 events.
[12:12:39.829] <TB0>     INFO: 411648 events read in total (6988ms).
[12:12:39.853] <TB0>     INFO: Expecting 411648 events.
[12:12:47.523] <TB0>     INFO: 411648 events read in total (7025ms).
[12:12:47.550] <TB0>     INFO: Expecting 411648 events.
[12:12:55.156] <TB0>     INFO: 411648 events read in total (6966ms).
[12:12:55.188] <TB0>     INFO: Expecting 411648 events.
[12:13:02.891] <TB0>     INFO: 411648 events read in total (7061ms).
[12:13:02.924] <TB0>     INFO: Expecting 411648 events.
[12:13:10.617] <TB0>     INFO: 411648 events read in total (7056ms).
[12:13:10.652] <TB0>     INFO: Expecting 411648 events.
[12:13:18.280] <TB0>     INFO: 411648 events read in total (6991ms).
[12:13:18.317] <TB0>     INFO: Expecting 411648 events.
[12:13:25.919] <TB0>     INFO: 411648 events read in total (6968ms).
[12:13:25.960] <TB0>     INFO: Expecting 411648 events.
[12:13:33.514] <TB0>     INFO: 411648 events read in total (6922ms).
[12:13:33.562] <TB0>     INFO: Expecting 411648 events.
[12:13:41.278] <TB0>     INFO: 411648 events read in total (7091ms).
[12:13:41.323] <TB0>     INFO: Test took 122365ms.
[12:13:41.842] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3186 < 35 for itrim+1 = 105; old thr = 34.6877 ... break
[12:13:41.877] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1081 < 35 for itrim = 132; old thr = 34.4252 ... break
[12:13:41.918] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.282 < 35 for itrim+1 = 115; old thr = 34.727 ... break
[12:13:41.952] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5026 < 35 for itrim = 99; old thr = 33.4698 ... break
[12:13:41.985] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0136 < 35 for itrim = 105; old thr = 34.5119 ... break
[12:13:42.018] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0764 < 35 for itrim = 93; old thr = 34.2291 ... break
[12:13:42.061] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6185 < 35 for itrim = 105; old thr = 34.2012 ... break
[12:13:42.102] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1101 < 35 for itrim = 116; old thr = 33.6788 ... break
[12:13:42.148] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1054 < 35 for itrim = 112; old thr = 32.4832 ... break
[12:13:42.185] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5981 < 35 for itrim+1 = 95; old thr = 34.9982 ... break
[12:13:42.229] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7374 < 35 for itrim+1 = 100; old thr = 34.6104 ... break
[12:13:42.271] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.266 < 35 for itrim = 107; old thr = 34.678 ... break
[12:13:42.313] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3538 < 35 for itrim = 104; old thr = 33.821 ... break
[12:13:42.353] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1276 < 35 for itrim = 101; old thr = 34.8359 ... break
[12:13:42.392] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0499 < 35 for itrim = 100; old thr = 33.6298 ... break
[12:13:42.442] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.218 < 35 for itrim = 115; old thr = 34.5532 ... break
[12:13:42.519] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:13:42.529] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:13:42.530] <TB0>     INFO:     run 1 of 1
[12:13:42.530] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:13:42.872] <TB0>     INFO: Expecting 5025280 events.
[12:14:18.615] <TB0>     INFO: 869744 events read in total (35028ms).
[12:14:53.701] <TB0>     INFO: 1738240 events read in total (70114ms).
[12:15:28.708] <TB0>     INFO: 2606176 events read in total (105121ms).
[12:16:02.453] <TB0>     INFO: 3464344 events read in total (138866ms).
[12:16:37.847] <TB0>     INFO: 4318752 events read in total (174260ms).
[12:17:07.134] <TB0>     INFO: 5025280 events read in total (203547ms).
[12:17:07.223] <TB0>     INFO: Test took 204693ms.
[12:17:07.406] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:17:07.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:17:09.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:17:10.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:17:12.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:17:13.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:17:15.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:17:17.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:17:18.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:17:20.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:17:21.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:17:23.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:17:24.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:17:26.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:17:27.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:17:29.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:17:30.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:17:32.461] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276717568
[12:17:32.462] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.601149 .. 52.447089
[12:17:32.537] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 62 (-1/-1) hits flags = 528 (plus default)
[12:17:32.547] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:17:32.547] <TB0>     INFO:     run 1 of 1
[12:17:32.547] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:17:32.889] <TB0>     INFO: Expecting 2096640 events.
[12:18:12.289] <TB0>     INFO: 1143104 events read in total (38683ms).
[12:18:46.191] <TB0>     INFO: 2096640 events read in total (72586ms).
[12:18:46.217] <TB0>     INFO: Test took 73670ms.
[12:18:46.261] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:18:46.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:18:47.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:18:48.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:18:49.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:18:50.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:18:51.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:18:52.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:18:53.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:18:55.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:18:56.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:18:57.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:18:58.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:18:59.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:19:00.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:19:01.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:19:02.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:19:03.335] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223313920
[12:19:03.418] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.076215 .. 46.999990
[12:19:03.492] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[12:19:03.502] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:19:03.502] <TB0>     INFO:     run 1 of 1
[12:19:03.502] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:19:03.845] <TB0>     INFO: Expecting 1597440 events.
[12:19:44.192] <TB0>     INFO: 1122040 events read in total (39632ms).
[12:20:00.574] <TB0>     INFO: 1597440 events read in total (56014ms).
[12:20:00.589] <TB0>     INFO: Test took 57087ms.
[12:20:00.625] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:20:00.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:20:01.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:20:02.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:20:03.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:20:04.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:20:05.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:20:06.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:20:07.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:20:08.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:20:09.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:20:10.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:20:11.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:20:12.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:20:13.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:20:14.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:20:15.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:20:16.455] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223293440
[12:20:16.536] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.320629 .. 45.274212
[12:20:16.612] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:20:16.623] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:20:16.623] <TB0>     INFO:     run 1 of 1
[12:20:16.623] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:20:16.971] <TB0>     INFO: Expecting 1464320 events.
[12:20:56.459] <TB0>     INFO: 1104856 events read in total (38773ms).
[12:21:09.392] <TB0>     INFO: 1464320 events read in total (51706ms).
[12:21:09.405] <TB0>     INFO: Test took 52783ms.
[12:21:09.439] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:21:09.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:21:10.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:21:11.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:21:12.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:21:13.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:21:14.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:21:15.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:21:16.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:21:17.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:21:18.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:21:19.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:21:20.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:21:21.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:21:22.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:21:23.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:21:24.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:21:25.712] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222507008
[12:21:25.794] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.697781 .. 44.474866
[12:21:25.870] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 54 (-1/-1) hits flags = 528 (plus default)
[12:21:25.880] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:21:25.880] <TB0>     INFO:     run 1 of 1
[12:21:25.880] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:21:26.222] <TB0>     INFO: Expecting 1364480 events.
[12:22:05.551] <TB0>     INFO: 1100288 events read in total (38613ms).
[12:22:15.181] <TB0>     INFO: 1364480 events read in total (48244ms).
[12:22:15.194] <TB0>     INFO: Test took 49314ms.
[12:22:15.228] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:22:15.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:22:16.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:22:17.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:22:18.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:22:19.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:22:20.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:22:21.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:22:22.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:22:22.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:22:23.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:22:24.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:22:25.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:22:26.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:22:27.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:22:28.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:22:29.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:22:30.678] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 316526592
[12:22:30.761] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:22:30.761] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:22:30.771] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:22:30.771] <TB0>     INFO:     run 1 of 1
[12:22:30.771] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:22:31.115] <TB0>     INFO: Expecting 1364480 events.
[12:23:11.449] <TB0>     INFO: 1074200 events read in total (39619ms).
[12:23:22.424] <TB0>     INFO: 1364480 events read in total (50594ms).
[12:23:22.438] <TB0>     INFO: Test took 51667ms.
[12:23:22.477] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:23:22.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:23:23.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:23:24.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:23:25.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:23:26.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:23:27.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:23:28.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:23:29.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:23:30.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:23:31.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:23:32.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:23:33.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:23:34.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:23:35.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:23:36.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:23:37.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:23:38.882] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359571456
[12:23:38.917] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C0.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C1.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C2.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C3.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C4.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C5.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C6.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C7.dat
[12:23:38.918] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C8.dat
[12:23:38.919] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C9.dat
[12:23:38.919] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C10.dat
[12:23:38.919] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C11.dat
[12:23:38.919] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C12.dat
[12:23:38.919] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C13.dat
[12:23:38.919] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C14.dat
[12:23:38.919] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C15.dat
[12:23:38.920] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C0.dat
[12:23:38.927] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C1.dat
[12:23:38.934] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C2.dat
[12:23:38.941] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C3.dat
[12:23:38.948] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C4.dat
[12:23:38.954] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C5.dat
[12:23:38.961] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C6.dat
[12:23:38.968] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C7.dat
[12:23:38.975] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C8.dat
[12:23:38.981] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C9.dat
[12:23:38.988] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C10.dat
[12:23:38.995] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C11.dat
[12:23:38.002] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C12.dat
[12:23:39.008] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C13.dat
[12:23:39.015] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C14.dat
[12:23:39.022] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C15.dat
[12:23:39.029] <TB0>     INFO: PixTestTrim::trimTest() done
[12:23:39.029] <TB0>     INFO: vtrim:     105 132 115  99 105  93 105 116 112  95 100 107 104 101 100 115 
[12:23:39.029] <TB0>     INFO: vthrcomp:   79 102  87  90  97  94  89  90  92  86  90  96  98  99  90  98 
[12:23:39.029] <TB0>     INFO: vcal mean:  34.92  34.92  34.94  34.96  34.90  34.93  34.92  35.00  34.95  34.96  34.99  34.97  34.99  34.90  34.97  34.92 
[12:23:39.029] <TB0>     INFO: vcal RMS:    0.76   0.87   0.81   0.80   0.85   0.79   0.77   0.84   0.77   0.80   0.78   0.84   0.83   0.82   0.84   0.84 
[12:23:39.029] <TB0>     INFO: bits mean:   9.28   9.33   9.72   8.97   9.72   9.71   9.68   9.79   9.71  10.25   8.81   9.96  10.13   9.65   9.45  10.05 
[12:23:39.029] <TB0>     INFO: bits RMS:    2.50   2.62   2.57   2.72   2.59   2.56   2.43   2.37   2.50   2.50   2.66   2.56   2.48   2.88   2.43   2.65 
[12:23:39.041] <TB0>     INFO:    ----------------------------------------------------------------------
[12:23:39.041] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:23:39.041] <TB0>     INFO:    ----------------------------------------------------------------------
[12:23:39.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:23:39.044] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:23:39.055] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:23:39.055] <TB0>     INFO:     run 1 of 1
[12:23:39.055] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:23:39.399] <TB0>     INFO: Expecting 4160000 events.
[12:24:25.995] <TB0>     INFO: 1122425 events read in total (45881ms).
[12:25:10.841] <TB0>     INFO: 2233800 events read in total (90727ms).
[12:25:56.640] <TB0>     INFO: 3334595 events read in total (136526ms).
[12:26:30.913] <TB0>     INFO: 4160000 events read in total (170799ms).
[12:26:30.969] <TB0>     INFO: Test took 171914ms.
[12:26:31.100] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:31.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:26:33.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:26:35.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:26:36.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:26:38.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:26:40.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:26:42.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:26:44.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:26:46.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:26:48.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:26:50.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:26:52.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:26:53.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:26:55.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:26:57.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:26:59.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:27:01.427] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414158848
[12:27:01.428] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:27:01.501] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:27:01.502] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[12:27:01.514] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:27:01.514] <TB0>     INFO:     run 1 of 1
[12:27:01.514] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:27:01.857] <TB0>     INFO: Expecting 3452800 events.
[12:27:49.915] <TB0>     INFO: 1185865 events read in total (47343ms).
[12:28:35.142] <TB0>     INFO: 2353610 events read in total (92570ms).
[12:29:20.024] <TB0>     INFO: 3452800 events read in total (137453ms).
[12:29:20.070] <TB0>     INFO: Test took 138557ms.
[12:29:20.165] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:29:20.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:29:22.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:29:23.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:29:25.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:29:27.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:29:29.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:29:30.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:29:32.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:29:34.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:29:36.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:29:38.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:29:39.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:29:41.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:29:43.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:29:45.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:29:46.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:29:48.731] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414371840
[12:29:48.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:29:48.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:29:48.805] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[12:29:48.815] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:29:48.815] <TB0>     INFO:     run 1 of 1
[12:29:48.815] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:29:49.159] <TB0>     INFO: Expecting 3224000 events.
[12:30:38.404] <TB0>     INFO: 1234340 events read in total (48531ms).
[12:31:26.127] <TB0>     INFO: 2445285 events read in total (96254ms).
[12:31:56.028] <TB0>     INFO: 3224000 events read in total (126156ms).
[12:31:56.069] <TB0>     INFO: Test took 127255ms.
[12:31:56.150] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:56.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:57.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:59.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:32:01.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:32:02.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:32:04.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:32:06.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:32:07.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:32:09.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:32:11.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:32:12.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:32:14.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:32:15.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:32:17.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:32:19.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:32:20.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:32:22.430] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414371840
[12:32:22.431] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:32:22.504] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:32:22.504] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[12:32:22.514] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:32:22.514] <TB0>     INFO:     run 1 of 1
[12:32:22.514] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:32:22.856] <TB0>     INFO: Expecting 3203200 events.
[12:33:12.215] <TB0>     INFO: 1239050 events read in total (48644ms).
[12:34:00.520] <TB0>     INFO: 2453935 events read in total (96949ms).
[12:34:30.886] <TB0>     INFO: 3203200 events read in total (127316ms).
[12:34:30.928] <TB0>     INFO: Test took 128414ms.
[12:34:31.011] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:31.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:34:32.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:34.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:36.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:37.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:39.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:41.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:42.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:44.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:46.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:47.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:49.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:51.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:53.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:54.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:56.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:58.020] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414371840
[12:34:58.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:34:58.096] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:34:58.096] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[12:34:58.107] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:34:58.107] <TB0>     INFO:     run 1 of 1
[12:34:58.107] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:34:58.451] <TB0>     INFO: Expecting 3203200 events.
[12:35:48.423] <TB0>     INFO: 1238765 events read in total (49257ms).
[12:36:34.981] <TB0>     INFO: 2453025 events read in total (95815ms).
[12:37:05.049] <TB0>     INFO: 3203200 events read in total (125884ms).
[12:37:05.099] <TB0>     INFO: Test took 126992ms.
[12:37:05.190] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:37:05.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:37:07.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:37:08.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:37:10.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:37:12.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:37:13.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:37:15.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:37:17.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:37:18.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:37:20.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:37:21.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:37:23.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:37:25.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:37:26.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:37:28.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:37:30.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:37:31.720] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414371840
[12:37:31.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.08077, thr difference RMS: 1.20508
[12:37:31.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.80399, thr difference RMS: 1.27508
[12:37:31.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.38504, thr difference RMS: 1.37645
[12:37:31.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.01661, thr difference RMS: 1.37265
[12:37:31.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.60257, thr difference RMS: 1.53602
[12:37:31.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.36517, thr difference RMS: 1.33994
[12:37:31.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.75837, thr difference RMS: 1.39065
[12:37:31.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.26915, thr difference RMS: 1.74616
[12:37:31.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.48607, thr difference RMS: 1.3711
[12:37:31.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.87891, thr difference RMS: 1.42513
[12:37:31.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.63094, thr difference RMS: 1.31117
[12:37:31.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.91536, thr difference RMS: 1.64128
[12:37:31.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.8415, thr difference RMS: 1.71378
[12:37:31.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.06891, thr difference RMS: 1.56416
[12:37:31.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.33965, thr difference RMS: 1.63626
[12:37:31.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.40761, thr difference RMS: 1.49193
[12:37:31.724] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.088, thr difference RMS: 1.19886
[12:37:31.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.56739, thr difference RMS: 1.23147
[12:37:31.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.27438, thr difference RMS: 1.3654
[12:37:31.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.98951, thr difference RMS: 1.38314
[12:37:31.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.63039, thr difference RMS: 1.55446
[12:37:31.725] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.42842, thr difference RMS: 1.3206
[12:37:31.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.80016, thr difference RMS: 1.3801
[12:37:31.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.21199, thr difference RMS: 1.70769
[12:37:31.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.45101, thr difference RMS: 1.37068
[12:37:31.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.86248, thr difference RMS: 1.42859
[12:37:31.726] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.65259, thr difference RMS: 1.315
[12:37:31.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.90641, thr difference RMS: 1.63689
[12:37:31.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.81839, thr difference RMS: 1.71053
[12:37:31.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.09266, thr difference RMS: 1.55939
[12:37:31.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.31433, thr difference RMS: 1.66738
[12:37:31.727] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.37185, thr difference RMS: 1.49967
[12:37:31.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.12139, thr difference RMS: 1.19407
[12:37:31.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.48463, thr difference RMS: 1.24026
[12:37:31.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.1946, thr difference RMS: 1.37658
[12:37:31.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.09396, thr difference RMS: 1.36182
[12:37:31.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.81299, thr difference RMS: 1.54713
[12:37:31.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.54832, thr difference RMS: 1.32834
[12:37:31.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.92631, thr difference RMS: 1.37004
[12:37:31.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.32726, thr difference RMS: 1.71079
[12:37:31.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.391, thr difference RMS: 1.37278
[12:37:31.729] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.92623, thr difference RMS: 1.40561
[12:37:31.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.67563, thr difference RMS: 1.31568
[12:37:31.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.99739, thr difference RMS: 1.63081
[12:37:31.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.91605, thr difference RMS: 1.70014
[12:37:31.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.11009, thr difference RMS: 1.54844
[12:37:31.730] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.49038, thr difference RMS: 1.64925
[12:37:31.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.3915, thr difference RMS: 1.49006
[12:37:31.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.1452, thr difference RMS: 1.19493
[12:37:31.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.49523, thr difference RMS: 1.22513
[12:37:31.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.25266, thr difference RMS: 1.35868
[12:37:31.731] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.201, thr difference RMS: 1.37151
[12:37:31.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.97066, thr difference RMS: 1.51258
[12:37:31.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.63234, thr difference RMS: 1.32355
[12:37:31.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.1161, thr difference RMS: 1.38201
[12:37:31.732] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.44138, thr difference RMS: 1.72023
[12:37:31.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.43897, thr difference RMS: 1.36474
[12:37:31.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.01848, thr difference RMS: 1.40043
[12:37:31.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.73419, thr difference RMS: 1.29888
[12:37:31.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.06629, thr difference RMS: 1.63647
[12:37:31.733] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.11372, thr difference RMS: 1.70376
[12:37:31.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.11259, thr difference RMS: 1.53411
[12:37:31.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.61771, thr difference RMS: 1.65586
[12:37:31.734] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.3852, thr difference RMS: 1.48297
[12:37:31.854] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[12:37:31.859] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1964 seconds
[12:37:31.859] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:37:32.570] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:37:32.570] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:37:32.573] <TB0>     INFO: ######################################################################
[12:37:32.573] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[12:37:32.574] <TB0>     INFO: ######################################################################
[12:37:32.574] <TB0>     INFO:    ----------------------------------------------------------------------
[12:37:32.574] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:37:32.574] <TB0>     INFO:    ----------------------------------------------------------------------
[12:37:32.574] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:37:32.584] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:37:32.584] <TB0>     INFO:     run 1 of 1
[12:37:32.584] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:37:32.935] <TB0>     INFO: Expecting 59072000 events.
[12:38:01.930] <TB0>     INFO: 1072800 events read in total (28280ms).
[12:38:30.277] <TB0>     INFO: 2141200 events read in total (56627ms).
[12:38:58.624] <TB0>     INFO: 3209200 events read in total (84974ms).
[12:39:26.895] <TB0>     INFO: 4281000 events read in total (113245ms).
[12:39:55.185] <TB0>     INFO: 5349000 events read in total (141535ms).
[12:40:23.548] <TB0>     INFO: 6417800 events read in total (169898ms).
[12:40:51.816] <TB0>     INFO: 7489800 events read in total (198166ms).
[12:41:20.121] <TB0>     INFO: 8558600 events read in total (226471ms).
[12:41:48.555] <TB0>     INFO: 9626400 events read in total (254905ms).
[12:42:16.966] <TB0>     INFO: 10696800 events read in total (283316ms).
[12:42:45.391] <TB0>     INFO: 11767000 events read in total (311741ms).
[12:43:13.767] <TB0>     INFO: 12835400 events read in total (340117ms).
[12:43:42.154] <TB0>     INFO: 13905000 events read in total (368504ms).
[12:44:10.454] <TB0>     INFO: 14975400 events read in total (396804ms).
[12:44:38.837] <TB0>     INFO: 16043600 events read in total (425187ms).
[12:45:07.234] <TB0>     INFO: 17113000 events read in total (453584ms).
[12:45:38.268] <TB0>     INFO: 18184200 events read in total (484618ms).
[12:46:06.560] <TB0>     INFO: 19252400 events read in total (512910ms).
[12:46:34.988] <TB0>     INFO: 20320200 events read in total (541338ms).
[12:47:03.379] <TB0>     INFO: 21392000 events read in total (569729ms).
[12:47:31.827] <TB0>     INFO: 22460800 events read in total (598177ms).
[12:48:00.232] <TB0>     INFO: 23529200 events read in total (626582ms).
[12:48:28.615] <TB0>     INFO: 24600800 events read in total (654965ms).
[12:48:57.193] <TB0>     INFO: 25669200 events read in total (683543ms).
[12:49:25.569] <TB0>     INFO: 26737200 events read in total (711919ms).
[12:49:53.993] <TB0>     INFO: 27808400 events read in total (740343ms).
[12:50:22.356] <TB0>     INFO: 28878000 events read in total (768706ms).
[12:50:50.662] <TB0>     INFO: 29946400 events read in total (797012ms).
[12:51:19.019] <TB0>     INFO: 31015400 events read in total (825369ms).
[12:51:47.509] <TB0>     INFO: 32086000 events read in total (853859ms).
[12:52:15.965] <TB0>     INFO: 33154200 events read in total (882315ms).
[12:52:44.463] <TB0>     INFO: 34223000 events read in total (910813ms).
[12:53:12.836] <TB0>     INFO: 35294400 events read in total (939186ms).
[12:53:41.188] <TB0>     INFO: 36362200 events read in total (967538ms).
[12:54:09.726] <TB0>     INFO: 37430000 events read in total (996076ms).
[12:54:38.117] <TB0>     INFO: 38500200 events read in total (1024467ms).
[12:55:06.479] <TB0>     INFO: 39570400 events read in total (1052829ms).
[12:55:34.911] <TB0>     INFO: 40638800 events read in total (1081261ms).
[12:56:03.430] <TB0>     INFO: 41708000 events read in total (1109780ms).
[12:56:31.860] <TB0>     INFO: 42778600 events read in total (1138210ms).
[12:57:00.231] <TB0>     INFO: 43846600 events read in total (1166581ms).
[12:57:28.553] <TB0>     INFO: 44914400 events read in total (1194903ms).
[12:57:56.856] <TB0>     INFO: 45985800 events read in total (1223206ms).
[12:58:25.265] <TB0>     INFO: 47054000 events read in total (1251615ms).
[12:58:53.599] <TB0>     INFO: 48121600 events read in total (1279949ms).
[12:59:22.018] <TB0>     INFO: 49189800 events read in total (1308369ms).
[12:59:50.432] <TB0>     INFO: 50260800 events read in total (1336782ms).
[13:00:18.742] <TB0>     INFO: 51328600 events read in total (1365092ms).
[13:00:47.133] <TB0>     INFO: 52396400 events read in total (1393483ms).
[13:01:15.527] <TB0>     INFO: 53465600 events read in total (1421877ms).
[13:01:43.860] <TB0>     INFO: 54536200 events read in total (1450210ms).
[13:02:12.319] <TB0>     INFO: 55604000 events read in total (1478669ms).
[13:02:40.709] <TB0>     INFO: 56671400 events read in total (1507059ms).
[13:03:08.896] <TB0>     INFO: 57741200 events read in total (1535246ms).
[13:03:36.895] <TB0>     INFO: 58811400 events read in total (1563245ms).
[13:03:44.213] <TB0>     INFO: 59072000 events read in total (1570563ms).
[13:03:44.233] <TB0>     INFO: Test took 1571649ms.
[13:03:44.299] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:44.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:44.432] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:45.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:45.647] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:46.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:46.871] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:48.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:03:48.096] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:49.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:03:49.324] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:50.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:03:50.558] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:51.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:03:51.788] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:52.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:03:52.985] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:54.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:03:54.215] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:55.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:03:55.417] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:56.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:03:56.632] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:57.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:03:57.847] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:59.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:03:59.089] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:00.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:04:00.319] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:01.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:04:01.517] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:02.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:04:02.736] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:04.015] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428441600
[13:04:04.043] <TB0>     INFO: PixTestScurves::scurves() done 
[13:04:04.044] <TB0>     INFO: Vcal mean:  35.06  35.04  35.04  35.02  35.04  35.01  35.08  35.08  35.09  35.06  35.05  35.06  35.05  35.05  35.11  35.00 
[13:04:04.044] <TB0>     INFO: Vcal RMS:    0.61   0.73   0.70   0.67   0.73   0.64   0.64   0.71   0.65   0.68   0.62   0.71   0.71   0.69   0.71   0.74 
[13:04:04.044] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:04:04.115] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:04:04.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:04:04.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:04:04.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:04:04.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:04:04.116] <TB0>     INFO: ######################################################################
[13:04:04.116] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:04:04.116] <TB0>     INFO: ######################################################################
[13:04:04.120] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:04:04.461] <TB0>     INFO: Expecting 41600 events.
[13:04:08.548] <TB0>     INFO: 41600 events read in total (3367ms).
[13:04:08.549] <TB0>     INFO: Test took 4429ms.
[13:04:08.557] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:08.557] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:04:08.557] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:04:08.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[13:04:08.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:04:08.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:04:08.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:04:08.904] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:04:09.252] <TB0>     INFO: Expecting 41600 events.
[13:04:13.402] <TB0>     INFO: 41600 events read in total (3435ms).
[13:04:13.403] <TB0>     INFO: Test took 4499ms.
[13:04:13.411] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:13.411] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:04:13.411] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:04:13.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.889
[13:04:13.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[13:04:13.415] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.479
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.137
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 181
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.547
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.713
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.782
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.806
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.497
[13:04:13.416] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.151
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 185
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.121
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 170
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.997
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.262
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.273
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [30 ,6] phvalue 172
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.127
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.611
[13:04:13.417] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 179
[13:04:13.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.735
[13:04:13.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[13:04:13.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:04:13.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:04:13.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:04:13.506] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:04:13.853] <TB0>     INFO: Expecting 41600 events.
[13:04:18.034] <TB0>     INFO: 41600 events read in total (3466ms).
[13:04:18.035] <TB0>     INFO: Test took 4529ms.
[13:04:18.043] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:18.043] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:04:18.043] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:04:18.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:04:18.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 11
[13:04:18.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4823
[13:04:18.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 83
[13:04:18.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7444
[13:04:18.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 70
[13:04:18.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7262
[13:04:18.048] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1352
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3587
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 75
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.5628
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 74
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.208
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 68
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.6555
[13:04:18.049] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 65
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4934
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 79
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1492
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,48] phvalue 59
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9102
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 74
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.8558
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 59
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9022
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 67
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.1663
[13:04:18.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,32] phvalue 90
[13:04:18.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8171
[13:04:18.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 68
[13:04:18.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.6884
[13:04:18.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 65
[13:04:18.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 0 0
[13:04:18.459] <TB0>     INFO: Expecting 2560 events.
[13:04:19.418] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:19.419] <TB0>     INFO: Test took 1367ms.
[13:04:19.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:19.419] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 1 1
[13:04:19.926] <TB0>     INFO: Expecting 2560 events.
[13:04:20.885] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:20.885] <TB0>     INFO: Test took 1466ms.
[13:04:20.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:20.886] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[13:04:21.393] <TB0>     INFO: Expecting 2560 events.
[13:04:22.352] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:22.353] <TB0>     INFO: Test took 1467ms.
[13:04:22.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:22.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[13:04:22.860] <TB0>     INFO: Expecting 2560 events.
[13:04:23.820] <TB0>     INFO: 2560 events read in total (245ms).
[13:04:23.820] <TB0>     INFO: Test took 1467ms.
[13:04:23.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:23.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 4 4
[13:04:24.328] <TB0>     INFO: Expecting 2560 events.
[13:04:25.287] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:25.288] <TB0>     INFO: Test took 1468ms.
[13:04:25.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:25.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 5 5
[13:04:25.796] <TB0>     INFO: Expecting 2560 events.
[13:04:26.755] <TB0>     INFO: 2560 events read in total (245ms).
[13:04:26.756] <TB0>     INFO: Test took 1468ms.
[13:04:26.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:26.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 6 6
[13:04:27.263] <TB0>     INFO: Expecting 2560 events.
[13:04:28.222] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:28.223] <TB0>     INFO: Test took 1467ms.
[13:04:28.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:28.225] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[13:04:28.730] <TB0>     INFO: Expecting 2560 events.
[13:04:29.691] <TB0>     INFO: 2560 events read in total (246ms).
[13:04:29.691] <TB0>     INFO: Test took 1466ms.
[13:04:29.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:29.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 8 8
[13:04:30.199] <TB0>     INFO: Expecting 2560 events.
[13:04:31.173] <TB0>     INFO: 2560 events read in total (259ms).
[13:04:31.174] <TB0>     INFO: Test took 1482ms.
[13:04:31.174] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:31.174] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 48, 9 9
[13:04:31.681] <TB0>     INFO: Expecting 2560 events.
[13:04:32.640] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:32.641] <TB0>     INFO: Test took 1467ms.
[13:04:32.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:32.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 10 10
[13:04:33.148] <TB0>     INFO: Expecting 2560 events.
[13:04:34.108] <TB0>     INFO: 2560 events read in total (245ms).
[13:04:34.108] <TB0>     INFO: Test took 1467ms.
[13:04:34.108] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:34.109] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 11 11
[13:04:34.616] <TB0>     INFO: Expecting 2560 events.
[13:04:35.575] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:35.575] <TB0>     INFO: Test took 1466ms.
[13:04:35.575] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:35.576] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 12 12
[13:04:36.085] <TB0>     INFO: Expecting 2560 events.
[13:04:37.044] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:37.044] <TB0>     INFO: Test took 1468ms.
[13:04:37.045] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:37.045] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 32, 13 13
[13:04:37.552] <TB0>     INFO: Expecting 2560 events.
[13:04:38.512] <TB0>     INFO: 2560 events read in total (245ms).
[13:04:38.513] <TB0>     INFO: Test took 1468ms.
[13:04:38.514] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:38.515] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[13:04:39.021] <TB0>     INFO: Expecting 2560 events.
[13:04:39.980] <TB0>     INFO: 2560 events read in total (244ms).
[13:04:39.980] <TB0>     INFO: Test took 1465ms.
[13:04:39.981] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:39.981] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[13:04:40.488] <TB0>     INFO: Expecting 2560 events.
[13:04:41.448] <TB0>     INFO: 2560 events read in total (245ms).
[13:04:41.448] <TB0>     INFO: Test took 1467ms.
[13:04:41.448] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[13:04:41.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:04:41.453] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:04:41.958] <TB0>     INFO: Expecting 655360 events.
[13:04:53.818] <TB0>     INFO: 655360 events read in total (11145ms).
[13:04:53.829] <TB0>     INFO: Expecting 655360 events.
[13:05:05.544] <TB0>     INFO: 655360 events read in total (11146ms).
[13:05:05.559] <TB0>     INFO: Expecting 655360 events.
[13:05:17.294] <TB0>     INFO: 655360 events read in total (11170ms).
[13:05:17.313] <TB0>     INFO: Expecting 655360 events.
[13:05:29.028] <TB0>     INFO: 655360 events read in total (11152ms).
[13:05:29.052] <TB0>     INFO: Expecting 655360 events.
[13:05:40.764] <TB0>     INFO: 655360 events read in total (11154ms).
[13:05:40.792] <TB0>     INFO: Expecting 655360 events.
[13:05:52.518] <TB0>     INFO: 655360 events read in total (11174ms).
[13:05:52.551] <TB0>     INFO: Expecting 655360 events.
[13:06:04.225] <TB0>     INFO: 655360 events read in total (11126ms).
[13:06:04.263] <TB0>     INFO: Expecting 655360 events.
[13:06:15.925] <TB0>     INFO: 655360 events read in total (11126ms).
[13:06:15.966] <TB0>     INFO: Expecting 655360 events.
[13:06:27.682] <TB0>     INFO: 655360 events read in total (11177ms).
[13:06:27.729] <TB0>     INFO: Expecting 655360 events.
[13:06:39.467] <TB0>     INFO: 655360 events read in total (11210ms).
[13:06:39.518] <TB0>     INFO: Expecting 655360 events.
[13:06:51.219] <TB0>     INFO: 655360 events read in total (11174ms).
[13:06:51.272] <TB0>     INFO: Expecting 655360 events.
[13:07:03.014] <TB0>     INFO: 655360 events read in total (11213ms).
[13:07:03.074] <TB0>     INFO: Expecting 655360 events.
[13:07:14.766] <TB0>     INFO: 655360 events read in total (11165ms).
[13:07:14.831] <TB0>     INFO: Expecting 655360 events.
[13:07:26.506] <TB0>     INFO: 655360 events read in total (11148ms).
[13:07:26.574] <TB0>     INFO: Expecting 655360 events.
[13:07:38.298] <TB0>     INFO: 655360 events read in total (11198ms).
[13:07:38.369] <TB0>     INFO: Expecting 655360 events.
[13:07:50.084] <TB0>     INFO: 655360 events read in total (11189ms).
[13:07:50.158] <TB0>     INFO: Test took 188705ms.
[13:07:50.253] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:07:50.559] <TB0>     INFO: Expecting 655360 events.
[13:08:02.411] <TB0>     INFO: 655360 events read in total (11137ms).
[13:08:02.422] <TB0>     INFO: Expecting 655360 events.
[13:08:14.079] <TB0>     INFO: 655360 events read in total (11094ms).
[13:08:14.094] <TB0>     INFO: Expecting 655360 events.
[13:08:25.806] <TB0>     INFO: 655360 events read in total (11145ms).
[13:08:25.826] <TB0>     INFO: Expecting 655360 events.
[13:08:37.517] <TB0>     INFO: 655360 events read in total (11130ms).
[13:08:37.540] <TB0>     INFO: Expecting 655360 events.
[13:08:49.175] <TB0>     INFO: 655360 events read in total (11083ms).
[13:08:49.206] <TB0>     INFO: Expecting 655360 events.
[13:09:00.861] <TB0>     INFO: 655360 events read in total (11107ms).
[13:09:00.895] <TB0>     INFO: Expecting 655360 events.
[13:09:12.548] <TB0>     INFO: 655360 events read in total (11107ms).
[13:09:12.584] <TB0>     INFO: Expecting 655360 events.
[13:09:24.213] <TB0>     INFO: 655360 events read in total (11083ms).
[13:09:24.253] <TB0>     INFO: Expecting 655360 events.
[13:09:35.931] <TB0>     INFO: 655360 events read in total (11138ms).
[13:09:35.977] <TB0>     INFO: Expecting 655360 events.
[13:09:47.680] <TB0>     INFO: 655360 events read in total (11169ms).
[13:09:47.729] <TB0>     INFO: Expecting 655360 events.
[13:09:59.423] <TB0>     INFO: 655360 events read in total (11161ms).
[13:09:59.479] <TB0>     INFO: Expecting 655360 events.
[13:10:11.171] <TB0>     INFO: 655360 events read in total (11165ms).
[13:10:11.229] <TB0>     INFO: Expecting 655360 events.
[13:10:22.885] <TB0>     INFO: 655360 events read in total (11129ms).
[13:10:22.947] <TB0>     INFO: Expecting 655360 events.
[13:10:34.689] <TB0>     INFO: 655360 events read in total (11213ms).
[13:10:34.755] <TB0>     INFO: Expecting 655360 events.
[13:10:46.420] <TB0>     INFO: 655360 events read in total (11138ms).
[13:10:46.493] <TB0>     INFO: Expecting 655360 events.
[13:10:58.200] <TB0>     INFO: 655360 events read in total (11180ms).
[13:10:58.274] <TB0>     INFO: Test took 188021ms.
[13:10:58.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:10:58.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:10:58.450] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:10:58.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:10:58.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:10:58.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:10:58.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:10:58.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:10:58.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:10:58.453] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:10:58.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:10:58.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:10:58.454] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:10:58.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:10:58.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:10:58.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:10:58.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:10:58.456] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.463] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.470] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.477] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.483] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.490] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:10:58.497] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:10:58.504] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:10:58.511] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:10:58.518] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[13:10:58.525] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[13:10:58.532] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[13:10:58.538] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[13:10:58.546] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.552] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.560] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:10:58.566] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.573] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.580] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.587] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.594] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.601] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.608] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:10:58.615] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.621] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.628] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:10:58.635] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:10:58.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:10:58.669] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C0.dat
[13:10:58.669] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C1.dat
[13:10:58.669] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C2.dat
[13:10:58.669] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C3.dat
[13:10:58.669] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C4.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C5.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C6.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C7.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C8.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C9.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C10.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C11.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C12.dat
[13:10:58.670] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C13.dat
[13:10:58.671] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C14.dat
[13:10:58.671] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C15.dat
[13:10:59.017] <TB0>     INFO: Expecting 41600 events.
[13:11:02.879] <TB0>     INFO: 41600 events read in total (3147ms).
[13:11:02.879] <TB0>     INFO: Test took 4205ms.
[13:11:03.527] <TB0>     INFO: Expecting 41600 events.
[13:11:07.381] <TB0>     INFO: 41600 events read in total (3139ms).
[13:11:07.381] <TB0>     INFO: Test took 4197ms.
[13:11:08.033] <TB0>     INFO: Expecting 41600 events.
[13:11:11.885] <TB0>     INFO: 41600 events read in total (3136ms).
[13:11:11.885] <TB0>     INFO: Test took 4199ms.
[13:11:12.193] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:12.326] <TB0>     INFO: Expecting 2560 events.
[13:11:13.284] <TB0>     INFO: 2560 events read in total (243ms).
[13:11:13.284] <TB0>     INFO: Test took 1092ms.
[13:11:13.286] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:13.793] <TB0>     INFO: Expecting 2560 events.
[13:11:14.754] <TB0>     INFO: 2560 events read in total (246ms).
[13:11:14.754] <TB0>     INFO: Test took 1468ms.
[13:11:14.758] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:15.262] <TB0>     INFO: Expecting 2560 events.
[13:11:16.223] <TB0>     INFO: 2560 events read in total (246ms).
[13:11:16.223] <TB0>     INFO: Test took 1465ms.
[13:11:16.226] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:16.732] <TB0>     INFO: Expecting 2560 events.
[13:11:17.691] <TB0>     INFO: 2560 events read in total (244ms).
[13:11:17.692] <TB0>     INFO: Test took 1467ms.
[13:11:17.694] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:18.200] <TB0>     INFO: Expecting 2560 events.
[13:11:19.160] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:19.161] <TB0>     INFO: Test took 1467ms.
[13:11:19.163] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:19.671] <TB0>     INFO: Expecting 2560 events.
[13:11:20.628] <TB0>     INFO: 2560 events read in total (242ms).
[13:11:20.629] <TB0>     INFO: Test took 1466ms.
[13:11:20.630] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:21.138] <TB0>     INFO: Expecting 2560 events.
[13:11:22.097] <TB0>     INFO: 2560 events read in total (244ms).
[13:11:22.098] <TB0>     INFO: Test took 1468ms.
[13:11:22.100] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:22.606] <TB0>     INFO: Expecting 2560 events.
[13:11:23.573] <TB0>     INFO: 2560 events read in total (252ms).
[13:11:23.574] <TB0>     INFO: Test took 1474ms.
[13:11:23.576] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:24.082] <TB0>     INFO: Expecting 2560 events.
[13:11:25.041] <TB0>     INFO: 2560 events read in total (244ms).
[13:11:25.042] <TB0>     INFO: Test took 1467ms.
[13:11:25.045] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:25.550] <TB0>     INFO: Expecting 2560 events.
[13:11:26.510] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:26.511] <TB0>     INFO: Test took 1466ms.
[13:11:26.513] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:27.019] <TB0>     INFO: Expecting 2560 events.
[13:11:27.979] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:27.979] <TB0>     INFO: Test took 1466ms.
[13:11:27.982] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:28.488] <TB0>     INFO: Expecting 2560 events.
[13:11:29.448] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:29.449] <TB0>     INFO: Test took 1467ms.
[13:11:29.453] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:29.957] <TB0>     INFO: Expecting 2560 events.
[13:11:30.916] <TB0>     INFO: 2560 events read in total (244ms).
[13:11:30.917] <TB0>     INFO: Test took 1465ms.
[13:11:30.919] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:31.426] <TB0>     INFO: Expecting 2560 events.
[13:11:32.386] <TB0>     INFO: 2560 events read in total (246ms).
[13:11:32.387] <TB0>     INFO: Test took 1468ms.
[13:11:32.390] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:32.895] <TB0>     INFO: Expecting 2560 events.
[13:11:33.853] <TB0>     INFO: 2560 events read in total (243ms).
[13:11:33.853] <TB0>     INFO: Test took 1463ms.
[13:11:33.855] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:34.362] <TB0>     INFO: Expecting 2560 events.
[13:11:35.321] <TB0>     INFO: 2560 events read in total (244ms).
[13:11:35.322] <TB0>     INFO: Test took 1467ms.
[13:11:35.324] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:35.831] <TB0>     INFO: Expecting 2560 events.
[13:11:36.790] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:36.792] <TB0>     INFO: Test took 1468ms.
[13:11:36.795] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:37.299] <TB0>     INFO: Expecting 2560 events.
[13:11:38.256] <TB0>     INFO: 2560 events read in total (242ms).
[13:11:38.257] <TB0>     INFO: Test took 1462ms.
[13:11:38.259] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:38.765] <TB0>     INFO: Expecting 2560 events.
[13:11:39.725] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:39.726] <TB0>     INFO: Test took 1467ms.
[13:11:39.729] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:40.234] <TB0>     INFO: Expecting 2560 events.
[13:11:41.194] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:41.194] <TB0>     INFO: Test took 1465ms.
[13:11:41.197] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:41.703] <TB0>     INFO: Expecting 2560 events.
[13:11:42.663] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:42.663] <TB0>     INFO: Test took 1467ms.
[13:11:42.665] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:43.172] <TB0>     INFO: Expecting 2560 events.
[13:11:44.132] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:44.133] <TB0>     INFO: Test took 1469ms.
[13:11:44.136] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:44.641] <TB0>     INFO: Expecting 2560 events.
[13:11:45.601] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:45.601] <TB0>     INFO: Test took 1465ms.
[13:11:45.604] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:46.110] <TB0>     INFO: Expecting 2560 events.
[13:11:47.070] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:47.070] <TB0>     INFO: Test took 1467ms.
[13:11:47.072] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:47.578] <TB0>     INFO: Expecting 2560 events.
[13:11:48.541] <TB0>     INFO: 2560 events read in total (244ms).
[13:11:48.541] <TB0>     INFO: Test took 1469ms.
[13:11:48.544] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:49.050] <TB0>     INFO: Expecting 2560 events.
[13:11:50.012] <TB0>     INFO: 2560 events read in total (247ms).
[13:11:50.012] <TB0>     INFO: Test took 1469ms.
[13:11:50.014] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:50.521] <TB0>     INFO: Expecting 2560 events.
[13:11:51.481] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:51.481] <TB0>     INFO: Test took 1467ms.
[13:11:51.484] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:51.990] <TB0>     INFO: Expecting 2560 events.
[13:11:52.949] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:52.949] <TB0>     INFO: Test took 1466ms.
[13:11:52.951] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:53.457] <TB0>     INFO: Expecting 2560 events.
[13:11:54.418] <TB0>     INFO: 2560 events read in total (246ms).
[13:11:54.418] <TB0>     INFO: Test took 1467ms.
[13:11:54.420] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:54.929] <TB0>     INFO: Expecting 2560 events.
[13:11:55.889] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:55.889] <TB0>     INFO: Test took 1469ms.
[13:11:55.892] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:56.401] <TB0>     INFO: Expecting 2560 events.
[13:11:57.360] <TB0>     INFO: 2560 events read in total (245ms).
[13:11:57.361] <TB0>     INFO: Test took 1470ms.
[13:11:57.363] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:57.869] <TB0>     INFO: Expecting 2560 events.
[13:11:58.828] <TB0>     INFO: 2560 events read in total (244ms).
[13:11:58.828] <TB0>     INFO: Test took 1465ms.
[13:11:59.850] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[13:11:59.850] <TB0>     INFO: PH scale (per ROC):    83  67  76  71  77  83  80  75  85  83  77  83  81  81  81  79
[13:11:59.850] <TB0>     INFO: PH offset (per ROC):  162 182 172 173 176 172 177 181 165 181 175 181 176 157 176 178
[13:12:00.024] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:12:00.027] <TB0>     INFO: ######################################################################
[13:12:00.027] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:12:00.027] <TB0>     INFO: ######################################################################
[13:12:00.027] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:12:00.039] <TB0>     INFO: scanning low vcal = 10
[13:12:00.383] <TB0>     INFO: Expecting 41600 events.
[13:12:04.119] <TB0>     INFO: 41600 events read in total (3021ms).
[13:12:04.119] <TB0>     INFO: Test took 4080ms.
[13:12:04.121] <TB0>     INFO: scanning low vcal = 20
[13:12:04.627] <TB0>     INFO: Expecting 41600 events.
[13:12:08.354] <TB0>     INFO: 41600 events read in total (3013ms).
[13:12:08.355] <TB0>     INFO: Test took 4234ms.
[13:12:08.356] <TB0>     INFO: scanning low vcal = 30
[13:12:08.872] <TB0>     INFO: Expecting 41600 events.
[13:12:12.614] <TB0>     INFO: 41600 events read in total (3027ms).
[13:12:12.615] <TB0>     INFO: Test took 4259ms.
[13:12:12.617] <TB0>     INFO: scanning low vcal = 40
[13:12:13.118] <TB0>     INFO: Expecting 41600 events.
[13:12:17.382] <TB0>     INFO: 41600 events read in total (3549ms).
[13:12:17.383] <TB0>     INFO: Test took 4766ms.
[13:12:17.386] <TB0>     INFO: scanning low vcal = 50
[13:12:17.806] <TB0>     INFO: Expecting 41600 events.
[13:12:22.070] <TB0>     INFO: 41600 events read in total (3549ms).
[13:12:22.071] <TB0>     INFO: Test took 4685ms.
[13:12:22.074] <TB0>     INFO: scanning low vcal = 60
[13:12:22.498] <TB0>     INFO: Expecting 41600 events.
[13:12:26.781] <TB0>     INFO: 41600 events read in total (3568ms).
[13:12:26.781] <TB0>     INFO: Test took 4707ms.
[13:12:26.784] <TB0>     INFO: scanning low vcal = 70
[13:12:27.207] <TB0>     INFO: Expecting 41600 events.
[13:12:31.491] <TB0>     INFO: 41600 events read in total (3569ms).
[13:12:31.492] <TB0>     INFO: Test took 4708ms.
[13:12:31.495] <TB0>     INFO: scanning low vcal = 80
[13:12:31.918] <TB0>     INFO: Expecting 41600 events.
[13:12:36.210] <TB0>     INFO: 41600 events read in total (3577ms).
[13:12:36.211] <TB0>     INFO: Test took 4716ms.
[13:12:36.213] <TB0>     INFO: scanning low vcal = 90
[13:12:36.633] <TB0>     INFO: Expecting 41600 events.
[13:12:40.914] <TB0>     INFO: 41600 events read in total (3566ms).
[13:12:40.914] <TB0>     INFO: Test took 4700ms.
[13:12:40.918] <TB0>     INFO: scanning low vcal = 100
[13:12:41.341] <TB0>     INFO: Expecting 41600 events.
[13:12:45.753] <TB0>     INFO: 41600 events read in total (3697ms).
[13:12:45.753] <TB0>     INFO: Test took 4835ms.
[13:12:45.756] <TB0>     INFO: scanning low vcal = 110
[13:12:46.178] <TB0>     INFO: Expecting 41600 events.
[13:12:50.457] <TB0>     INFO: 41600 events read in total (3564ms).
[13:12:50.459] <TB0>     INFO: Test took 4703ms.
[13:12:50.462] <TB0>     INFO: scanning low vcal = 120
[13:12:50.884] <TB0>     INFO: Expecting 41600 events.
[13:12:55.160] <TB0>     INFO: 41600 events read in total (3561ms).
[13:12:55.161] <TB0>     INFO: Test took 4699ms.
[13:12:55.164] <TB0>     INFO: scanning low vcal = 130
[13:12:55.585] <TB0>     INFO: Expecting 41600 events.
[13:12:59.864] <TB0>     INFO: 41600 events read in total (3562ms).
[13:12:59.865] <TB0>     INFO: Test took 4701ms.
[13:12:59.867] <TB0>     INFO: scanning low vcal = 140
[13:13:00.290] <TB0>     INFO: Expecting 41600 events.
[13:13:04.580] <TB0>     INFO: 41600 events read in total (3575ms).
[13:13:04.582] <TB0>     INFO: Test took 4714ms.
[13:13:04.585] <TB0>     INFO: scanning low vcal = 150
[13:13:05.007] <TB0>     INFO: Expecting 41600 events.
[13:13:09.281] <TB0>     INFO: 41600 events read in total (3559ms).
[13:13:09.282] <TB0>     INFO: Test took 4697ms.
[13:13:09.284] <TB0>     INFO: scanning low vcal = 160
[13:13:09.706] <TB0>     INFO: Expecting 41600 events.
[13:13:13.977] <TB0>     INFO: 41600 events read in total (3556ms).
[13:13:13.977] <TB0>     INFO: Test took 4693ms.
[13:13:13.980] <TB0>     INFO: scanning low vcal = 170
[13:13:14.406] <TB0>     INFO: Expecting 41600 events.
[13:13:18.686] <TB0>     INFO: 41600 events read in total (3565ms).
[13:13:18.687] <TB0>     INFO: Test took 4707ms.
[13:13:18.691] <TB0>     INFO: scanning low vcal = 180
[13:13:19.116] <TB0>     INFO: Expecting 41600 events.
[13:13:23.392] <TB0>     INFO: 41600 events read in total (3561ms).
[13:13:23.392] <TB0>     INFO: Test took 4701ms.
[13:13:23.395] <TB0>     INFO: scanning low vcal = 190
[13:13:23.818] <TB0>     INFO: Expecting 41600 events.
[13:13:28.097] <TB0>     INFO: 41600 events read in total (3564ms).
[13:13:28.097] <TB0>     INFO: Test took 4702ms.
[13:13:28.100] <TB0>     INFO: scanning low vcal = 200
[13:13:28.525] <TB0>     INFO: Expecting 41600 events.
[13:13:32.816] <TB0>     INFO: 41600 events read in total (3576ms).
[13:13:32.817] <TB0>     INFO: Test took 4717ms.
[13:13:32.820] <TB0>     INFO: scanning low vcal = 210
[13:13:33.240] <TB0>     INFO: Expecting 41600 events.
[13:13:37.530] <TB0>     INFO: 41600 events read in total (3574ms).
[13:13:37.531] <TB0>     INFO: Test took 4711ms.
[13:13:37.534] <TB0>     INFO: scanning low vcal = 220
[13:13:37.956] <TB0>     INFO: Expecting 41600 events.
[13:13:42.176] <TB0>     INFO: 41600 events read in total (3506ms).
[13:13:42.177] <TB0>     INFO: Test took 4643ms.
[13:13:42.180] <TB0>     INFO: scanning low vcal = 230
[13:13:42.604] <TB0>     INFO: Expecting 41600 events.
[13:13:46.820] <TB0>     INFO: 41600 events read in total (3501ms).
[13:13:46.821] <TB0>     INFO: Test took 4641ms.
[13:13:46.824] <TB0>     INFO: scanning low vcal = 240
[13:13:47.249] <TB0>     INFO: Expecting 41600 events.
[13:13:51.473] <TB0>     INFO: 41600 events read in total (3509ms).
[13:13:51.474] <TB0>     INFO: Test took 4650ms.
[13:13:51.477] <TB0>     INFO: scanning low vcal = 250
[13:13:51.899] <TB0>     INFO: Expecting 41600 events.
[13:13:56.124] <TB0>     INFO: 41600 events read in total (3511ms).
[13:13:56.125] <TB0>     INFO: Test took 4648ms.
[13:13:56.131] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:13:56.552] <TB0>     INFO: Expecting 41600 events.
[13:14:00.772] <TB0>     INFO: 41600 events read in total (3505ms).
[13:14:00.773] <TB0>     INFO: Test took 4642ms.
[13:14:00.776] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:14:01.201] <TB0>     INFO: Expecting 41600 events.
[13:14:05.433] <TB0>     INFO: 41600 events read in total (3517ms).
[13:14:05.433] <TB0>     INFO: Test took 4657ms.
[13:14:05.437] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:14:05.861] <TB0>     INFO: Expecting 41600 events.
[13:14:10.090] <TB0>     INFO: 41600 events read in total (3514ms).
[13:14:10.091] <TB0>     INFO: Test took 4654ms.
[13:14:10.094] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:14:10.519] <TB0>     INFO: Expecting 41600 events.
[13:14:14.741] <TB0>     INFO: 41600 events read in total (3507ms).
[13:14:14.742] <TB0>     INFO: Test took 4648ms.
[13:14:14.745] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:14:15.170] <TB0>     INFO: Expecting 41600 events.
[13:14:19.390] <TB0>     INFO: 41600 events read in total (3505ms).
[13:14:19.391] <TB0>     INFO: Test took 4646ms.
[13:14:19.938] <TB0>     INFO: PixTestGainPedestal::measure() done 
[13:14:19.941] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:14:19.941] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:14:19.941] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:14:19.942] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:14:19.942] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:14:19.942] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:14:19.942] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:14:19.942] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:14:19.942] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:14:19.943] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:14:19.943] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:14:19.943] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:14:19.943] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:14:19.943] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:14:19.943] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:14:19.944] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:14:58.479] <TB0>     INFO: PixTestGainPedestal::fit() done
[13:14:58.479] <TB0>     INFO: non-linearity mean:  0.959 0.960 0.966 0.954 0.966 0.958 0.956 0.956 0.957 0.953 0.961 0.959 0.966 0.959 0.960 0.955
[13:14:58.479] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.007 0.004 0.005 0.005 0.006 0.005 0.006 0.005 0.006 0.005 0.005 0.005 0.006
[13:14:58.479] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:14:58.502] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:14:58.524] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:14:58.546] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:14:58.568] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:14:58.590] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:14:58.612] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:14:58.634] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:14:58.657] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:14:58.679] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:14:58.702] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:14:58.724] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:14:58.746] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:14:58.768] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:14:58.790] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:14:58.812] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-35_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:14:58.834] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[13:14:58.834] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:14:58.841] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:14:58.841] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:14:58.849] <TB0>     INFO: ######################################################################
[13:14:58.849] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:14:58.849] <TB0>     INFO: ######################################################################
[13:14:58.851] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:14:58.862] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:14:58.862] <TB0>     INFO:     run 1 of 1
[13:14:58.863] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:59.205] <TB0>     INFO: Expecting 3120000 events.
[13:15:49.060] <TB0>     INFO: 1249190 events read in total (49140ms).
[13:16:37.760] <TB0>     INFO: 2494340 events read in total (97840ms).
[13:17:02.507] <TB0>     INFO: 3120000 events read in total (122588ms).
[13:17:02.560] <TB0>     INFO: Test took 123698ms.
[13:17:02.644] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:02.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:04.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:05.689] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:07.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:08.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:09.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:11.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:12.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:14.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:15.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:17.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:18.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:17:20.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:17:21.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:17:23.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:17:24.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:17:26.025] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440578048
[13:17:26.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:17:26.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5903, RMS = 1.57976
[13:17:26.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[13:17:26.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:17:26.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.166, RMS = 1.49128
[13:17:26.055] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[13:17:26.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:17:26.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4245, RMS = 1.97203
[13:17:26.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:17:26.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:17:26.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9985, RMS = 1.61433
[13:17:26.056] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[13:17:26.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:17:26.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.375, RMS = 1.58867
[13:17:26.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:17:26.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:17:26.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4586, RMS = 2.06356
[13:17:26.057] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:17:26.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:17:26.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7639, RMS = 1.08556
[13:17:26.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:17:26.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:17:26.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4393, RMS = 1.43422
[13:17:26.059] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:17:26.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:17:26.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9317, RMS = 1.39217
[13:17:26.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:17:26.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:17:26.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8008, RMS = 1.31149
[13:17:26.060] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:17:26.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:17:26.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8919, RMS = 1.08139
[13:17:26.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:17:26.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:17:26.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3367, RMS = 1.22379
[13:17:26.061] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:17:26.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:17:26.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9258, RMS = 1.54381
[13:17:26.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:17:26.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:17:26.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1124, RMS = 2.01952
[13:17:26.062] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:17:26.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:17:26.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5507, RMS = 1.71195
[13:17:26.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:17:26.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:17:26.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8253, RMS = 2.15544
[13:17:26.063] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:17:26.064] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:17:26.064] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8075, RMS = 0.913291
[13:17:26.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:17:26.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:17:26.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2252, RMS = 1.37607
[13:17:26.065] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:17:26.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:17:26.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7586, RMS = 1.49222
[13:17:26.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:17:26.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:17:26.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8953, RMS = 1.93049
[13:17:26.066] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:17:26.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:17:26.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.6256, RMS = 1.79509
[13:17:26.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:17:26.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:17:26.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2813, RMS = 1.6529
[13:17:26.067] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[13:17:26.068] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:17:26.068] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2963, RMS = 1.0888
[13:17:26.068] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:17:26.068] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:17:26.068] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3606, RMS = 1.27666
[13:17:26.068] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:17:26.069] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:17:26.069] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1888, RMS = 1.47591
[13:17:26.069] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:17:26.069] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:17:26.069] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5284, RMS = 1.66895
[13:17:26.069] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:17:26.070] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:17:26.070] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1834, RMS = 1.62322
[13:17:26.070] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:17:26.070] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:17:26.070] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2031, RMS = 1.28593
[13:17:26.070] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:17:26.071] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:17:26.071] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7918, RMS = 1.78141
[13:17:26.072] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:17:26.072] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:17:26.072] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7765, RMS = 2.10509
[13:17:26.072] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:17:26.073] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:17:26.073] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4668, RMS = 1.34974
[13:17:26.073] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:17:26.073] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:17:26.073] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2871, RMS = 1.49834
[13:17:26.073] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:17:26.078] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[13:17:26.078] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[13:17:26.078] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:17:26.175] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:17:26.175] <TB0>     INFO: enter test to run
[13:17:26.175] <TB0>     INFO:   test:  no parameter change
[13:17:26.176] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[13:17:26.177] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[13:17:26.177] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 95.8 C
[13:17:26.177] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:17:26.631] <TB0>    QUIET: Connection to board 133 closed.
[13:17:26.638] <TB0>     INFO: pXar: this is the end, my friend
[13:17:26.638] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
