/*************************************************************************************
 *************************************************************************************
 *                                                                                   *
 *  Revision      :  $Id$ *
 *                                                                                   *
 *  Description   :  Register access macros for EAGLE_PHY_1                           *
 *                                                                                   *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.                                                             *
 *  No portions of this material may be reproduced in any form without               *
 *  the written permission of:                                                       *
 *      Broadcom Corporation                                                         *
 *      5300 California Avenue                                                       *
 *      Irvine, CA  92617                                                            *
 *                                                                                   *
 *  All information contained in this document is Broadcom Corporation               *
 *  company private proprietary, and trade secret.                                   *
 */

/** @file eagle_phy_1_fields.h
 * Register access macros for EAGLE_PHY_1
 */

/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */

#ifndef EAGLE_PHY_1_FIELDS_H
#define EAGLE_PHY_1_FIELDS_H

#define rdc_ams_pll_cal_aux()                         _eagle_phy_1_pmd_rde_field_byte(0xd0b0,0,12,__ERR)
#define wrc_ams_pll_cal_aux(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0xf000,12,wr_val)
#define rdc_ams_pll_cal_off()                         _eagle_phy_1_pmd_rde_field_byte(0xd0b0,4,15,__ERR)
#define wrc_ams_pll_cal_off(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0800,11,wr_val)
#define rdc_ams_pll_imode_iclkidrv1()                 _eagle_phy_1_pmd_rde_field_byte(0xd0b0,5,15,__ERR)
#define wrc_ams_pll_imode_iclkidrv1(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0400,10,wr_val)
#define rdc_ams_pll_imax_iclkidrv1()                  _eagle_phy_1_pmd_rde_field_byte(0xd0b0,6,15,__ERR)
#define wrc_ams_pll_imax_iclkidrv1(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0200,9,wr_val)
#define rdc_ams_pll_imin_iclkidrv1()                  _eagle_phy_1_pmd_rde_field_byte(0xd0b0,7,15,__ERR)
#define wrc_ams_pll_imin_iclkidrv1(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0100,8,wr_val)
#define rdc_ams_pll_imode_ickgen()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b0,8,15,__ERR)
#define wrc_ams_pll_imode_ickgen(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0080,7,wr_val)
#define rdc_ams_pll_imax_ickgen()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b0,9,15,__ERR)
#define wrc_ams_pll_imax_ickgen(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0040,6,wr_val)
#define rdc_ams_pll_imin_ickgen()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b0,10,15,__ERR)
#define wrc_ams_pll_imin_ickgen(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0020,5,wr_val)
#define rdc_ams_pll_imode_iclkint()                   _eagle_phy_1_pmd_rde_field_byte(0xd0b0,11,15,__ERR)
#define wrc_ams_pll_imode_iclkint(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0010,4,wr_val)
#define rdc_ams_pll_imax_iclkint()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b0,12,15,__ERR)
#define wrc_ams_pll_imax_iclkint(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0008,3,wr_val)
#define rdc_ams_pll_imin_iclkint()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b0,13,15,__ERR)
#define wrc_ams_pll_imin_iclkint(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0004,2,wr_val)
#define rdc_ams_pll_txcg_vddr_bgb()                   _eagle_phy_1_pmd_rde_field_byte(0xd0b0,14,15,__ERR)
#define wrc_ams_pll_txcg_vddr_bgb(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0002,1,wr_val)
#define rdc_ams_pll_lowpwr_6g()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b0,15,15,__ERR)
#define wrc_ams_pll_lowpwr_6g(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b0,0x0001,0,wr_val)
#define rdc_ams_pll_enable_ftune()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b1,0,15,__ERR)
#define wrc_ams_pll_enable_ftune(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x8000,15,wr_val)
#define rdc_ams_pll_reset()                           _eagle_phy_1_pmd_rde_field_byte(0xd0b1,1,15,__ERR)
#define wrc_ams_pll_reset(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x4000,14,wr_val)
#define rdc_ams_pll_ivco()                            _eagle_phy_1_pmd_rde_field_byte(0xd0b1,2,13,__ERR)
#define wrc_ams_pll_ivco(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x3800,11,wr_val)
#define rdc_ams_pll_vco_imax()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b1,5,15,__ERR)
#define wrc_ams_pll_vco_imax(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0400,10,wr_val)
#define rdc_ams_pll_vcoictrl()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b1,6,14,__ERR)
#define wrc_ams_pll_vcoictrl(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0300,8,wr_val)
#define rdc_ams_pll_vco_div4()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b1,8,15,__ERR)
#define wrc_ams_pll_vco_div4(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0080,7,wr_val)
#define rdc_ams_pll_vco_div2()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b1,9,15,__ERR)
#define wrc_ams_pll_vco_div2(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0040,6,wr_val)
#define rdc_ams_pll_fp3_ctrl()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b1,10,14,__ERR)
#define wrc_ams_pll_fp3_ctrl(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0030,4,wr_val)
#define rdc_ams_pll_fp3_rh()                          _eagle_phy_1_pmd_rde_field_byte(0xd0b1,12,15,__ERR)
#define wrc_ams_pll_fp3_rh(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0008,3,wr_val)
#define rdc_ams_pll_spare_18()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b1,13,15,__ERR)
#define wrc_ams_pll_spare_18(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0004,2,wr_val)
#define rdc_ams_pll_dblr_ctrl()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b1,14,14,__ERR)
#define wrc_ams_pll_dblr_ctrl(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b1,0x0003,0,wr_val)
#define rdc_ams_pll_imax_ick()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b2,0,15,__ERR)
#define wrc_ams_pll_imax_ick(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x8000,15,wr_val)
#define rdc_ams_pll_imode_ick()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b2,1,15,__ERR)
#define wrc_ams_pll_imode_ick(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x4000,14,wr_val)
#define rdc_ams_pll_imin_ick()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b2,2,15,__ERR)
#define wrc_ams_pll_imin_ick(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x2000,13,wr_val)
#define rdc_ams_pll_imax_icp()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b2,3,15,__ERR)
#define wrc_ams_pll_imax_icp(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x1000,12,wr_val)
#define rdc_ams_pll_imode_icp()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b2,4,15,__ERR)
#define wrc_ams_pll_imode_icp(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0800,11,wr_val)
#define rdc_ams_pll_imin_icp()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b2,5,15,__ERR)
#define wrc_ams_pll_imin_icp(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0400,10,wr_val)
#define rdc_ams_pll_imax_ibias()                      _eagle_phy_1_pmd_rde_field_byte(0xd0b2,6,15,__ERR)
#define wrc_ams_pll_imax_ibias(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0200,9,wr_val)
#define rdc_ams_pll_imode_ibias()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b2,7,15,__ERR)
#define wrc_ams_pll_imode_ibias(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0100,8,wr_val)
#define rdc_ams_pll_imin_ibias()                      _eagle_phy_1_pmd_rde_field_byte(0xd0b2,8,15,__ERR)
#define wrc_ams_pll_imin_ibias(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0080,7,wr_val)
#define rdc_ams_pll_refh_pll()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b2,9,15,__ERR)
#define wrc_ams_pll_refh_pll(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0040,6,wr_val)
#define rdc_ams_pll_refl_pll()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b2,10,15,__ERR)
#define wrc_ams_pll_refl_pll(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0020,5,wr_val)
#define rdc_ams_pll_iqp()                             _eagle_phy_1_pmd_rde_field_byte(0xd0b2,11,12,__ERR)
#define wrc_ams_pll_iqp(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x001e,1,wr_val)
#define rdc_ams_pll_en_hrz()                          _eagle_phy_1_pmd_rde_field_byte(0xd0b2,15,15,__ERR)
#define wrc_ams_pll_en_hrz(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd0b2,0x0001,0,wr_val)
#define rdc_ams_pll_test_rx()                         _eagle_phy_1_pmd_rde_field_byte(0xd0b3,0,15,__ERR)
#define wrc_ams_pll_test_rx(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x8000,15,wr_val)
#define rdc_ams_pll_test_pll()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b3,1,15,__ERR)
#define wrc_ams_pll_test_pll(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x4000,14,wr_val)
#define rdc_ams_pll_test_vc()                         _eagle_phy_1_pmd_rde_field_byte(0xd0b3,2,15,__ERR)
#define wrc_ams_pll_test_vc(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x2000,13,wr_val)
#define rdc_ams_pll_test_vref()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b3,3,15,__ERR)
#define wrc_ams_pll_test_vref(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x1000,12,wr_val)
#define rdc_ams_pll_imax_iop()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b3,4,15,__ERR)
#define wrc_ams_pll_imax_iop(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0800,11,wr_val)
#define rdc_ams_pll_imode_iop()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b3,5,15,__ERR)
#define wrc_ams_pll_imode_iop(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0400,10,wr_val)
#define rdc_ams_pll_imin_iop()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b3,6,15,__ERR)
#define wrc_ams_pll_imin_iop(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0200,9,wr_val)
#define rdc_ams_pll_imax_icomp()                      _eagle_phy_1_pmd_rde_field_byte(0xd0b3,7,15,__ERR)
#define wrc_ams_pll_imax_icomp(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0100,8,wr_val)
#define rdc_ams_pll_imode_icomp()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b3,8,15,__ERR)
#define wrc_ams_pll_imode_icomp(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0080,7,wr_val)
#define rdc_ams_pll_imin_icomp()                      _eagle_phy_1_pmd_rde_field_byte(0xd0b3,9,15,__ERR)
#define wrc_ams_pll_imin_icomp(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0040,6,wr_val)
#define rdc_ams_pll_imax_icml()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b3,10,15,__ERR)
#define wrc_ams_pll_imax_icml(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0020,5,wr_val)
#define rdc_ams_pll_imode_icml()                      _eagle_phy_1_pmd_rde_field_byte(0xd0b3,11,15,__ERR)
#define wrc_ams_pll_imode_icml(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0010,4,wr_val)
#define rdc_ams_pll_imin_icml()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b3,12,15,__ERR)
#define wrc_ams_pll_imin_icml(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0008,3,wr_val)
#define rdc_ams_pll_imax_i10gbuf()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b3,13,15,__ERR)
#define wrc_ams_pll_imax_i10gbuf(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0004,2,wr_val)
#define rdc_ams_pll_imode_i10gbuf()                   _eagle_phy_1_pmd_rde_field_byte(0xd0b3,14,15,__ERR)
#define wrc_ams_pll_imode_i10gbuf(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0002,1,wr_val)
#define rdc_ams_pll_imin_i10gbuf()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b3,15,15,__ERR)
#define wrc_ams_pll_imin_i10gbuf(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b3,0x0001,0,wr_val)
#define rdc_ams_pll_force_rescal()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b4,0,15,__ERR)
#define wrc_ams_pll_force_rescal(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x8000,15,wr_val)
#define rdc_ams_pll_force_kvh_bw()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b4,1,15,__ERR)
#define wrc_ams_pll_force_kvh_bw(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x4000,14,wr_val)
#define rdc_ams_pll_kvh_force()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b4,2,14,__ERR)
#define wrc_ams_pll_kvh_force(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x3000,12,wr_val)
#define rdc_ams_pll_vddr_bgb()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b4,4,15,__ERR)
#define wrc_ams_pll_vddr_bgb(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x0800,11,wr_val)
#define rdc_ams_pll_comp_vth()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b4,5,15,__ERR)
#define wrc_ams_pll_comp_vth(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x0400,10,wr_val)
#define rdc_ams_pll_2rx_clkbw()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b4,6,14,__ERR)
#define wrc_ams_pll_2rx_clkbw(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x0300,8,wr_val)
#define rdc_ams_pll_bgr_ctatadj()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b4,8,12,__ERR)
#define wrc_ams_pll_bgr_ctatadj(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x00f0,4,wr_val)
#define rdc_ams_pll_bgr_ptatadj()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b4,12,12,__ERR)
#define wrc_ams_pll_bgr_ptatadj(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b4,0x000f,0,wr_val)
#define rdc_ams_pll_bgcalr_ptatadj()                  _eagle_phy_1_pmd_rde_field_byte(0xd0b5,0,11,__ERR)
#define wrc_ams_pll_bgcalr_ptatadj(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0b5,0xf800,11,wr_val)
#define rdc_ams_pll_bgcalr_ctatadj()                  _eagle_phy_1_pmd_rde_field_byte(0xd0b5,5,11,__ERR)
#define wrc_ams_pll_bgcalr_ctatadj(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0b5,0x07c0,6,wr_val)
#define rdc_ams_pll_test_pnp()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b5,10,14,__ERR)
#define wrc_ams_pll_test_pnp(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b5,0x0030,4,wr_val)
#define rdc_ams_pll_vbypass()                         _eagle_phy_1_pmd_rde_field_byte(0xd0b5,12,15,__ERR)
#define wrc_ams_pll_vbypass(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0b5,0x0008,3,wr_val)
#define rdc_ams_pll_bgint()                           _eagle_phy_1_pmd_rde_field_byte(0xd0b5,13,15,__ERR)
#define wrc_ams_pll_bgint(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0b5,0x0004,2,wr_val)
#define rdc_ams_pll_bgip()                            _eagle_phy_1_pmd_rde_field_byte(0xd0b5,14,15,__ERR)
#define wrc_ams_pll_bgip(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd0b5,0x0002,1,wr_val)
#define rdc_ams_pll_max_test_port_ampl()              _eagle_phy_1_pmd_rde_field_byte(0xd0b5,15,15,__ERR)
#define wrc_ams_pll_max_test_port_ampl(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd0b5,0x0001,0,wr_val)
#define rdc_ams_pll_mix2p1cr_ptatadj()                _eagle_phy_1_pmd_rde_field_byte(0xd0b6,0,11,__ERR)
#define wrc_ams_pll_mix2p1cr_ptatadj(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0xf800,11,wr_val)
#define rdc_ams_pll_mix2p1cr_ctatadj()                _eagle_phy_1_pmd_rde_field_byte(0xd0b6,5,11,__ERR)
#define wrc_ams_pll_mix2p1cr_ctatadj(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0x07c0,6,wr_val)
#define rdc_ams_pll_refclk_doubler()                  _eagle_phy_1_pmd_rde_field_byte(0xd0b6,10,15,__ERR)
#define wrc_ams_pll_refclk_doubler(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0x0020,5,wr_val)
#define rdc_ams_pll_spare_100()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b6,11,15,__ERR)
#define wrc_ams_pll_spare_100(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0x0010,4,wr_val)
#define rdc_ams_pll_pdf_ref_skew()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b6,12,15,__ERR)
#define wrc_ams_pll_pdf_ref_skew(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0x0008,3,wr_val)
#define rdc_ams_pll_pdf_fd_skew()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b6,13,15,__ERR)
#define wrc_ams_pll_pdf_fd_skew(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0x0004,2,wr_val)
#define rdc_ams_pll_pdf_skew_enlarge()                _eagle_phy_1_pmd_rde_field_byte(0xd0b6,14,15,__ERR)
#define wrc_ams_pll_pdf_skew_enlarge(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0x0002,1,wr_val)
#define rdc_ams_pll_test_fracn_en()                   _eagle_phy_1_pmd_rde_field_byte(0xd0b6,15,15,__ERR)
#define wrc_ams_pll_test_fracn_en(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd0b6,0x0001,0,wr_val)
#define rdc_ams_pll_fracn_div_l()                     _eagle_phy_1_pmd_rde_reg(0xd0b7,__ERR)
#define wrc_ams_pll_fracn_div_l(wr_val)               eagle_phy_1_pmd_wr_reg(0xd0b7,wr_val)
#define rdc_ams_pll_fracn_sel()                       _eagle_phy_1_pmd_rde_field_byte(0xd0b8,0,15,__ERR)
#define wrc_ams_pll_fracn_sel(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0b8,0x8000,15,wr_val)
#define rdc_ams_pll_ditheren()                        _eagle_phy_1_pmd_rde_field_byte(0xd0b8,1,15,__ERR)
#define wrc_ams_pll_ditheren(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0b8,0x4000,14,wr_val)
#define rdc_ams_pll_fracn_ndiv_int()                  _eagle_phy_1_pmd_rde_field(0xd0b8,2,6,__ERR)
#define wrc_ams_pll_fracn_ndiv_int(wr_val)            eagle_phy_1_pmd_mwr_reg(0xd0b8,0x3ff0,4,wr_val)
#define rdc_ams_pll_fracn_bypass()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b8,12,15,__ERR)
#define wrc_ams_pll_fracn_bypass(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b8,0x0008,3,wr_val)
#define rdc_ams_pll_fracn_divrange()                  _eagle_phy_1_pmd_rde_field_byte(0xd0b8,13,15,__ERR)
#define wrc_ams_pll_fracn_divrange(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0b8,0x0004,2,wr_val)
#define rdc_ams_pll_fracn_div_h()                     _eagle_phy_1_pmd_rde_field_byte(0xd0b8,14,14,__ERR)
#define wrc_ams_pll_fracn_div_h(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0b8,0x0003,0,wr_val)
#define rdc_ams_pll_tx_lowpwr_6g()                    _eagle_phy_1_pmd_rde_field_byte(0xd0b9,15,15,__ERR)
#define wrc_ams_pll_tx_lowpwr_6g(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0b9,0x0001,0,wr_val)
#define rdc_ams_pll_kvh()                             _eagle_phy_1_pmd_rde_field_byte(0xd0ba,0,14,__ERR)
#define rdc_ams_pll_range()                           _eagle_phy_1_pmd_rde_field_byte(0xd0ba,2,8,__ERR)
#define rdc_ams_pll_low()                             _eagle_phy_1_pmd_rde_field_byte(0xd0ba,10,15,__ERR)
#define rdc_ams_pll_ndiv()                            _eagle_phy_1_pmd_rde_field_byte(0xd0ba,12,12,__ERR)
#define rd_ams_rx_imod_commonmode()                   _eagle_phy_1_pmd_rde_field_byte(0xd090,0,15,__ERR)
#define wr_ams_rx_imod_commonmode(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x8000,15,wr_val)
#define rd_ams_rx_imin_commonmode()                   _eagle_phy_1_pmd_rde_field_byte(0xd090,1,15,__ERR)
#define wr_ams_rx_imin_commonmode(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x4000,14,wr_val)
#define rd_ams_rx_en_10gmode()                        _eagle_phy_1_pmd_rde_field_byte(0xd090,2,15,__ERR)
#define wr_ams_rx_en_10gmode(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x2000,13,wr_val)
#define rd_ams_rx_dc_couple()                         _eagle_phy_1_pmd_rde_field_byte(0xd090,3,15,__ERR)
#define wr_ams_rx_dc_couple(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x1000,12,wr_val)
#define rd_ams_rx_vga_bw_extension()                  _eagle_phy_1_pmd_rde_field_byte(0xd090,4,15,__ERR)
#define wr_ams_rx_vga_bw_extension(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0800,11,wr_val)
#define rd_ams_rx_sigdet_low_power()                  _eagle_phy_1_pmd_rde_field_byte(0xd090,5,15,__ERR)
#define wr_ams_rx_sigdet_low_power(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0400,10,wr_val)
#define rd_ams_rx_sigdet_bypass()                     _eagle_phy_1_pmd_rde_field_byte(0xd090,6,15,__ERR)
#define wr_ams_rx_sigdet_bypass(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0200,9,wr_val)
#define rd_ams_rx_tport_en()                          _eagle_phy_1_pmd_rde_field_byte(0xd090,7,15,__ERR)
#define wr_ams_rx_tport_en(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0100,8,wr_val)
#define rd_ams_rx_vga_output_idle()                   _eagle_phy_1_pmd_rde_field_byte(0xd090,8,15,__ERR)
#define wr_ams_rx_vga_output_idle(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0080,7,wr_val)
#define rd_ams_rx_sig_pwrdn()                         _eagle_phy_1_pmd_rde_field_byte(0xd090,9,15,__ERR)
#define wr_ams_rx_sig_pwrdn(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0040,6,wr_val)
#define rd_ams_rx_sigdet_threshold()                  _eagle_phy_1_pmd_rde_field_byte(0xd090,10,13,__ERR)
#define wr_ams_rx_sigdet_threshold(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0038,3,wr_val)
#define rd_ams_rx_phase_int_ampl_ctrl()               _eagle_phy_1_pmd_rde_field_byte(0xd090,13,15,__ERR)
#define wr_ams_rx_phase_int_ampl_ctrl(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0004,2,wr_val)
#define rd_ams_rx_sel_dfeckdelay()                    _eagle_phy_1_pmd_rde_field_byte(0xd090,14,14,__ERR)
#define wr_ams_rx_sel_dfeckdelay(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd090,0x0003,0,wr_val)
#define rd_ams_rx_imax_ctat()                         _eagle_phy_1_pmd_rde_field_byte(0xd091,0,15,__ERR)
#define wr_ams_rx_imax_ctat(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x8000,15,wr_val)
#define rd_ams_rx_imode_ctat()                        _eagle_phy_1_pmd_rde_field_byte(0xd091,1,15,__ERR)
#define wr_ams_rx_imode_ctat(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x4000,14,wr_val)
#define rd_ams_rx_imin_ctat()                         _eagle_phy_1_pmd_rde_field_byte(0xd091,2,15,__ERR)
#define wr_ams_rx_imin_ctat(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x2000,13,wr_val)
#define rd_ams_rx_imax_pf()                           _eagle_phy_1_pmd_rde_field_byte(0xd091,3,15,__ERR)
#define wr_ams_rx_imax_pf(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x1000,12,wr_val)
#define rd_ams_rx_imode_pf()                          _eagle_phy_1_pmd_rde_field_byte(0xd091,4,15,__ERR)
#define wr_ams_rx_imode_pf(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0800,11,wr_val)
#define rd_ams_rx_imin_pf()                           _eagle_phy_1_pmd_rde_field_byte(0xd091,5,15,__ERR)
#define wr_ams_rx_imin_pf(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0400,10,wr_val)
#define rd_ams_rx_imax_dfe_summer()                   _eagle_phy_1_pmd_rde_field_byte(0xd091,6,15,__ERR)
#define wr_ams_rx_imax_dfe_summer(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0200,9,wr_val)
#define rd_ams_rx_imode_dfe_summer()                  _eagle_phy_1_pmd_rde_field_byte(0xd091,7,15,__ERR)
#define wr_ams_rx_imode_dfe_summer(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0100,8,wr_val)
#define rd_ams_rx_imin_dfe_summer()                   _eagle_phy_1_pmd_rde_field_byte(0xd091,8,15,__ERR)
#define wr_ams_rx_imin_dfe_summer(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0080,7,wr_val)
#define rd_ams_rx_imax_vga()                          _eagle_phy_1_pmd_rde_field_byte(0xd091,9,15,__ERR)
#define wr_ams_rx_imax_vga(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0040,6,wr_val)
#define rd_ams_rx_imode_vga()                         _eagle_phy_1_pmd_rde_field_byte(0xd091,10,15,__ERR)
#define wr_ams_rx_imode_vga(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0020,5,wr_val)
#define rd_ams_rx_imin_vga()                          _eagle_phy_1_pmd_rde_field_byte(0xd091,11,15,__ERR)
#define wr_ams_rx_imin_vga(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0010,4,wr_val)
#define rd_ams_rx_imax_phase_int()                    _eagle_phy_1_pmd_rde_field_byte(0xd091,12,15,__ERR)
#define wr_ams_rx_imax_phase_int(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0008,3,wr_val)
#define rd_ams_rx_imode_phase_int()                   _eagle_phy_1_pmd_rde_field_byte(0xd091,13,15,__ERR)
#define wr_ams_rx_imode_phase_int(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0004,2,wr_val)
#define rd_ams_rx_imin_phase_int()                    _eagle_phy_1_pmd_rde_field_byte(0xd091,14,15,__ERR)
#define wr_ams_rx_imin_phase_int(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0002,1,wr_val)
#define rd_ams_rx_imax_commonmode()                   _eagle_phy_1_pmd_rde_field_byte(0xd091,15,15,__ERR)
#define wr_ams_rx_imax_commonmode(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd091,0x0001,0,wr_val)
#define rd_ams_rx_wclk16_enable()                     _eagle_phy_1_pmd_rde_field_byte(0xd092,0,15,__ERR)
#define wr_ams_rx_wclk16_enable(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x8000,15,wr_val)
#define rd_ams_rx_spare_46()                          _eagle_phy_1_pmd_rde_field_byte(0xd092,1,15,__ERR)
#define wr_ams_rx_spare_46(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x4000,14,wr_val)
#define rd_ams_rx_en_vcctrl()                         _eagle_phy_1_pmd_rde_field_byte(0xd092,2,15,__ERR)
#define wr_ams_rx_en_vcctrl(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x2000,13,wr_val)
#define rd_ams_rx_sel_th4dfe()                        _eagle_phy_1_pmd_rde_field_byte(0xd092,3,14,__ERR)
#define wr_ams_rx_sel_th4dfe(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x1800,11,wr_val)
#define rd_ams_rx_sel_ugbw()                          _eagle_phy_1_pmd_rde_field_byte(0xd092,5,14,__ERR)
#define wr_ams_rx_sel_ugbw(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0600,9,wr_val)
#define rd_ams_rx_imax_dfe_tap_weight()               _eagle_phy_1_pmd_rde_field_byte(0xd092,7,15,__ERR)
#define wr_ams_rx_imax_dfe_tap_weight(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0100,8,wr_val)
#define rd_ams_rx_imode_dfe_tap_weight()              _eagle_phy_1_pmd_rde_field_byte(0xd092,8,15,__ERR)
#define wr_ams_rx_imode_dfe_tap_weight(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0080,7,wr_val)
#define rd_ams_rx_imin_dfe_tap_weight()               _eagle_phy_1_pmd_rde_field_byte(0xd092,9,15,__ERR)
#define wr_ams_rx_imin_dfe_tap_weight(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0040,6,wr_val)
#define rd_ams_rx_imax_slicer()                       _eagle_phy_1_pmd_rde_field_byte(0xd092,10,15,__ERR)
#define wr_ams_rx_imax_slicer(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0020,5,wr_val)
#define rd_ams_rx_imode_slicer()                      _eagle_phy_1_pmd_rde_field_byte(0xd092,11,15,__ERR)
#define wr_ams_rx_imode_slicer(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0010,4,wr_val)
#define rd_ams_rx_imin_slicer()                       _eagle_phy_1_pmd_rde_field_byte(0xd092,12,15,__ERR)
#define wr_ams_rx_imin_slicer(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0008,3,wr_val)
#define rd_ams_rx_spare_34()                          _eagle_phy_1_pmd_rde_field_byte(0xd092,13,15,__ERR)
#define wr_ams_rx_spare_34(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0004,2,wr_val)
#define rd_ams_rx_spare_33()                          _eagle_phy_1_pmd_rde_field_byte(0xd092,14,15,__ERR)
#define wr_ams_rx_spare_33(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0002,1,wr_val)
#define rd_ams_rx_spare_32()                          _eagle_phy_1_pmd_rde_field_byte(0xd092,15,15,__ERR)
#define wr_ams_rx_spare_32(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd092,0x0001,0,wr_val)
#define rd_ams_rx_spare_63()                          _eagle_phy_1_pmd_rde_field_byte(0xd093,0,15,__ERR)
#define wr_ams_rx_spare_63(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x8000,15,wr_val)
#define rd_ams_rx_spare_62()                          _eagle_phy_1_pmd_rde_field_byte(0xd093,1,15,__ERR)
#define wr_ams_rx_spare_62(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x4000,14,wr_val)
#define rd_ams_rx_i1p25dfe()                          _eagle_phy_1_pmd_rde_field_byte(0xd093,2,15,__ERR)
#define wr_ams_rx_i1p25dfe(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x2000,13,wr_val)
#define rd_ams_rx_i4deadzone()                        _eagle_phy_1_pmd_rde_field_byte(0xd093,3,15,__ERR)
#define wr_ams_rx_i4deadzone(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x1000,12,wr_val)
#define rd_ams_rx_imax_signal_detect()                _eagle_phy_1_pmd_rde_field_byte(0xd093,4,15,__ERR)
#define wr_ams_rx_imax_signal_detect(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0800,11,wr_val)
#define rd_ams_rx_imode_signal_detect()               _eagle_phy_1_pmd_rde_field_byte(0xd093,5,15,__ERR)
#define wr_ams_rx_imode_signal_detect(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0400,10,wr_val)
#define rd_ams_rx_imin_signal_detect()                _eagle_phy_1_pmd_rde_field_byte(0xd093,6,15,__ERR)
#define wr_ams_rx_imin_signal_detect(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0200,9,wr_val)
#define rd_ams_rx_imax_metres_eyediag()               _eagle_phy_1_pmd_rde_field_byte(0xd093,7,15,__ERR)
#define wr_ams_rx_imax_metres_eyediag(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0100,8,wr_val)
#define rd_ams_rx_imode_metres_eyediag()              _eagle_phy_1_pmd_rde_field_byte(0xd093,8,15,__ERR)
#define wr_ams_rx_imode_metres_eyediag(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0080,7,wr_val)
#define rd_ams_rx_imin_metres_eyediag()               _eagle_phy_1_pmd_rde_field_byte(0xd093,9,15,__ERR)
#define wr_ams_rx_imin_metres_eyediag(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0040,6,wr_val)
#define rd_ams_rx_imax_phase_int_p1()                 _eagle_phy_1_pmd_rde_field_byte(0xd093,10,15,__ERR)
#define wr_ams_rx_imax_phase_int_p1(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0020,5,wr_val)
#define rd_ams_rx_imode_phase_int_p1()                _eagle_phy_1_pmd_rde_field_byte(0xd093,11,15,__ERR)
#define wr_ams_rx_imode_phase_int_p1(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0010,4,wr_val)
#define rd_ams_rx_imin_phase_int_p1()                 _eagle_phy_1_pmd_rde_field_byte(0xd093,12,15,__ERR)
#define wr_ams_rx_imin_phase_int_p1(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0008,3,wr_val)
#define rd_ams_rx_imax_dc_offset_dac()                _eagle_phy_1_pmd_rde_field_byte(0xd093,13,15,__ERR)
#define wr_ams_rx_imax_dc_offset_dac(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0004,2,wr_val)
#define rd_ams_rx_imode_dc_offset_dac()               _eagle_phy_1_pmd_rde_field_byte(0xd093,14,15,__ERR)
#define wr_ams_rx_imode_dc_offset_dac(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0002,1,wr_val)
#define rd_ams_rx_imin_dc_offset_dac()                _eagle_phy_1_pmd_rde_field_byte(0xd093,15,15,__ERR)
#define wr_ams_rx_imin_dc_offset_dac(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd093,0x0001,0,wr_val)
#define rd_ams_rx_phs_interp_rescal_mux()             _eagle_phy_1_pmd_rde_field_byte(0xd094,0,12,__ERR)
#define wr_ams_rx_phs_interp_rescal_mux(wr_val)       _eagle_phy_1_pmd_mwr_reg_byte(0xd094,0xf000,12,wr_val)
#define rd_ams_rx_vga_rescal_mux()                    _eagle_phy_1_pmd_rde_field_byte(0xd094,4,13,__ERR)
#define wr_ams_rx_vga_rescal_mux(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd094,0x0e00,9,wr_val)
#define rd_ams_rx_dc_offset_range()                   _eagle_phy_1_pmd_rde_field_byte(0xd094,7,15,__ERR)
#define wr_ams_rx_dc_offset_range(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd094,0x0100,8,wr_val)
#define rd_ams_rx_force_dc_offset()                   _eagle_phy_1_pmd_rde_field_byte(0xd094,8,15,__ERR)
#define wr_ams_rx_force_dc_offset(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd094,0x0080,7,wr_val)
#define rd_ams_rx_dc_offset()                         _eagle_phy_1_pmd_rde_field_byte(0xd094,9,9,__ERR)
#define wr_ams_rx_dc_offset(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd094,0x007f,0,wr_val)
#define rd_ams_rx_dfe_os2x_mode()                     _eagle_phy_1_pmd_rde_field_byte(0xd098,15,15,__ERR)
#define wr_ams_rx_dfe_os2x_mode(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd098,0x0001,0,wr_val)
#define rd_ams_rx_sigdet()                            _eagle_phy_1_pmd_rde_field_byte(0xd099,0,15,__ERR)
#define rd_ams_rx_pf()                                _eagle_phy_1_pmd_rde_field_byte(0xd099,1,12,__ERR)
#define rd_ams_rx_tap1_dfe_gray()                     _eagle_phy_1_pmd_rde_field_byte(0xd099,5,10,__ERR)
#define rd_ams_rx_vga()                               _eagle_phy_1_pmd_rde_field_byte(0xd099,11,11,__ERR)
#define rd_ams_tx_cal_aux()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,0,12,__ERR)
#define wr_ams_tx_cal_aux(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0xf000,12,wr_val)
#define rd_ams_tx_cal_off()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,4,15,__ERR)
#define wr_ams_tx_cal_off(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0800,11,wr_val)
#define rd_ams_tx_dcc_dis()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,5,15,__ERR)
#define wr_ams_tx_dcc_dis(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0400,10,wr_val)
#define rd_ams_tx_dcc_sel()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,6,15,__ERR)
#define wr_ams_tx_dcc_sel(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0200,9,wr_val)
#define rd_ams_tx_kr_test_mode()                      _eagle_phy_1_pmd_rde_field_byte(0xd0a0,7,15,__ERR)
#define wr_ams_tx_kr_test_mode(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0100,8,wr_val)
#define rd_ams_tx_ticksel()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,8,14,__ERR)
#define wr_ams_tx_ticksel(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x00c0,6,wr_val)
#define rd_ams_tx_test_data()                         _eagle_phy_1_pmd_rde_field_byte(0xd0a0,10,14,__ERR)
#define wr_ams_tx_test_data(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0030,4,wr_val)
#define rd_ams_tx_spare_3()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,12,15,__ERR)
#define wr_ams_tx_spare_3(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0008,3,wr_val)
#define rd_ams_tx_spare_2()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,13,15,__ERR)
#define wr_ams_tx_spare_2(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0004,2,wr_val)
#define rd_ams_tx_spare_1()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a0,14,15,__ERR)
#define wr_ams_tx_spare_1(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0002,1,wr_val)
#define rd_ams_tx_osr4()                              _eagle_phy_1_pmd_rde_field_byte(0xd0a0,15,15,__ERR)
#define wr_ams_tx_osr4(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0a0,0x0001,0,wr_val)
#define rd_ams_tx_lp_ovrd()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a1,0,15,__ERR)
#define wr_ams_tx_lp_ovrd(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a1,0x8000,15,wr_val)
#define rd_ams_tx_spare_30_25()                       _eagle_phy_1_pmd_rde_field_byte(0xd0a1,1,10,__ERR)
#define wr_ams_tx_spare_30_25(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0a1,0x7e00,9,wr_val)
#define rd_ams_tx_icml()                              _eagle_phy_1_pmd_rde_field_byte(0xd0a1,7,13,__ERR)
#define wr_ams_tx_icml(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0a1,0x01c0,6,wr_val)
#define rd_ams_tx_idcc()                              _eagle_phy_1_pmd_rde_field_byte(0xd0a1,10,13,__ERR)
#define wr_ams_tx_idcc(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0a1,0x0038,3,wr_val)
#define rd_ams_tx_ibias()                             _eagle_phy_1_pmd_rde_field_byte(0xd0a1,13,13,__ERR)
#define wr_ams_tx_ibias(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd0a1,0x0007,0,wr_val)
#define rd_ams_tx_elec_idle_aux()                     _eagle_phy_1_pmd_rde_field_byte(0xd0a2,0,15,__ERR)
#define wr_ams_tx_elec_idle_aux(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0a2,0x8000,15,wr_val)
#define rd_ams_tx_drivermode()                        _eagle_phy_1_pmd_rde_field_byte(0xd0a2,1,14,__ERR)
#define wr_ams_tx_drivermode(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0a2,0x6000,13,wr_val)
#define rd_ams_tx_sign_post2()                        _eagle_phy_1_pmd_rde_field_byte(0xd0a2,3,15,__ERR)
#define wr_ams_tx_sign_post2(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0a2,0x1000,12,wr_val)
#define rd_ams_tx_post2_coef()                        _eagle_phy_1_pmd_rde_field_byte(0xd0a2,4,12,__ERR)
#define wr_ams_tx_post2_coef(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0a2,0x0f00,8,wr_val)
#define rd_ams_tx_sign_post3()                        _eagle_phy_1_pmd_rde_field_byte(0xd0a2,8,15,__ERR)
#define wr_ams_tx_sign_post3(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0a2,0x0080,7,wr_val)
#define rd_ams_tx_post3_coef()                        _eagle_phy_1_pmd_rde_field_byte(0xd0a2,9,13,__ERR)
#define wr_ams_tx_post3_coef(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0a2,0x0070,4,wr_val)
#define rd_ams_tx_amp_ctl()                           _eagle_phy_1_pmd_rde_field_byte(0xd0a2,12,12,__ERR)
#define wr_ams_tx_amp_ctl(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0a2,0x000f,0,wr_val)
#define rd_ams_tx_sel_halfrate()                      _eagle_phy_1_pmd_rde_field_byte(0xd0a8,15,15,__ERR)
#define wr_ams_tx_sel_halfrate(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0a8,0x0001,0,wr_val)
#define rd_ams_tx_id()                                _eagle_phy_1_pmd_rde_field_byte(0xd0a9,0,14,__ERR)
#define rd_ams_tx_ana_rescal()                        _eagle_phy_1_pmd_rde_field_byte(0xd0a9,4,12,__ERR)
#define rd_ams_tx_version_id()                        _eagle_phy_1_pmd_rde_field_byte(0xd0a9,8,8,__ERR)
#define rdc_oui_upper_data()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009240,8,8,__ERR)
#define wrc_oui_upper_data(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009240,0x00ff,0,wr_val)
#define rdc_oui_lower_data()                          _eagle_phy_1_pmd_rde_reg_addr32(0x18009241,__ERR)
#define wrc_oui_lower_data(wr_val)                    eagle_phy_1_pmd_wr_reg_addr32(0x18009241,wr_val)
#define rdc_an_priority_1GKX()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009242,4,14,__ERR)
#define wrc_an_priority_1GKX(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009242,0x0c00,10,wr_val)
#define rdc_an_priority_2p5GX1()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009242,6,14,__ERR)
#define wrc_an_priority_2p5GX1(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009242,0x0300,8,wr_val)
#define rdc_an_priority_10M()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009242,10,14,__ERR)
#define wrc_an_priority_10M(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009242,0x0030,4,wr_val)
#define rdc_an_priority_100M()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009242,12,14,__ERR)
#define wrc_an_priority_100M(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009242,0x000c,2,wr_val)
#define rdc_an_priority_1000M()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009242,14,14,__ERR)
#define wrc_an_priority_1000M(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009242,0x0003,0,wr_val)
#define rdc_an_priority_10GKR()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009243,4,14,__ERR)
#define wrc_an_priority_10GKR(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009243,0x0c00,10,wr_val)
#define rdc_ram_base()                                _eagle_phy_1_pmd_rde_reg_addr32(0x18009248,__ERR)
#define wrc_ram_base(wr_val)                          eagle_phy_1_pmd_wr_reg_addr32(0x18009248,wr_val)
#define rdc_pll_reset_timer_period()                  _eagle_phy_1_pmd_rde_reg_addr32(0x18009249,__ERR)
#define wrc_pll_reset_timer_period(wr_val)            eagle_phy_1_pmd_wr_reg_addr32(0x18009249,wr_val)
#define rdc_tx_reset_timer_period()                   _eagle_phy_1_pmd_rde_reg_addr32(0x1800924a,__ERR)
#define wrc_tx_reset_timer_period(wr_val)             eagle_phy_1_pmd_wr_reg_addr32(0x1800924a,wr_val)
#define rdc_pmd_core_mode_override()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800924b,7,15,__ERR)
#define wrc_pmd_core_mode_override(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800924b,0x0100,8,wr_val)
#define rdc_an_x1_pmd_core_mode()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800924b,8,8,__ERR)
#define wrc_an_x1_pmd_core_mode(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800924b,0x00ff,0,wr_val)
#define rdc_cl37_restart_timer_period()               _eagle_phy_1_pmd_rde_reg_addr32(0x18009250,__ERR)
#define wrc_cl37_restart_timer_period(wr_val)         eagle_phy_1_pmd_wr_reg_addr32(0x18009250,wr_val)
#define rdc_cl37_ack_timer_period()                   _eagle_phy_1_pmd_rde_reg_addr32(0x18009251,__ERR)
#define wrc_cl37_ack_timer_period(wr_val)             eagle_phy_1_pmd_wr_reg_addr32(0x18009251,wr_val)
#define rdc_cl37_error_timer_period()                 _eagle_phy_1_pmd_rde_reg_addr32(0x18009252,__ERR)
#define wrc_cl37_error_timer_period(wr_val)           eagle_phy_1_pmd_wr_reg_addr32(0x18009252,wr_val)
#define rdc_tx_disable_timer_period()                 _eagle_phy_1_pmd_rde_reg_addr32(0x18009253,__ERR)
#define wrc_tx_disable_timer_period(wr_val)           eagle_phy_1_pmd_wr_reg_addr32(0x18009253,wr_val)
#define rdc_cl73_error_timer_period()                 _eagle_phy_1_pmd_rde_reg_addr32(0x18009254,__ERR)
#define wrc_cl73_error_timer_period(wr_val)           eagle_phy_1_pmd_wr_reg_addr32(0x18009254,wr_val)
#define rdc_pd_dme_lock_timer_period()                _eagle_phy_1_pmd_rde_reg_addr32(0x18009255,__ERR)
#define wrc_pd_dme_lock_timer_period(wr_val)          eagle_phy_1_pmd_wr_reg_addr32(0x18009255,wr_val)
#define rdc_cl73_link_up_timer_period()               _eagle_phy_1_pmd_rde_reg_addr32(0x18009256,__ERR)
#define wrc_cl73_link_up_timer_period(wr_val)         eagle_phy_1_pmd_wr_reg_addr32(0x18009256,wr_val)
#define rdc_link_fail_inhibit_timer_cl72_period()     _eagle_phy_1_pmd_rde_reg_addr32(0x18009257,__ERR)
#define wrc_link_fail_inhibit_timer_cl72_period(wr_val)  eagle_phy_1_pmd_wr_reg_addr32(0x18009257,wr_val)
#define rdc_link_fail_inhibit_timer_ncl72_period()    _eagle_phy_1_pmd_rde_reg_addr32(0x18009258,__ERR)
#define wrc_link_fail_inhibit_timer_ncl72_period(wr_val)  eagle_phy_1_pmd_wr_reg_addr32(0x18009258,wr_val)
#define rdc_pd_sd_timer_period()                      _eagle_phy_1_pmd_rde_reg_addr32(0x18009259,__ERR)
#define wrc_pd_sd_timer_period(wr_val)                eagle_phy_1_pmd_wr_reg_addr32(0x18009259,wr_val)
#define rdc_cl72_max_wait_timer_period()              _eagle_phy_1_pmd_rde_reg_addr32(0x1800925a,__ERR)
#define wrc_cl72_max_wait_timer_period(wr_val)        eagle_phy_1_pmd_wr_reg_addr32(0x1800925a,wr_val)
#define rdc_cl72_wait_timer_period()                  _eagle_phy_1_pmd_rde_field_addr32(0x1800925b,7,7,__ERR)
#define wrc_cl72_wait_timer_period(wr_val)            eagle_phy_1_pmd_mwr_reg_addr32(0x1800925b,0x01ff,0,wr_val)
#define rdc_ignore_link_timer_period()                _eagle_phy_1_pmd_rde_reg_addr32(0x1800925c,__ERR)
#define wrc_ignore_link_timer_period(wr_val)          eagle_phy_1_pmd_wr_reg_addr32(0x1800925c,wr_val)
#define rdc_cl73_page_test_max_timer()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800925d,2,9,__ERR)
#define wrc_cl73_page_test_max_timer(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800925d,0x3f80,7,wr_val)
#define rdc_cl73_page_test_min_timer()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800925d,9,9,__ERR)
#define wrc_cl73_page_test_min_timer(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800925d,0x007f,0,wr_val)
#define rdc_sgmii_timer()                             _eagle_phy_1_pmd_rde_reg_addr32(0x1800925e,__ERR)
#define wrc_sgmii_timer(wr_val)                       eagle_phy_1_pmd_wr_reg_addr32(0x1800925e,wr_val)
#define rd_an_setup_enable()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,1,15,__ERR)
#define wr_an_setup_enable(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x4000,14,wr_val)
#define rd_num_advertised_lanes()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,2,14,__ERR)
#define wr_num_advertised_lanes(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x3000,12,wr_val)
#define rd_cl37_bam_enable()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,4,15,__ERR)
#define wr_cl37_bam_enable(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0800,11,wr_val)
#define rd_cl73_bam_enable()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,5,15,__ERR)
#define wr_cl73_bam_enable(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0400,10,wr_val)
#define rd_cl73_hpam_enable()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,6,15,__ERR)
#define wr_cl73_hpam_enable(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0200,9,wr_val)
#define rd_cl73_enable()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,7,15,__ERR)
#define wr_cl73_enable(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0100,8,wr_val)
#define rd_cl37_sgmii_enable()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,8,15,__ERR)
#define wr_cl37_sgmii_enable(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0080,7,wr_val)
#define rd_cl37_enable()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,9,15,__ERR)
#define wr_cl37_enable(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0040,6,wr_val)
#define rd_cl37_bam_to_sgmii_auto_enable()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,10,15,__ERR)
#define wr_cl37_bam_to_sgmii_auto_enable(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0020,5,wr_val)
#define rd_sgmii_to_cl37_auto_enable()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,11,15,__ERR)
#define wr_sgmii_to_cl37_auto_enable(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0010,4,wr_val)
#define rd_cl73_bam_to_hpam_auto_enable()             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,12,15,__ERR)
#define wr_cl73_bam_to_hpam_auto_enable(wr_val)       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0008,3,wr_val)
#define rd_hpam_to_cl73_auto_enable()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,13,15,__ERR)
#define wr_hpam_to_cl73_auto_enable(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0004,2,wr_val)
#define rd_cl37_an_restart()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,14,15,__ERR)
#define wr_cl37_an_restart(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0002,1,wr_val)
#define rd_cl73_an_restart()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c480,15,15,__ERR)
#define wr_cl73_an_restart(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c480,0x0001,0,wr_val)
#define rd_sgmii_master_mode()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c481,6,15,__ERR)
#define wr_sgmii_master_mode(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c481,0x0200,9,wr_val)
#define rd_cl37_next_page()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c481,7,15,__ERR)
#define wr_cl37_next_page(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c481,0x0100,8,wr_val)
#define rd_cl37_pause()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c481,8,14,__ERR)
#define wr_cl37_pause(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c481,0x00c0,6,wr_val)
#define rd_cl37_half_duplex()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c481,10,15,__ERR)
#define wr_cl37_half_duplex(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c481,0x0020,5,wr_val)
#define rd_cl37_full_duplex()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c481,11,15,__ERR)
#define wr_cl37_full_duplex(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c481,0x0010,4,wr_val)
#define rd_sgmii_full_duplex()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c481,13,15,__ERR)
#define wr_sgmii_full_duplex(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c481,0x0004,2,wr_val)
#define rd_sgmii_speed()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c481,14,14,__ERR)
#define wr_sgmii_speed(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c481,0x0003,0,wr_val)
#define rd_cl37_bam_code()                            _eagle_phy_1_pmd_rde_field_addr32(0x1800c482,4,7,__ERR)
#define wr_cl37_bam_code(wr_val)                      eagle_phy_1_pmd_mwr_reg_addr32(0x1800c482,0x0ff8,3,wr_val)
#define rd_over1g_ability()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c482,13,15,__ERR)
#define wr_over1g_ability(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c482,0x0004,2,wr_val)
#define rd_over1g_page_count()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c482,14,14,__ERR)
#define wr_over1g_page_count(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c482,0x0003,0,wr_val)
#define rd_HG2()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c483,0,15,__ERR)
#define wr_HG2(wr_val)                                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c483,0x8000,15,wr_val)
#define rd_FEC()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c483,1,15,__ERR)
#define wr_FEC(wr_val)                                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c483,0x4000,14,wr_val)
#define rd_BAM_2p5GBASE_X()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c484,15,15,__ERR)
#define wr_BAM_2p5GBASE_X(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c484,0x0001,0,wr_val)
#define rd_cl73_nonce_match_over()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c485,4,15,__ERR)
#define wr_cl73_nonce_match_over(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c485,0x0800,11,wr_val)
#define rd_cl73_nonce_match_val()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c485,5,15,__ERR)
#define wr_cl73_nonce_match_val(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c485,0x0400,10,wr_val)
#define rd_transmit_nonce()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c485,6,11,__ERR)
#define wr_transmit_nonce(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c485,0x03e0,5,wr_val)
#define rd_base_selector()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c485,11,11,__ERR)
#define wr_base_selector(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c485,0x001f,0,wr_val)
#define rd_cl73_remote_fault()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c486,4,15,__ERR)
#define wr_cl73_remote_fault(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c486,0x0800,11,wr_val)
#define rd_cl73_next_page()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c486,5,15,__ERR)
#define wr_cl73_next_page(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c486,0x0400,10,wr_val)
#define rd_fec()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c486,6,14,__ERR)
#define wr_fec(wr_val)                                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c486,0x0300,8,wr_val)
#define rd_cl73_pause()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c486,8,14,__ERR)
#define wr_cl73_pause(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c486,0x00c0,6,wr_val)
#define rd_BASE_1000BASE_KX()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c486,10,15,__ERR)
#define wr_BASE_1000BASE_KX(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c486,0x0020,5,wr_val)
#define rd_BASE_10GBASE_KR()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c486,12,15,__ERR)
#define wr_BASE_10GBASE_KR(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c486,0x0008,3,wr_val)
#define rd_cl73_bam_code()                            _eagle_phy_1_pmd_rde_field_addr32(0x1800c487,5,7,__ERR)
#define wr_cl73_bam_code(wr_val)                      eagle_phy_1_pmd_mwr_reg_addr32(0x1800c487,0x07fc,2,wr_val)
#define rd_OUI_CONTROL()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c488,0,10,__ERR)
#define wr_OUI_CONTROL(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c488,0xfc00,10,wr_val)
#define rd_an_fail_count_limit()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c488,6,12,__ERR)
#define wr_an_fail_count_limit(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c488,0x03c0,6,wr_val)
#define rd_linkFailTimerQual_en()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c488,10,15,__ERR)
#define wr_linkFailTimerQual_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c488,0x0020,5,wr_val)
#define rd_linkFailTimer_dis()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c488,11,15,__ERR)
#define wr_linkFailTimer_dis(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c488,0x0010,4,wr_val)
#define rd_an_good_check_trap()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c488,12,15,__ERR)
#define wr_an_good_check_trap(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c488,0x0008,3,wr_val)
#define rd_an_good_trap()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c488,13,15,__ERR)
#define wr_an_good_trap(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c488,0x0004,2,wr_val)
#define rd_pd_KX_en()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c488,14,15,__ERR)
#define wr_pd_KX_en(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c488,0x0002,1,wr_val)
#define rd_pmd_ln_mode_override()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c489,7,15,__ERR)
#define wr_pmd_ln_mode_override(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c489,0x0100,8,wr_val)
#define rd_pmd_ln_mode()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c489,8,8,__ERR)
#define wr_pmd_ln_mode(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c489,0x00ff,0,wr_val)
#define rd_lp_mp5_up1_page_data()                     _eagle_phy_1_pmd_rde_reg_addr32(0x1800c490,__ERR)
#define rd_lp_mp5_up2_page_data()                     _eagle_phy_1_pmd_rde_reg_addr32(0x1800c491,__ERR)
#define rd_lp_mp5_up3_page_data()                     _eagle_phy_1_pmd_rde_reg_addr32(0x1800c492,__ERR)
#define rd_lp_mp5_up4_page_data()                     _eagle_phy_1_pmd_rde_reg_addr32(0x1800c493,__ERR)
#define rd_lp_mp1024_up1_page_data()                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800c494,__ERR)
#define rd_lp_mp1024_up2_page_data()                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800c495,__ERR)
#define rd_lp_mp1024_up3_page_data()                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800c496,__ERR)
#define rd_lp_mp1024_up4_page_data()                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800c497,__ERR)
#define rd_lp_base_page1_page_data()                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800c498,__ERR)
#define rd_lp_base_page2_page_data()                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800c499,__ERR)
#define rd_lp_base_page3_page_data()                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800c49a,__ERR)
#define rd_ld_page_2_page_data()                      _eagle_phy_1_pmd_rde_reg_addr32(0x1800c4a0,__ERR)
#define wr_ld_page_2_page_data(wr_val)                eagle_phy_1_pmd_wr_reg_addr32(0x1800c4a0,wr_val)
#define rd_ld_page_1_page_data()                      _eagle_phy_1_pmd_rde_reg_addr32(0x1800c4a1,__ERR)
#define wr_ld_page_1_page_data(wr_val)                eagle_phy_1_pmd_wr_reg_addr32(0x1800c4a1,wr_val)
#define rd_ld_page_0_page_data()                      _eagle_phy_1_pmd_rde_reg_addr32(0x1800c4a2,__ERR)
#define wr_ld_page_0_page_data(wr_val)                eagle_phy_1_pmd_wr_reg_addr32(0x1800c4a2,wr_val)
#define rd_lp_page_2_page_data()                      _eagle_phy_1_pmd_rde_reg_addr32(0x1800c4a3,__ERR)
#define rd_lp_page_1_page_data()                      _eagle_phy_1_pmd_rde_reg_addr32(0x1800c4a4,__ERR)
#define rd_lp_page_0_page_data()                      _eagle_phy_1_pmd_rde_reg_addr32(0x1800c4a5,__ERR)
#define rd_an_completed_sw()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a6,13,15,__ERR)
#define rd_ld_control_valid()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a6,14,15,__ERR)
#define rd_lp_status_valid()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a6,15,15,__ERR)
#define rd_SW_AN()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a7,14,15,__ERR)
#define wr_SW_AN(wr_val)                              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a7,0x0002,1,wr_val)
#define rd_SW_HCD()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a7,15,15,__ERR)
#define wr_SW_HCD(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a7,0x0001,0,wr_val)
#define rd_an_st_sgmii_mode()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,0,15,__ERR)
#define wr_an_st_sgmii_mode(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x8000,15,wr_val)
#define rd_an_st_hp_mode()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,1,15,__ERR)
#define wr_an_st_hp_mode(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x4000,14,wr_val)
#define rd_an_st_rx_sgmii_mismatch()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,2,15,__ERR)
#define wr_an_st_rx_sgmii_mismatch(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x2000,13,wr_val)
#define rd_an_st_rx_bp()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,3,15,__ERR)
#define wr_an_st_rx_bp(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x1000,12,wr_val)
#define rd_an_st_rx_np()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,4,15,__ERR)
#define wr_an_st_rx_np(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0800,11,wr_val)
#define rd_an_st_rx_mp_null()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,5,15,__ERR)
#define wr_an_st_rx_mp_null(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0400,10,wr_val)
#define rd_an_st_rx_mp_oui()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,6,15,__ERR)
#define wr_an_st_rx_mp_oui(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0200,9,wr_val)
#define rd_an_st_rx_mp_over1g()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,7,15,__ERR)
#define wr_an_st_rx_mp_over1g(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0100,8,wr_val)
#define rd_an_st_rx_mp_mismatch()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,8,15,__ERR)
#define wr_an_st_rx_mp_mismatch(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0080,7,wr_val)
#define rd_an_st_rx_up_3()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,9,15,__ERR)
#define wr_an_st_rx_up_3(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0040,6,wr_val)
#define rd_an_st_rx_up_oui_mismatch()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,10,15,__ERR)
#define wr_an_st_rx_up_oui_mismatch(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0020,5,wr_val)
#define rd_an_st_rx_up_oui_match()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,11,15,__ERR)
#define wr_an_st_rx_up_oui_match(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0010,4,wr_val)
#define rd_an_st_rx_invalid_seq()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,12,15,__ERR)
#define wr_an_st_rx_invalid_seq(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0008,3,wr_val)
#define rd_an_st_rx_np_toggle_err()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,13,15,__ERR)
#define wr_an_st_rx_np_toggle_err(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0004,2,wr_val)
#define rd_an_st_cl37_complete()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,14,15,__ERR)
#define wr_an_st_cl37_complete(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0002,1,wr_val)
#define rd_an_st_cl73_complete()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a8,15,15,__ERR)
#define wr_an_st_cl73_complete(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a8,0x0001,0,wr_val)
#define rd_an_st_next_page_wait()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,2,15,__ERR)
#define wr_an_st_next_page_wait(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x2000,13,wr_val)
#define rd_an_st_link_ok()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,3,15,__ERR)
#define wr_an_st_link_ok(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x1000,12,wr_val)
#define rd_an_st_an_good_check()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,4,15,__ERR)
#define wr_an_st_an_good_check(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0800,11,wr_val)
#define rd_an_st_restart()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,5,15,__ERR)
#define wr_an_st_restart(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0400,10,wr_val)
#define rd_an_st_config_nonzero()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,6,15,__ERR)
#define wr_an_st_config_nonzero(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0200,9,wr_val)
#define rd_an_st_consistency_mismatch()               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,7,15,__ERR)
#define wr_an_st_consistency_mismatch(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0100,8,wr_val)
#define rd_an_st_complete_ack()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,8,15,__ERR)
#define wr_an_st_complete_ack(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0080,7,wr_val)
#define rd_an_st_ack_detect()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,9,15,__ERR)
#define wr_an_st_ack_detect(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0040,6,wr_val)
#define rd_an_st_ability_detect()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,10,15,__ERR)
#define wr_an_st_ability_detect(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0020,5,wr_val)
#define rd_an_st_an_enable()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,11,15,__ERR)
#define wr_an_st_an_enable(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0010,4,wr_val)
#define rd_an_st_error_state()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,12,15,__ERR)
#define wr_an_st_error_state(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0008,3,wr_val)
#define rd_an_st_disable_link()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,13,15,__ERR)
#define wr_an_st_disable_link(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0004,2,wr_val)
#define rd_an_st_idle_detect()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,14,15,__ERR)
#define wr_an_st_idle_detect(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0002,1,wr_val)
#define rd_an_st_config_restart()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4a9,15,15,__ERR)
#define wr_an_st_config_restart(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4a9,0x0001,0,wr_val)
#define rd_an_rx_st_pulse_too_moderate()              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,3,15,__ERR)
#define wr_an_rx_st_pulse_too_moderate(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x1000,12,wr_val)
#define rd_an_rx_st_pulse_too_short()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,4,15,__ERR)
#define wr_an_rx_st_pulse_too_short(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0800,11,wr_val)
#define rd_an_rx_st_pulse_too_long()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,5,15,__ERR)
#define wr_an_rx_st_pulse_too_long(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0400,10,wr_val)
#define rd_an_rx_st_page_too_short()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,6,15,__ERR)
#define wr_an_rx_st_page_too_short(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0200,9,wr_val)
#define rd_an_rx_st_page_too_long()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,7,15,__ERR)
#define wr_an_rx_st_page_too_long(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0100,8,wr_val)
#define rd_an_rx_st_clk_trans_miss()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,8,15,__ERR)
#define wr_an_rx_st_clk_trans_miss(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0080,7,wr_val)
#define rd_an_rx_st_mv_pair()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,9,15,__ERR)
#define wr_an_rx_st_mv_pair(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0040,6,wr_val)
#define rd_an_rx_st_page()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,10,15,__ERR)
#define wr_an_rx_st_page(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0020,5,wr_val)
#define rd_an_rx_st_rudi_idle()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,11,15,__ERR)
#define wr_an_rx_st_rudi_idle(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0010,4,wr_val)
#define rd_an_rx_st_rudi_config()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,12,15,__ERR)
#define wr_an_rx_st_rudi_config(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0008,3,wr_val)
#define rd_an_rx_st_rudi_invalid()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,13,15,__ERR)
#define wr_an_rx_st_rudi_invalid(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0004,2,wr_val)
#define rd_an_rx_st_state()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4aa,14,14,__ERR)
#define wr_an_rx_st_state(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c4aa,0x0003,0,wr_val)
#define rd_an_st_resolution_err()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,2,15,__ERR)
#define rd_an_hcd_duplex()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,3,15,__ERR)
#define rd_an_hcd_pause()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,4,14,__ERR)
#define rd_an_hcd_speed()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,6,10,__ERR)
#define rd_an_hcd_fec()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,12,15,__ERR)
#define rd_an_hcd_cl72()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,13,15,__ERR)
#define rd_an_hcd_higig2()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,14,15,__ERR)
#define rd_an_hcd_switch_to_cl37()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ab,15,15,__ERR)
#define rd_an_complete()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,0,15,__ERR)
#define rd_an_retry_count()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,1,10,__ERR)
#define rd_remote_fault_in_base_page()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,7,15,__ERR)
#define rd_pd_completed()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,8,15,__ERR)
#define rd_an_active()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,9,15,__ERR)
#define rd_an_fail_count()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,10,12,__ERR)
#define rd_pd_in_progress()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,14,15,__ERR)
#define rd_pd_hcd_kx4_or_kx()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c4ac,15,15,__ERR)
#define rd_tla_ln_sequencer_fsm_status()              _eagle_phy_1_pmd_rde_field_addr32(0x1800c4ad,5,5,__ERR)
#define wr_tla_ln_sequencer_fsm_status(wr_val)        eagle_phy_1_pmd_mwr_reg_addr32(0x1800c4ad,0x07ff,0,wr_val)
#define rd_seq_unexpected_page()                      _eagle_phy_1_pmd_rde_reg_addr32(0x1800c4ae,__ERR)
#define rd_osr_mode_frc()                             _eagle_phy_1_pmd_rde_field_byte(0xd080,0,15,__ERR)
#define wr_osr_mode_frc(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd080,0x8000,15,wr_val)
#define rd_osr_mode_frc_val()                         _eagle_phy_1_pmd_rde_field_byte(0xd080,12,12,__ERR)
#define wr_osr_mode_frc_val(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd080,0x000f,0,wr_val)
#define rd_afe_sigdet_pwrdn()                         _eagle_phy_1_pmd_rde_field_byte(0xd081,11,15,__ERR)
#define wr_afe_sigdet_pwrdn(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd081,0x0010,4,wr_val)
#define rd_ln_tx_s_pwrdn()                            _eagle_phy_1_pmd_rde_field_byte(0xd081,12,15,__ERR)
#define wr_ln_tx_s_pwrdn(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd081,0x0008,3,wr_val)
#define rd_ln_rx_s_pwrdn()                            _eagle_phy_1_pmd_rde_field_byte(0xd081,13,15,__ERR)
#define wr_ln_rx_s_pwrdn(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd081,0x0004,2,wr_val)
#define rd_ln_dp_s_rstb()                             _eagle_phy_1_pmd_rde_field_byte(0xd081,14,15,__ERR)
#define wr_ln_dp_s_rstb(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd081,0x0002,1,wr_val)
#define rd_ln_s_rstb()                                _eagle_phy_1_pmd_rde_field_byte(0xd08e,15,15,__ERR)
#define wr_ln_s_rstb(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte(0xd08e,0x0001,0,wr_val)
#define rd_pmd_rx_clk_vld_frc_val()                   _eagle_phy_1_pmd_rde_field_byte(0xd087,11,15,__ERR)
#define wr_pmd_rx_clk_vld_frc_val(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd087,0x0010,4,wr_val)
#define rd_pmd_rx_clk_vld_frc()                       _eagle_phy_1_pmd_rde_field_byte(0xd087,12,15,__ERR)
#define wr_pmd_rx_clk_vld_frc(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd087,0x0008,3,wr_val)
#define rd_ln_rx_s_comclk_frc_on()                    _eagle_phy_1_pmd_rde_field_byte(0xd087,13,15,__ERR)
#define wr_ln_rx_s_comclk_frc_on(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd087,0x0004,2,wr_val)
#define rd_ln_rx_s_comclk_sel()                       _eagle_phy_1_pmd_rde_field_byte(0xd087,14,15,__ERR)
#define wr_ln_rx_s_comclk_sel(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd087,0x0002,1,wr_val)
#define rd_ln_rx_s_clkgate_frc_on()                   _eagle_phy_1_pmd_rde_field_byte(0xd087,15,15,__ERR)
#define wr_ln_rx_s_clkgate_frc_on(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd087,0x0001,0,wr_val)
#define rd_ln_tx_dp_s_rstb()                          _eagle_phy_1_pmd_rde_field_byte(0xd084,6,15,__ERR)
#define wr_ln_tx_dp_s_rstb(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd084,0x0200,9,wr_val)
#define rd_ln_tx_s_rstb()                             _eagle_phy_1_pmd_rde_field_byte(0xd084,7,15,__ERR)
#define wr_ln_tx_s_rstb(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd084,0x0100,8,wr_val)
#define rd_sigdet_dp_rstb_en()                        _eagle_phy_1_pmd_rde_field_byte(0xd084,13,15,__ERR)
#define wr_sigdet_dp_rstb_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd084,0x0004,2,wr_val)
#define rd_ln_rx_dp_s_rstb()                          _eagle_phy_1_pmd_rde_field_byte(0xd084,14,15,__ERR)
#define wr_ln_rx_dp_s_rstb(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd084,0x0002,1,wr_val)
#define rd_ln_rx_s_rstb()                             _eagle_phy_1_pmd_rde_field_byte(0xd084,15,15,__ERR)
#define wr_ln_rx_s_rstb(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd084,0x0001,0,wr_val)
#define rd_afe_tx_reset_frc_val()                     _eagle_phy_1_pmd_rde_field_byte(0xd082,8,15,__ERR)
#define wr_afe_tx_reset_frc_val(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0080,7,wr_val)
#define rd_afe_tx_reset_frc()                         _eagle_phy_1_pmd_rde_field_byte(0xd082,9,15,__ERR)
#define wr_afe_tx_reset_frc(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0040,6,wr_val)
#define rd_afe_tx_pwrdn_frc_val()                     _eagle_phy_1_pmd_rde_field_byte(0xd082,10,15,__ERR)
#define wr_afe_tx_pwrdn_frc_val(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0020,5,wr_val)
#define rd_afe_tx_pwrdn_frc()                         _eagle_phy_1_pmd_rde_field_byte(0xd082,11,15,__ERR)
#define wr_afe_tx_pwrdn_frc(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0010,4,wr_val)
#define rd_afe_rx_reset_frc_val()                     _eagle_phy_1_pmd_rde_field_byte(0xd082,12,15,__ERR)
#define wr_afe_rx_reset_frc_val(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0008,3,wr_val)
#define rd_afe_rx_reset_frc()                         _eagle_phy_1_pmd_rde_field_byte(0xd082,13,15,__ERR)
#define wr_afe_rx_reset_frc(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0004,2,wr_val)
#define rd_afe_rx_pwrdn_frc_val()                     _eagle_phy_1_pmd_rde_field_byte(0xd082,14,15,__ERR)
#define wr_afe_rx_pwrdn_frc_val(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0002,1,wr_val)
#define rd_afe_rx_pwrdn_frc()                         _eagle_phy_1_pmd_rde_field_byte(0xd082,15,15,__ERR)
#define wr_afe_rx_pwrdn_frc(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd082,0x0001,0,wr_val)
#define rd_pmd_ln_tx_h_pwrdn_pkill()                  _eagle_phy_1_pmd_rde_field_byte(0xd083,12,15,__ERR)
#define wr_pmd_ln_tx_h_pwrdn_pkill(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd083,0x0008,3,wr_val)
#define rd_pmd_ln_rx_h_pwrdn_pkill()                  _eagle_phy_1_pmd_rde_field_byte(0xd083,13,15,__ERR)
#define wr_pmd_ln_rx_h_pwrdn_pkill(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd083,0x0004,2,wr_val)
#define rd_pmd_ln_dp_h_rstb_pkill()                   _eagle_phy_1_pmd_rde_field_byte(0xd083,14,15,__ERR)
#define wr_pmd_ln_dp_h_rstb_pkill(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd083,0x0002,1,wr_val)
#define rd_pmd_ln_h_rstb_pkill()                      _eagle_phy_1_pmd_rde_field_byte(0xd083,15,15,__ERR)
#define wr_pmd_ln_h_rstb_pkill(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd083,0x0001,0,wr_val)
#define rd_pmd_lane_mode()                            _eagle_phy_1_pmd_rde_reg(0xd088,__ERR)
#define rd_uc_ack_lane_dp_reset()                     _eagle_phy_1_pmd_rde_field_byte(0xd085,14,15,__ERR)
#define wr_uc_ack_lane_dp_reset(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd085,0x0002,1,wr_val)
#define rd_uc_ack_lane_cfg_done()                     _eagle_phy_1_pmd_rde_field_byte(0xd085,15,15,__ERR)
#define wr_uc_ack_lane_cfg_done(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd085,0x0001,0,wr_val)
#define rd_lane_dp_reset_state()                      _eagle_phy_1_pmd_rde_field_byte(0xd089,13,13,__ERR)
#define rd_lane_reg_reset_occurred()                  _eagle_phy_1_pmd_rde_field_byte(0xd086,15,15,__ERR)
#define wr_lane_reg_reset_occurred(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd086,0x0001,0,wr_val)
#define rd_lane_multicast_mask_control()              _eagle_phy_1_pmd_rde_field_byte(0xd08a,15,15,__ERR)
#define wr_lane_multicast_mask_control(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd08a,0x0001,0,wr_val)
#define rd_osr_mode()                                 _eagle_phy_1_pmd_rde_field_byte(0xd08b,12,12,__ERR)
#define rd_osr_mode_pin()                             _eagle_phy_1_pmd_rde_field_byte(0xd08c,12,12,__ERR)
#define rd_afe_tx_reset()                             _eagle_phy_1_pmd_rde_field_byte(0xd08d,12,15,__ERR)
#define rd_afe_tx_pwrdn()                             _eagle_phy_1_pmd_rde_field_byte(0xd08d,13,15,__ERR)
#define rd_afe_rx_reset()                             _eagle_phy_1_pmd_rde_field_byte(0xd08d,14,15,__ERR)
#define rd_afe_rx_pwrdn()                             _eagle_phy_1_pmd_rde_field_byte(0xd08d,15,15,__ERR)
#define rd_cl72_ieee_lp_status_report()               _eagle_phy_1_pmd_rde_reg(0x0099,__ERR)
#define rd_cl72_ieee_training_enable()                _eagle_phy_1_pmd_rde_field_byte(0x0096,14,15,__ERR)
#define wr_cl72_ieee_training_enable(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0x0096,0x0002,1,wr_val)
#define rd_cl72_ieee_restart_training()               _eagle_phy_1_pmd_rde_field_byte(0x0096,15,15,__ERR)
#define wr_cl72_ieee_restart_training(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0x0096,0x0001,0,wr_val)
#define rd_cl72_ieee_training_failure()               _eagle_phy_1_pmd_rde_field_byte(0x0097,12,15,__ERR)
#define rd_cl72_ieee_training_status()                _eagle_phy_1_pmd_rde_field_byte(0x0097,13,15,__ERR)
#define rd_cl72_ieee_frame_lock()                     _eagle_phy_1_pmd_rde_field_byte(0x0097,14,15,__ERR)
#define rd_cl72_ieee_receiver_status()                _eagle_phy_1_pmd_rde_field_byte(0x0097,15,15,__ERR)
#define rd_cl72_ieee_lp_coeff_update()                _eagle_phy_1_pmd_rde_reg(0x0098,__ERR)
#define rd_cl72_ieee_ld_coeff_update()                _eagle_phy_1_pmd_rde_reg(0x009a,__ERR)
#define rd_cl72_ieee_ld_status_report()               _eagle_phy_1_pmd_rde_reg(0x009b,__ERR)
#define rd_cl72_rcvd_status_page()                    _eagle_phy_1_pmd_rde_reg(0xd050,__ERR)
#define rd_cl72_rx_dp_ln_clk_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd051,13,15,__ERR)
#define wr_cl72_rx_dp_ln_clk_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd051,0x0004,2,wr_val)
#define rd_cl72_tr_coarse_lock()                      _eagle_phy_1_pmd_rde_field_byte(0xd051,14,15,__ERR)
#define wr_cl72_tr_coarse_lock(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd051,0x0002,1,wr_val)
#define rd_cl72_ppm_offset_en()                       _eagle_phy_1_pmd_rde_field_byte(0xd052,1,15,__ERR)
#define wr_cl72_ppm_offset_en(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd052,0x4000,14,wr_val)
#define rd_cl72_strict_marker_chk()                   _eagle_phy_1_pmd_rde_field_byte(0xd052,2,15,__ERR)
#define wr_cl72_strict_marker_chk(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd052,0x2000,13,wr_val)
#define rd_cl72_strict_dme_chk()                      _eagle_phy_1_pmd_rde_field_byte(0xd052,3,15,__ERR)
#define wr_cl72_strict_dme_chk(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd052,0x1000,12,wr_val)
#define rd_cl72_ctrl_frame_dly()                      _eagle_phy_1_pmd_rde_field_byte(0xd052,4,12,__ERR)
#define wr_cl72_ctrl_frame_dly(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd052,0x0f00,8,wr_val)
#define rd_cl72_dme_cell_boundary_chk()               _eagle_phy_1_pmd_rde_field_byte(0xd052,8,15,__ERR)
#define wr_cl72_dme_cell_boundary_chk(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd052,0x0080,7,wr_val)
#define rd_cl72_bad_marker_cnt()                      _eagle_phy_1_pmd_rde_field_byte(0xd052,11,13,__ERR)
#define wr_cl72_bad_marker_cnt(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd052,0x001c,2,wr_val)
#define rd_cl72_good_marker_cnt()                     _eagle_phy_1_pmd_rde_field_byte(0xd052,14,14,__ERR)
#define wr_cl72_good_marker_cnt(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd052,0x0003,0,wr_val)
#define rd_cl72_lp_control_page()                     _eagle_phy_1_pmd_rde_reg(0xd053,__ERR)
#define rd_cl72_signal_detect()                       _eagle_phy_1_pmd_rde_field_byte(0xd054,15,15,__ERR)
#define rd_cl72_xmt_update_page()                     _eagle_phy_1_pmd_rde_reg(0xd060,__ERR)
#define wr_cl72_xmt_update_page(wr_val)               eagle_phy_1_pmd_wr_reg(0xd060,wr_val)
#define rd_cl72_double_cmd_en()                       _eagle_phy_1_pmd_rde_field_byte(0xd068,3,15,__ERR)
#define wr_cl72_double_cmd_en(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd068,0x1000,12,wr_val)
#define rd_cl72_dis_lp_coeff_updates_to_ld()          _eagle_phy_1_pmd_rde_field_byte(0xd068,4,15,__ERR)
#define wr_cl72_dis_lp_coeff_updates_to_ld(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte(0xd068,0x0800,11,wr_val)
#define rd_cl72_ld_xmt_status_override()              _eagle_phy_1_pmd_rde_field_byte(0xd068,5,15,__ERR)
#define wr_cl72_ld_xmt_status_override(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd068,0x0400,10,wr_val)
#define rd_cl72_ld_xmt_status_load()                  _eagle_phy_1_pmd_rde_field_byte(0xd068,6,15,__ERR)
#define wr_cl72_ld_xmt_status_load(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd068,0x0200,9,wr_val)
#define rd_cl72_v2_constraint_dis()                   _eagle_phy_1_pmd_rde_field_byte(0xd068,7,15,__ERR)
#define wr_cl72_v2_constraint_dis(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd068,0x0100,8,wr_val)
#define rd_cl72_tap_v2_val()                          _eagle_phy_1_pmd_rde_field_byte(0xd068,8,10,__ERR)
#define wr_cl72_tap_v2_val(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd068,0x00fc,2,wr_val)
#define rd_cl72_inc_dec_val_sel()                     _eagle_phy_1_pmd_rde_field_byte(0xd068,14,14,__ERR)
#define wr_cl72_inc_dec_val_sel(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd068,0x0003,0,wr_val)
#define rd_cl72_tx_dp_ln_clk_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd061,13,15,__ERR)
#define wr_cl72_tx_dp_ln_clk_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd061,0x0004,2,wr_val)
#define rd_cl72_signal_det_frc()                      _eagle_phy_1_pmd_rde_field_byte(0xd061,14,15,__ERR)
#define wr_cl72_signal_det_frc(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd061,0x0002,1,wr_val)
#define rd_cl72_rx_trained()                          _eagle_phy_1_pmd_rde_field_byte(0xd061,15,15,__ERR)
#define wr_cl72_rx_trained(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd061,0x0001,0,wr_val)
#define rd_cl72_frame_lock_rdy_for_cmd_en()           _eagle_phy_1_pmd_rde_field_byte(0xd062,14,15,__ERR)
#define wr_cl72_frame_lock_rdy_for_cmd_en(wr_val)     _eagle_phy_1_pmd_mwr_reg_byte(0xd062,0x0002,1,wr_val)
#define rd_cl72_brk_ring_osc()                        _eagle_phy_1_pmd_rde_field_byte(0xd062,15,15,__ERR)
#define wr_cl72_brk_ring_osc(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd062,0x0001,0,wr_val)
#define rd_cl72_dis_max_wait_timer()                  _eagle_phy_1_pmd_rde_field_byte(0xd063,15,15,__ERR)
#define wr_cl72_dis_max_wait_timer(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd063,0x0001,0,wr_val)
#define rd_cl72_ld_status_page()                      _eagle_phy_1_pmd_rde_reg(0xd064,__ERR)
#define rd_cl72_ready_for_cmd()                       _eagle_phy_1_pmd_rde_field_byte(0xd065,15,15,__ERR)
#define rd_cl72_tx_fir_tap_post_kr_init_val()         _eagle_phy_1_pmd_rde_field_byte(0xd066,5,10,__ERR)
#define wr_cl72_tx_fir_tap_post_kr_init_val(wr_val)   _eagle_phy_1_pmd_mwr_reg_byte(0xd066,0x07e0,5,wr_val)
#define rd_cl72_tx_fir_tap_pre_kr_init_val()          _eagle_phy_1_pmd_rde_field_byte(0xd066,11,11,__ERR)
#define wr_cl72_tx_fir_tap_pre_kr_init_val(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte(0xd066,0x001f,0,wr_val)
#define rd_cl72_tx_fir_tap_main_kr_init_val()         _eagle_phy_1_pmd_rde_field_byte(0xd067,9,9,__ERR)
#define wr_cl72_tx_fir_tap_main_kr_init_val(wr_val)   _eagle_phy_1_pmd_mwr_reg_byte(0xd067,0x007f,0,wr_val)
#define rd_cl72_override_ld_status_page()             _eagle_phy_1_pmd_rde_reg(0xd069,__ERR)
#define wr_cl72_override_ld_status_page(wr_val)       eagle_phy_1_pmd_wr_reg(0xd069,wr_val)
#define rd_cl72_frame_lock_lh()                       _eagle_phy_1_pmd_rde_field_byte(0xd06a,4,15,__ERR)
#define rd_cl72_ld_coeff_cmd_hist()                   _eagle_phy_1_pmd_rde_field(0xd06a,5,5,__ERR)
#define rdc_revid_rev_letter()                        _eagle_phy_1_pmd_rde_field_byte(0xd0f0,0,14,__ERR)
#define rdc_revid_rev_number()                        _eagle_phy_1_pmd_rde_field_byte(0xd0f0,2,13,__ERR)
#define rdc_revid_bonding()                           _eagle_phy_1_pmd_rde_field_byte(0xd0f0,5,14,__ERR)
#define rdc_revid_process()                           _eagle_phy_1_pmd_rde_field_byte(0xd0f0,7,13,__ERR)
#define rdc_revid_model()                             _eagle_phy_1_pmd_rde_field_byte(0xd0f0,10,10,__ERR)
#define rdc_revid_multiplicity()                      _eagle_phy_1_pmd_rde_field_byte(0xd0fa,0,12,__ERR)
#define rdc_revid_mdio()                              _eagle_phy_1_pmd_rde_field_byte(0xd0fa,10,15,__ERR)
#define rdc_revid_micro()                             _eagle_phy_1_pmd_rde_field_byte(0xd0fa,11,15,__ERR)
#define rdc_revid_cl72()                              _eagle_phy_1_pmd_rde_field_byte(0xd0fa,12,15,__ERR)
#define rdc_revid_pir()                               _eagle_phy_1_pmd_rde_field_byte(0xd0fa,13,15,__ERR)
#define rdc_revid_llp()                               _eagle_phy_1_pmd_rde_field_byte(0xd0fa,14,15,__ERR)
#define rdc_revid_eee()                               _eagle_phy_1_pmd_rde_field_byte(0xd0fa,15,15,__ERR)
#define rdc_revid2()                                  _eagle_phy_1_pmd_rde_field_byte(0xd0fe,12,12,__ERR)
#define rdc_core_s_rstb()                             _eagle_phy_1_pmd_rde_field_byte(0xd0f1,15,15,__ERR)
#define wrc_core_s_rstb(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd0f1,0x0001,0,wr_val)
#define rdc_tx_pi_loop_filter_stable()                _eagle_phy_1_pmd_rde_field_byte(0xd0f2,1,15,__ERR)
#define wrc_tx_pi_loop_filter_stable(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x4000,14,wr_val)
#define rdc_afe_s_pll_reset_frc()                     _eagle_phy_1_pmd_rde_field_byte(0xd0f2,2,15,__ERR)
#define wrc_afe_s_pll_reset_frc(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x2000,13,wr_val)
#define rdc_afe_s_pll_reset_frc_val()                 _eagle_phy_1_pmd_rde_field_byte(0xd0f2,3,15,__ERR)
#define wrc_afe_s_pll_reset_frc_val(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x1000,12,wr_val)
#define rdc_tx_s_clkgate_frc_on()                     _eagle_phy_1_pmd_rde_field_byte(0xd0f2,4,15,__ERR)
#define wrc_tx_s_clkgate_frc_on(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0800,11,wr_val)
#define rdc_tx_s_comclk_frc_on()                      _eagle_phy_1_pmd_rde_field_byte(0xd0f2,5,15,__ERR)
#define wrc_tx_s_comclk_frc_on(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0400,10,wr_val)
#define rdc_tx_s_comclk_sel()                         _eagle_phy_1_pmd_rde_field_byte(0xd0f2,6,15,__ERR)
#define wrc_tx_s_comclk_sel(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0200,9,wr_val)
#define rdc_pmd_tx_clk_vld_frc_val()                  _eagle_phy_1_pmd_rde_field_byte(0xd0f2,7,15,__ERR)
#define wrc_pmd_tx_clk_vld_frc_val(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0100,8,wr_val)
#define rdc_pmd_tx_clk_vld_frc()                      _eagle_phy_1_pmd_rde_field_byte(0xd0f2,8,15,__ERR)
#define wrc_pmd_tx_clk_vld_frc(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0080,7,wr_val)
#define rdc_pmd_mdio_trans_pkill()                    _eagle_phy_1_pmd_rde_field_byte(0xd0f2,10,15,__ERR)
#define wrc_pmd_mdio_trans_pkill(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0020,5,wr_val)
#define rdc_sup_rst_seq_frc()                         _eagle_phy_1_pmd_rde_field_byte(0xd0f2,11,15,__ERR)
#define wrc_sup_rst_seq_frc(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0010,4,wr_val)
#define rdc_sup_rst_seq_frc_val()                     _eagle_phy_1_pmd_rde_field_byte(0xd0f2,12,15,__ERR)
#define wrc_sup_rst_seq_frc_val(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0008,3,wr_val)
#define rdc_pmd_core_dp_h_rstb_pkill()                _eagle_phy_1_pmd_rde_field_byte(0xd0f2,14,15,__ERR)
#define wrc_pmd_core_dp_h_rstb_pkill(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd0f2,0x0002,1,wr_val)
#define rdc_core_multicast_mask_control()             _eagle_phy_1_pmd_rde_field_byte(0xd0f3,12,12,__ERR)
#define wrc_core_multicast_mask_control(wr_val)       _eagle_phy_1_pmd_mwr_reg_byte(0xd0f3,0x000f,0,wr_val)
#define rdc_uc_active()                               _eagle_phy_1_pmd_rde_field_byte(0xd0f4,0,15,__ERR)
#define wrc_uc_active(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd0f4,0x8000,15,wr_val)
#define rdc_afe_s_pll_pwrdn()                         _eagle_phy_1_pmd_rde_field_byte(0xd0f4,1,15,__ERR)
#define wrc_afe_s_pll_pwrdn(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0f4,0x4000,14,wr_val)
#define rdc_core_dp_s_rstb()                          _eagle_phy_1_pmd_rde_field_byte(0xd0f4,2,15,__ERR)
#define wrc_core_dp_s_rstb(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd0f4,0x2000,13,wr_val)
#define rdc_heartbeat_count_1us()                     _eagle_phy_1_pmd_rde_field(0xd0f4,6,6,__ERR)
#define wrc_heartbeat_count_1us(wr_val)               eagle_phy_1_pmd_mwr_reg(0xd0f4,0x03ff,0,wr_val)
#define rdc_uc_ack_core_dp_reset()                    _eagle_phy_1_pmd_rde_field_byte(0xd0f5,14,15,__ERR)
#define wrc_uc_ack_core_dp_reset(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0f5,0x0002,1,wr_val)
#define rdc_uc_ack_core_cfg_done()                    _eagle_phy_1_pmd_rde_field_byte(0xd0f5,15,15,__ERR)
#define wrc_uc_ack_core_cfg_done(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0f5,0x0001,0,wr_val)
#define rdc_lane_reset_released()                     _eagle_phy_1_pmd_rde_field_byte(0xd0f8,1,15,__ERR)
#define rdc_lane_reset_released_index()               _eagle_phy_1_pmd_rde_field_byte(0xd0f8,3,11,__ERR)
#define rdc_core_dp_reset_state()                     _eagle_phy_1_pmd_rde_field_byte(0xd0f8,13,13,__ERR)
#define rdc_core_reg_reset_occurred()                 _eagle_phy_1_pmd_rde_field_byte(0xd0f6,15,15,__ERR)
#define wrc_core_reg_reset_occurred(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd0f6,0x0001,0,wr_val)
#define rdc_rst_seq_dis_flt_mode()                    _eagle_phy_1_pmd_rde_field_byte(0xd0f7,0,14,__ERR)
#define wrc_rst_seq_dis_flt_mode(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0f7,0xc000,14,wr_val)
#define rdc_pwrdn_seq_timer()                         _eagle_phy_1_pmd_rde_field_byte(0xd0f7,5,13,__ERR)
#define wrc_pwrdn_seq_timer(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0f7,0x0700,8,wr_val)
#define rdc_rst_seq_timer()                           _eagle_phy_1_pmd_rde_field_byte(0xd0f7,13,13,__ERR)
#define wrc_rst_seq_timer(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0f7,0x0007,0,wr_val)
#define rdc_pmd_core_mode()                           _eagle_phy_1_pmd_rde_reg(0xd0f9,__ERR)
#define rd_disable_extend_fdx_only()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c301,0,15,__ERR)
#define wr_disable_extend_fdx_only(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c301,0x8000,15,wr_val)
#define rd_clear_ber_counter()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c301,1,15,__ERR)
#define wr_clear_ber_counter(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c301,0x4000,14,wr_val)
#define rd_disable_TRRR_generation()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c301,7,15,__ERR)
#define wr_disable_TRRR_generation(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c301,0x0100,8,wr_val)
#define rd_disable_carrier_extend()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c301,8,15,__ERR)
#define wr_disable_carrier_extend(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c301,0x0080,7,wr_val)
#define rd_disable_remote_fault_reporting()           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c301,11,15,__ERR)
#define wr_disable_remote_fault_reporting(wr_val)     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c301,0x0010,4,wr_val)
#define rd_enable_autoneg_err_timer()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c301,12,15,__ERR)
#define wr_enable_autoneg_err_timer(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c301,0x0008,3,wr_val)
#define rd_filter_force_link()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c301,13,15,__ERR)
#define wr_filter_force_link(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c301,0x0004,2,wr_val)
#define rd_tx_err_detected()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c304,4,15,__ERR)
#define rd_rx_err_detected()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c304,5,15,__ERR)
#define rd_link_status_change()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c304,8,15,__ERR)
#define rd_spare()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30a,8,8,__ERR)
#define wr_spare(wr_val)                              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30a,0x00ff,0,wr_val)
#define rd_force_ieee_SpeedSel_en()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,0,15,__ERR)
#define wr_force_ieee_SpeedSel_en(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x8000,15,wr_val)
#define rd_force_ieee_cl22_SpeedSel_en()              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,1,15,__ERR)
#define wr_force_ieee_cl22_SpeedSel_en(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x4000,14,wr_val)
#define rd_use_ieee_reg_ctrl_sel()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,2,14,__ERR)
#define wr_use_ieee_reg_ctrl_sel(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x3000,12,wr_val)
#define rd_credit_sw_en()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,4,15,__ERR)
#define wr_credit_sw_en(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x0800,11,wr_val)
#define rd_replication_cnt()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,5,15,__ERR)
#define wr_replication_cnt(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x0400,10,wr_val)
#define rd_sgmii_spd_switch()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,6,15,__ERR)
#define wr_sgmii_spd_switch(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x0200,9,wr_val)
#define rd_pcs_creditenable()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,7,15,__ERR)
#define wr_pcs_creditenable(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x0100,8,wr_val)
#define rd_mac_creditenable()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,8,15,__ERR)
#define wr_mac_creditenable(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x0080,7,wr_val)
#define rd_SW_actual_speed_force_en()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,9,15,__ERR)
#define wr_SW_actual_speed_force_en(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x0040,6,wr_val)
#define rd_SW_actual_speed()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30b,10,10,__ERR)
#define wr_SW_actual_speed(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30b,0x003f,0,wr_val)
#define rd_IdleErrorCount_en()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c30c,5,15,__ERR)
#define wr_IdleErrorCount_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c30c,0x0400,10,wr_val)
#define rd_cdr_integ_reg()                            _eagle_phy_1_pmd_rde_field_signed(0xd005,0,0,__ERR)
#define rd_cdr_lm_outoflock()                         _eagle_phy_1_pmd_rde_field_byte(0xd006,7,15,__ERR)
#define rd_cdr_phase_err()                            _eagle_phy_1_pmd_rde_field_signed_byte(0xd006,11,11,__ERR)
#define rd_cnt_bin_p1_dreg()                          _eagle_phy_1_pmd_rde_field_byte(0xd007,1,9,__ERR)
#define rd_cnt_bin_d_dreg()                           _eagle_phy_1_pmd_rde_field_byte(0xd007,9,9,__ERR)
#define rd_cnt_bin_m1_preg()                          _eagle_phy_1_pmd_rde_field_byte(0xd008,1,9,__ERR)
#define rd_cnt_bin_p1_preg()                          _eagle_phy_1_pmd_rde_field_byte(0xd008,9,9,__ERR)
#define rd_cnt_bin_d_mreg()                           _eagle_phy_1_pmd_rde_field_byte(0xd009,1,9,__ERR)
#define rd_cnt_bin_m1_mreg()                          _eagle_phy_1_pmd_rde_field_byte(0xd009,9,9,__ERR)
#define rd_cnt_d_minus_p1()                           _eagle_phy_1_pmd_rde_field_signed_byte(0xd00a,0,8,__ERR)
#define rd_cnt_d_minus_m1()                           _eagle_phy_1_pmd_rde_field_signed_byte(0xd00a,8,8,__ERR)
#define rd_cdr_lm_thr_sel()                           _eagle_phy_1_pmd_rde_field_byte(0xd001,5,13,__ERR)
#define wr_cdr_lm_thr_sel(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0700,8,wr_val)
#define rd_cdr_freq_override_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd001,8,15,__ERR)
#define wr_cdr_freq_override_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0080,7,wr_val)
#define rd_cdr_integ_sat_sel()                        _eagle_phy_1_pmd_rde_field_byte(0xd001,9,15,__ERR)
#define wr_cdr_integ_sat_sel(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0040,6,wr_val)
#define rd_cdr_phase_err_frz()                        _eagle_phy_1_pmd_rde_field_byte(0xd001,10,15,__ERR)
#define wr_cdr_phase_err_frz(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0020,5,wr_val)
#define rd_cdr_integ_reg_clr()                        _eagle_phy_1_pmd_rde_field_byte(0xd001,11,15,__ERR)
#define wr_cdr_integ_reg_clr(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0010,4,wr_val)
#define rd_cdr_freq_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd001,13,15,__ERR)
#define wr_cdr_freq_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0004,2,wr_val)
#define rd_br_pd_en()                                 _eagle_phy_1_pmd_rde_field_byte(0xd001,14,15,__ERR)
#define wr_br_pd_en(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0002,1,wr_val)
#define rd_cdr_phase_sat_ctrl()                       _eagle_phy_1_pmd_rde_field_byte(0xd001,15,15,__ERR)
#define wr_cdr_phase_sat_ctrl(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd001,0x0001,0,wr_val)
#define rd_cdr_freq_override_val()                    _eagle_phy_1_pmd_rde_field_signed(0xd002,0,1,__ERR)
#define wr_cdr_freq_override_val(wr_val)              eagle_phy_1_pmd_mwr_reg(0xd002,0xfffe,1,wr_val)
#define rd_dfe_vga_unfreeze()                         _eagle_phy_1_pmd_rde_field_byte(0xd002,15,15,__ERR)
#define wr_dfe_vga_unfreeze(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd002,0x0001,0,wr_val)
#define rd_osx2p_pherr_gain()                         _eagle_phy_1_pmd_rde_field_byte(0xd003,6,14,__ERR)
#define wr_osx2p_pherr_gain(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd003,0x0300,8,wr_val)
#define rd_pattern_sel()                              _eagle_phy_1_pmd_rde_field_byte(0xd003,8,12,__ERR)
#define wr_pattern_sel(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd003,0x00f0,4,wr_val)
#define rd_phase_err_offset_mult_2()                  _eagle_phy_1_pmd_rde_field_byte(0xd003,14,15,__ERR)
#define wr_phase_err_offset_mult_2(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd003,0x0002,1,wr_val)
#define rd_cdr_zero_polarity()                        _eagle_phy_1_pmd_rde_field_byte(0xd003,15,15,__ERR)
#define wr_cdr_zero_polarity(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd003,0x0001,0,wr_val)
#define rd_send_lms_to_pcs()                          _eagle_phy_1_pmd_rde_field_byte(0xd00b,1,15,__ERR)
#define wr_send_lms_to_pcs(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd00b,0x4000,14,wr_val)
#define rd_rx_pi_manual_reset()                       _eagle_phy_1_pmd_rde_field_byte(0xd004,0,15,__ERR)
#define wr_rx_pi_manual_reset(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd004,0x8000,15,wr_val)
#define rd_rx_pi_slicers_en()                         _eagle_phy_1_pmd_rde_field_byte(0xd004,1,13,__ERR)
#define wr_rx_pi_slicers_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd004,0x7000,12,wr_val)
#define rd_rx_pi_manual_mode()                        _eagle_phy_1_pmd_rde_field_byte(0xd004,4,15,__ERR)
#define wr_rx_pi_manual_mode(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd004,0x0800,11,wr_val)
#define rd_rx_pi_phase_step_dir()                     _eagle_phy_1_pmd_rde_field_byte(0xd004,5,15,__ERR)
#define wr_rx_pi_phase_step_dir(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd004,0x0400,10,wr_val)
#define rd_rx_pi_manual_strobe()                      _eagle_phy_1_pmd_rde_field_byte(0xd004,6,15,__ERR)
#define wr_rx_pi_manual_strobe(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd004,0x0200,9,wr_val)
#define rd_rx_pi_step_size()                          _eagle_phy_1_pmd_rde_field_byte(0xd004,8,15,__ERR)
#define wr_rx_pi_step_size(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd004,0x0080,7,wr_val)
#define rd_rx_pi_phase_step_cnt()                     _eagle_phy_1_pmd_rde_field_byte(0xd004,9,9,__ERR)
#define wr_rx_pi_phase_step_cnt(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd004,0x007f,0,wr_val)
#define rd_uc_dsc_supp_info()                         _eagle_phy_1_pmd_rde_field_byte(0xd00d,0,8,__ERR)
#define wr_uc_dsc_supp_info(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd00d,0xff00,8,wr_val)
#define rd_uc_dsc_ready_for_cmd()                     _eagle_phy_1_pmd_rde_field_byte(0xd00d,8,15,__ERR)
#define wr_uc_dsc_ready_for_cmd(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd00d,0x0080,7,wr_val)
#define rd_uc_dsc_error_found()                       _eagle_phy_1_pmd_rde_field_byte(0xd00d,9,15,__ERR)
#define wr_uc_dsc_error_found(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd00d,0x0040,6,wr_val)
#define rd_uc_dsc_gp_uc_req()                         _eagle_phy_1_pmd_rde_field_byte(0xd00d,10,10,__ERR)
#define wr_uc_dsc_gp_uc_req(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd00d,0x003f,0,wr_val)
#define rd_uc_dsc_data()                              _eagle_phy_1_pmd_rde_reg(0xd00e,__ERR)
#define wr_uc_dsc_data(wr_val)                        eagle_phy_1_pmd_wr_reg(0xd00e,wr_val)
#define rd_eee_mode_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd010,14,15,__ERR)
#define wr_eee_mode_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0002,1,wr_val)
#define rd_eee_quiet_rx_afe_pwrdwn_val()              _eagle_phy_1_pmd_rde_field_byte(0xd010,13,15,__ERR)
#define wr_eee_quiet_rx_afe_pwrdwn_val(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0004,2,wr_val)
#define rd_ignore_rx_mode()                           _eagle_phy_1_pmd_rde_field_byte(0xd010,12,15,__ERR)
#define wr_ignore_rx_mode(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0008,3,wr_val)
#define rd_cl72_timer_en()                            _eagle_phy_1_pmd_rde_field_byte(0xd010,11,15,__ERR)
#define wr_cl72_timer_en(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0010,4,wr_val)
#define rd_uc_tune_en()                               _eagle_phy_1_pmd_rde_field_byte(0xd010,10,15,__ERR)
#define wr_uc_tune_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0020,5,wr_val)
#define rd_hw_tune_en()                               _eagle_phy_1_pmd_rde_field_byte(0xd010,9,15,__ERR)
#define wr_hw_tune_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0040,6,wr_val)
#define rd_uc_trnsum_en()                             _eagle_phy_1_pmd_rde_field_byte(0xd010,8,15,__ERR)
#define wr_uc_trnsum_en(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0080,7,wr_val)
#define rd_eee_measure_en()                           _eagle_phy_1_pmd_rde_field_byte(0xd010,7,15,__ERR)
#define wr_eee_measure_en(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0100,8,wr_val)
#define rd_uc_ack_dsc_eee_done()                      _eagle_phy_1_pmd_rde_field_byte(0xd010,4,15,__ERR)
#define wr_uc_ack_dsc_eee_done(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x0800,11,wr_val)
#define rd_uc_ack_dsc_reset()                         _eagle_phy_1_pmd_rde_field_byte(0xd010,3,15,__ERR)
#define wr_uc_ack_dsc_reset(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x1000,12,wr_val)
#define rd_uc_ack_dsc_restart()                       _eagle_phy_1_pmd_rde_field_byte(0xd010,2,15,__ERR)
#define wr_uc_ack_dsc_restart(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x2000,13,wr_val)
#define rd_uc_ack_dsc_config()                        _eagle_phy_1_pmd_rde_field_byte(0xd010,1,15,__ERR)
#define wr_uc_ack_dsc_config(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x4000,14,wr_val)
#define rd_set_meas_incomplete()                      _eagle_phy_1_pmd_rde_field_byte(0xd010,0,15,__ERR)
#define wr_set_meas_incomplete(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd010,0x8000,15,wr_val)
#define rd_rx_dsc_lock_frc()                          _eagle_phy_1_pmd_rde_field_byte(0xd011,15,15,__ERR)
#define wr_rx_dsc_lock_frc(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0001,0,wr_val)
#define rd_rx_dsc_lock_frc_val()                      _eagle_phy_1_pmd_rde_field_byte(0xd011,14,15,__ERR)
#define wr_rx_dsc_lock_frc_val(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0002,1,wr_val)
#define rd_dsc_clr_frc()                              _eagle_phy_1_pmd_rde_field_byte(0xd011,13,15,__ERR)
#define wr_dsc_clr_frc(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0004,2,wr_val)
#define rd_dsc_clr_frc_val()                          _eagle_phy_1_pmd_rde_field_byte(0xd011,12,15,__ERR)
#define wr_dsc_clr_frc_val(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0008,3,wr_val)
#define rd_trnsum_frz_frc()                           _eagle_phy_1_pmd_rde_field_byte(0xd011,11,15,__ERR)
#define wr_trnsum_frz_frc(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0010,4,wr_val)
#define rd_trnsum_frz_frc_val()                       _eagle_phy_1_pmd_rde_field_byte(0xd011,10,15,__ERR)
#define wr_trnsum_frz_frc_val(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0020,5,wr_val)
#define rd_timer_done_frc()                           _eagle_phy_1_pmd_rde_field_byte(0xd011,9,15,__ERR)
#define wr_timer_done_frc(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0040,6,wr_val)
#define rd_timer_done_frc_val()                       _eagle_phy_1_pmd_rde_field_byte(0xd011,8,15,__ERR)
#define wr_timer_done_frc_val(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0080,7,wr_val)
#define rd_freq_upd_en_frc()                          _eagle_phy_1_pmd_rde_field_byte(0xd011,7,15,__ERR)
#define wr_freq_upd_en_frc(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0100,8,wr_val)
#define rd_freq_upd_en_frc_val()                      _eagle_phy_1_pmd_rde_field_byte(0xd011,6,15,__ERR)
#define wr_freq_upd_en_frc_val(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0200,9,wr_val)
#define rd_cdr_frz_frc()                              _eagle_phy_1_pmd_rde_field_byte(0xd011,5,15,__ERR)
#define wr_cdr_frz_frc(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0400,10,wr_val)
#define rd_cdr_frz_frc_val()                          _eagle_phy_1_pmd_rde_field_byte(0xd011,4,15,__ERR)
#define wr_cdr_frz_frc_val(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x0800,11,wr_val)
#define rd_trnsum_clr_frc()                           _eagle_phy_1_pmd_rde_field_byte(0xd011,3,15,__ERR)
#define wr_trnsum_clr_frc(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x1000,12,wr_val)
#define rd_trnsum_clr_frc_val()                       _eagle_phy_1_pmd_rde_field_byte(0xd011,2,15,__ERR)
#define wr_trnsum_clr_frc_val(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd011,0x2000,13,wr_val)
#define rd_eee_lfsr_cnt()                             _eagle_phy_1_pmd_rde_field(0xd012,3,3,__ERR)
#define wr_eee_lfsr_cnt(wr_val)                       eagle_phy_1_pmd_mwr_reg(0xd012,0x1fff,0,wr_val)
#define rd_measure_lfsr_cnt()                         _eagle_phy_1_pmd_rde_field(0xd013,3,3,__ERR)
#define wr_measure_lfsr_cnt(wr_val)                   eagle_phy_1_pmd_mwr_reg(0xd013,0x1fff,0,wr_val)
#define rd_acq_cdr_timeout()                          _eagle_phy_1_pmd_rde_field_byte(0xd014,11,11,__ERR)
#define wr_acq_cdr_timeout(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd014,0x001f,0,wr_val)
#define rd_cdr_settle_timeout()                       _eagle_phy_1_pmd_rde_field_byte(0xd014,6,11,__ERR)
#define wr_cdr_settle_timeout(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd014,0x03e0,5,wr_val)
#define rd_hw_tune_timeout()                          _eagle_phy_1_pmd_rde_field_byte(0xd014,1,11,__ERR)
#define wr_hw_tune_timeout(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd014,0x7c00,10,wr_val)
#define rd_measure_timeout()                          _eagle_phy_1_pmd_rde_field_byte(0xd015,11,11,__ERR)
#define wr_measure_timeout(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd015,0x001f,0,wr_val)
#define rd_eee_acq_cdr_timeout()                      _eagle_phy_1_pmd_rde_field_byte(0xd015,6,11,__ERR)
#define wr_eee_acq_cdr_timeout(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd015,0x03e0,5,wr_val)
#define rd_eee_cdr_settle_timeout()                   _eagle_phy_1_pmd_rde_field_byte(0xd015,1,11,__ERR)
#define wr_eee_cdr_settle_timeout(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd015,0x7c00,10,wr_val)
#define rd_eee_hw_tune_timeout()                      _eagle_phy_1_pmd_rde_field_byte(0xd016,11,11,__ERR)
#define wr_eee_hw_tune_timeout(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd016,0x001f,0,wr_val)
#define rd_eee_ana_pwr_timeout()                      _eagle_phy_1_pmd_rde_field_byte(0xd016,1,11,__ERR)
#define wr_eee_ana_pwr_timeout(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd016,0x7c00,10,wr_val)
#define rd_cdr_bwsel_integ_acqcdr()                   _eagle_phy_1_pmd_rde_field_byte(0xd017,12,12,__ERR)
#define wr_cdr_bwsel_integ_acqcdr(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd017,0x000f,0,wr_val)
#define rd_cdr_bwsel_integ_eee_acqcdr()               _eagle_phy_1_pmd_rde_field_byte(0xd017,8,12,__ERR)
#define wr_cdr_bwsel_integ_eee_acqcdr(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd017,0x00f0,4,wr_val)
#define rd_cdr_bwsel_integ_norm()                     _eagle_phy_1_pmd_rde_field_byte(0xd017,4,12,__ERR)
#define wr_cdr_bwsel_integ_norm(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd017,0x0f00,8,wr_val)
#define rd_cdr_bwsel_prop_acqcdr()                    _eagle_phy_1_pmd_rde_field_byte(0xd017,2,14,__ERR)
#define wr_cdr_bwsel_prop_acqcdr(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd017,0x3000,12,wr_val)
#define rd_cdr_bwsel_prop_norm()                      _eagle_phy_1_pmd_rde_field_byte(0xd017,0,14,__ERR)
#define wr_cdr_bwsel_prop_norm(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd017,0xc000,14,wr_val)
#define rd_phase_err_offset()                         _eagle_phy_1_pmd_rde_field_signed_byte(0xd018,12,12,__ERR)
#define wr_phase_err_offset(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd018,0x000f,0,wr_val)
#define rd_eee_phase_err_offset()                     _eagle_phy_1_pmd_rde_field_signed_byte(0xd018,8,12,__ERR)
#define wr_eee_phase_err_offset(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd018,0x00f0,4,wr_val)
#define rd_phase_err_offset_en()                      _eagle_phy_1_pmd_rde_field_byte(0xd018,6,14,__ERR)
#define wr_phase_err_offset_en(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd018,0x0300,8,wr_val)
#define rd_eee_phase_err_offset_en()                  _eagle_phy_1_pmd_rde_field_byte(0xd018,4,14,__ERR)
#define wr_eee_phase_err_offset_en(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd018,0x0c00,10,wr_val)
#define rd_cdr_bwsel_prop_eee_acqcdr()                _eagle_phy_1_pmd_rde_field_byte(0xd018,0,14,__ERR)
#define wr_cdr_bwsel_prop_eee_acqcdr(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd018,0xc000,14,wr_val)
#define rd_rx_restart_pmd()                           _eagle_phy_1_pmd_rde_field_byte(0xd019,15,15,__ERR)
#define wr_rx_restart_pmd(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd019,0x0001,0,wr_val)
#define rd_rx_restart_pmd_hold()                      _eagle_phy_1_pmd_rde_field_byte(0xd019,14,15,__ERR)
#define wr_rx_restart_pmd_hold(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd019,0x0002,1,wr_val)
#define rd_dsc_state_one_hot()                        _eagle_phy_1_pmd_rde_field(0xd01b,6,6,__ERR)
#define rd_dsc_state_eee_one_hot()                    _eagle_phy_1_pmd_rde_field_byte(0xd01c,9,9,__ERR)
#define rd_restart_pi_ext_mode()                      _eagle_phy_1_pmd_rde_field_byte(0xd01d,15,15,__ERR)
#define rd_restart_sigdet()                           _eagle_phy_1_pmd_rde_field_byte(0xd01d,14,15,__ERR)
#define rd_restart_pmd_restart()                      _eagle_phy_1_pmd_rde_field_byte(0xd01d,13,15,__ERR)
#define rd_eee_quiet_from_eee_states()                _eagle_phy_1_pmd_rde_field_byte(0xd01d,12,15,__ERR)
#define rd_dsc_state()                                _eagle_phy_1_pmd_rde_field_byte(0xd01e,0,11,__ERR)
#define rd_dsc_sm_gp_uc_req()                         _eagle_phy_1_pmd_rde_field_byte(0xd01e,5,10,__ERR)
#define rd_dsc_sm_ready_for_cmd()                     _eagle_phy_1_pmd_rde_field_byte(0xd01e,11,15,__ERR)
#define rd_dsc_sm_scratch()                           _eagle_phy_1_pmd_rde_field_byte(0xd01e,12,12,__ERR)
#define rd_eee_measure_cnt()                          _eagle_phy_1_pmd_rde_field(0xd01a,0,7,__ERR)
#define rd_meas_incomplete()                          _eagle_phy_1_pmd_rde_field_byte(0xd01a,14,15,__ERR)
#define rd_rx_dsc_lock()                              _eagle_phy_1_pmd_rde_field_byte(0xd01a,15,15,__ERR)
#define rd_dfe_1_en()                                 _eagle_phy_1_pmd_rde_field_byte(0xd021,0,15,__ERR)
#define wr_dfe_1_en(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x8000,15,wr_val)
#define rd_dfe_1_err_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd021,1,14,__ERR)
#define wr_dfe_1_err_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x6000,13,wr_val)
#define rd_dfe_1_gradient_invert()                    _eagle_phy_1_pmd_rde_field_byte(0xd021,3,15,__ERR)
#define wr_dfe_1_gradient_invert(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x1000,12,wr_val)
#define rd_dfe_1_err_gain()                           _eagle_phy_1_pmd_rde_field_byte(0xd021,4,14,__ERR)
#define wr_dfe_1_err_gain(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x0c00,10,wr_val)
#define rd_dfe_1_inv_m1()                             _eagle_phy_1_pmd_rde_field_byte(0xd021,6,15,__ERR)
#define wr_dfe_1_inv_m1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x0200,9,wr_val)
#define rd_dfe_1_inv_p1()                             _eagle_phy_1_pmd_rde_field_byte(0xd021,7,15,__ERR)
#define wr_dfe_1_inv_p1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x0100,8,wr_val)
#define rd_dfe_1_cmn_only()                           _eagle_phy_1_pmd_rde_field_byte(0xd021,14,15,__ERR)
#define wr_dfe_1_cmn_only(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x0002,1,wr_val)
#define rd_dfe_1_acc_clr()                            _eagle_phy_1_pmd_rde_field_byte(0xd021,15,15,__ERR)
#define wr_dfe_1_acc_clr(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd021,0x0001,0,wr_val)
#define rd_dfe_1_pattern_bit_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd022,2,10,__ERR)
#define wr_dfe_1_pattern_bit_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd022,0x3f00,8,wr_val)
#define rd_dfe_1_pattern()                            _eagle_phy_1_pmd_rde_field_byte(0xd022,10,10,__ERR)
#define wr_dfe_1_pattern(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd022,0x003f,0,wr_val)
#define rd_dfe_2_en()                                 _eagle_phy_1_pmd_rde_field_byte(0xd023,0,15,__ERR)
#define wr_dfe_2_en(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x8000,15,wr_val)
#define rd_dfe_2_err_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd023,1,14,__ERR)
#define wr_dfe_2_err_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x6000,13,wr_val)
#define rd_dfe_2_gradient_invert()                    _eagle_phy_1_pmd_rde_field_byte(0xd023,3,15,__ERR)
#define wr_dfe_2_gradient_invert(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x1000,12,wr_val)
#define rd_dfe_2_err_gain()                           _eagle_phy_1_pmd_rde_field_byte(0xd023,4,14,__ERR)
#define wr_dfe_2_err_gain(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x0c00,10,wr_val)
#define rd_dfe_2_inv_m1()                             _eagle_phy_1_pmd_rde_field_byte(0xd023,6,15,__ERR)
#define wr_dfe_2_inv_m1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x0200,9,wr_val)
#define rd_dfe_2_inv_p1()                             _eagle_phy_1_pmd_rde_field_byte(0xd023,7,15,__ERR)
#define wr_dfe_2_inv_p1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x0100,8,wr_val)
#define rd_dfe_2_cmn_only()                           _eagle_phy_1_pmd_rde_field_byte(0xd023,14,15,__ERR)
#define wr_dfe_2_cmn_only(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x0002,1,wr_val)
#define rd_dfe_2_acc_clr()                            _eagle_phy_1_pmd_rde_field_byte(0xd023,15,15,__ERR)
#define wr_dfe_2_acc_clr(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd023,0x0001,0,wr_val)
#define rd_dfe_2_pattern_bit_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd024,2,10,__ERR)
#define wr_dfe_2_pattern_bit_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd024,0x3f00,8,wr_val)
#define rd_dfe_2_pattern()                            _eagle_phy_1_pmd_rde_field_byte(0xd024,10,10,__ERR)
#define wr_dfe_2_pattern(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd024,0x003f,0,wr_val)
#define rd_dfe_3_en()                                 _eagle_phy_1_pmd_rde_field_byte(0xd025,0,15,__ERR)
#define wr_dfe_3_en(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd025,0x8000,15,wr_val)
#define rd_dfe_3_err_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd025,1,14,__ERR)
#define wr_dfe_3_err_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd025,0x6000,13,wr_val)
#define rd_dfe_3_gradient_invert()                    _eagle_phy_1_pmd_rde_field_byte(0xd025,3,15,__ERR)
#define wr_dfe_3_gradient_invert(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd025,0x1000,12,wr_val)
#define rd_dfe_3_err_gain()                           _eagle_phy_1_pmd_rde_field_byte(0xd025,4,14,__ERR)
#define wr_dfe_3_err_gain(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd025,0x0c00,10,wr_val)
#define rd_dfe_3_inv_m1()                             _eagle_phy_1_pmd_rde_field_byte(0xd025,6,15,__ERR)
#define wr_dfe_3_inv_m1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd025,0x0200,9,wr_val)
#define rd_dfe_3_inv_p1()                             _eagle_phy_1_pmd_rde_field_byte(0xd025,7,15,__ERR)
#define wr_dfe_3_inv_p1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd025,0x0100,8,wr_val)
#define rd_dfe_3_acc_clr()                            _eagle_phy_1_pmd_rde_field_byte(0xd025,15,15,__ERR)
#define wr_dfe_3_acc_clr(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd025,0x0001,0,wr_val)
#define rd_dfe_3_pattern_bit_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd026,2,10,__ERR)
#define wr_dfe_3_pattern_bit_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd026,0x3f00,8,wr_val)
#define rd_dfe_3_pattern()                            _eagle_phy_1_pmd_rde_field_byte(0xd026,10,10,__ERR)
#define wr_dfe_3_pattern(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd026,0x003f,0,wr_val)
#define rd_dfe_4_en()                                 _eagle_phy_1_pmd_rde_field_byte(0xd027,0,15,__ERR)
#define wr_dfe_4_en(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd027,0x8000,15,wr_val)
#define rd_dfe_4_err_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd027,1,14,__ERR)
#define wr_dfe_4_err_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd027,0x6000,13,wr_val)
#define rd_dfe_4_gradient_invert()                    _eagle_phy_1_pmd_rde_field_byte(0xd027,3,15,__ERR)
#define wr_dfe_4_gradient_invert(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd027,0x1000,12,wr_val)
#define rd_dfe_4_err_gain()                           _eagle_phy_1_pmd_rde_field_byte(0xd027,4,14,__ERR)
#define wr_dfe_4_err_gain(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd027,0x0c00,10,wr_val)
#define rd_dfe_4_inv_m1()                             _eagle_phy_1_pmd_rde_field_byte(0xd027,6,15,__ERR)
#define wr_dfe_4_inv_m1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd027,0x0200,9,wr_val)
#define rd_dfe_4_inv_p1()                             _eagle_phy_1_pmd_rde_field_byte(0xd027,7,15,__ERR)
#define wr_dfe_4_inv_p1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd027,0x0100,8,wr_val)
#define rd_dfe_4_acc_clr()                            _eagle_phy_1_pmd_rde_field_byte(0xd027,15,15,__ERR)
#define wr_dfe_4_acc_clr(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd027,0x0001,0,wr_val)
#define rd_dfe_4_pattern_bit_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd028,2,10,__ERR)
#define wr_dfe_4_pattern_bit_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd028,0x3f00,8,wr_val)
#define rd_dfe_4_pattern()                            _eagle_phy_1_pmd_rde_field_byte(0xd028,10,10,__ERR)
#define wr_dfe_4_pattern(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd028,0x003f,0,wr_val)
#define rd_dfe_5_en()                                 _eagle_phy_1_pmd_rde_field_byte(0xd029,0,15,__ERR)
#define wr_dfe_5_en(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd029,0x8000,15,wr_val)
#define rd_dfe_5_err_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd029,1,14,__ERR)
#define wr_dfe_5_err_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd029,0x6000,13,wr_val)
#define rd_dfe_5_gradient_invert()                    _eagle_phy_1_pmd_rde_field_byte(0xd029,3,15,__ERR)
#define wr_dfe_5_gradient_invert(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd029,0x1000,12,wr_val)
#define rd_dfe_5_err_gain()                           _eagle_phy_1_pmd_rde_field_byte(0xd029,4,14,__ERR)
#define wr_dfe_5_err_gain(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd029,0x0c00,10,wr_val)
#define rd_dfe_5_inv_m1()                             _eagle_phy_1_pmd_rde_field_byte(0xd029,6,15,__ERR)
#define wr_dfe_5_inv_m1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd029,0x0200,9,wr_val)
#define rd_dfe_5_inv_p1()                             _eagle_phy_1_pmd_rde_field_byte(0xd029,7,15,__ERR)
#define wr_dfe_5_inv_p1(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd029,0x0100,8,wr_val)
#define rd_dfe_5_acc_clr()                            _eagle_phy_1_pmd_rde_field_byte(0xd029,15,15,__ERR)
#define wr_dfe_5_acc_clr(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd029,0x0001,0,wr_val)
#define rd_dfe_5_pattern_bit_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd02a,2,10,__ERR)
#define wr_dfe_5_pattern_bit_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd02a,0x3f00,8,wr_val)
#define rd_dfe_5_pattern()                            _eagle_phy_1_pmd_rde_field_byte(0xd02a,10,10,__ERR)
#define wr_dfe_5_pattern(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd02a,0x003f,0,wr_val)
#define rd_dfe_acc_hys_en()                           _eagle_phy_1_pmd_rde_field_byte(0xd020,0,15,__ERR)
#define wr_dfe_acc_hys_en(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd020,0x8000,15,wr_val)
#define rd_dfe_allow_simult()                         _eagle_phy_1_pmd_rde_field_byte(0xd020,1,15,__ERR)
#define wr_dfe_allow_simult(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd020,0x4000,14,wr_val)
#define rd_dfe_update_gain()                          _eagle_phy_1_pmd_rde_field_byte(0xd020,2,15,__ERR)
#define wr_dfe_update_gain(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd020,0x2000,13,wr_val)
#define rd_dfe_vga_write_en()                         _eagle_phy_1_pmd_rde_field_byte(0xd02b,0,15,__ERR)
#define wr_dfe_vga_write_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd02b,0x8000,15,wr_val)
#define rd_dfe_vga_write_tapsel()                     _eagle_phy_1_pmd_rde_field_byte(0xd02b,2,11,__ERR)
#define wr_dfe_vga_write_tapsel(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd02b,0x3e00,9,wr_val)
#define rd_dfe_vga_write_val()                        _eagle_phy_1_pmd_rde_field(0xd02b,7,7,__ERR)
#define wr_dfe_vga_write_val(wr_val)                  eagle_phy_1_pmd_mwr_reg(0xd02b,0x01ff,0,wr_val)
#define rd_vga_en()                                   _eagle_phy_1_pmd_rde_field_byte(0xd02c,0,15,__ERR)
#define wr_vga_en(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x8000,15,wr_val)
#define rd_vga_err_sel()                              _eagle_phy_1_pmd_rde_field_byte(0xd02c,1,14,__ERR)
#define wr_vga_err_sel(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x6000,13,wr_val)
#define rd_vga_p1_gradient_invert()                   _eagle_phy_1_pmd_rde_field_byte(0xd02c,3,15,__ERR)
#define wr_vga_p1_gradient_invert(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x1000,12,wr_val)
#define rd_vga_err_gain()                             _eagle_phy_1_pmd_rde_field_byte(0xd02c,4,14,__ERR)
#define wr_vga_err_gain(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x0c00,10,wr_val)
#define rd_vga_inv_m1()                               _eagle_phy_1_pmd_rde_field_byte(0xd02c,6,15,__ERR)
#define wr_vga_inv_m1(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x0200,9,wr_val)
#define rd_vga_inv_p1()                               _eagle_phy_1_pmd_rde_field_byte(0xd02c,7,15,__ERR)
#define wr_vga_inv_p1(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x0100,8,wr_val)
#define rd_vga_update_gain()                          _eagle_phy_1_pmd_rde_field_byte(0xd02c,8,14,__ERR)
#define wr_vga_update_gain(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x00c0,6,wr_val)
#define rd_vga_tablemap_disable()                     _eagle_phy_1_pmd_rde_field_byte(0xd02c,13,15,__ERR)
#define wr_vga_tablemap_disable(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x0004,2,wr_val)
#define rd_vga_acc_hys_en()                           _eagle_phy_1_pmd_rde_field_byte(0xd02c,14,15,__ERR)
#define wr_vga_acc_hys_en(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x0002,1,wr_val)
#define rd_vga_p1_acc_clr()                           _eagle_phy_1_pmd_rde_field_byte(0xd02c,15,15,__ERR)
#define wr_vga_p1_acc_clr(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd02c,0x0001,0,wr_val)
#define rd_p1_eyediag_en()                            _eagle_phy_1_pmd_rde_field_byte(0xd02d,0,15,__ERR)
#define wr_p1_eyediag_en(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd02d,0x8000,15,wr_val)
#define rd_vga_pattern_bit_en()                       _eagle_phy_1_pmd_rde_field_byte(0xd02d,8,12,__ERR)
#define wr_vga_pattern_bit_en(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd02d,0x00f0,4,wr_val)
#define rd_vga_pattern()                              _eagle_phy_1_pmd_rde_field_byte(0xd02d,12,12,__ERR)
#define wr_vga_pattern(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd02d,0x000f,0,wr_val)
#define rd_p1_off_3levelq_en()                        _eagle_phy_1_pmd_rde_field_byte(0xd02e,7,15,__ERR)
#define wr_p1_off_3levelq_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd02e,0x0100,8,wr_val)
#define rd_p1_offset_en()                             _eagle_phy_1_pmd_rde_field_byte(0xd02e,8,15,__ERR)
#define wr_p1_offset_en(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd02e,0x0080,7,wr_val)
#define rd_p1_offset()                                _eagle_phy_1_pmd_rde_field_signed_byte(0xd02e,9,9,__ERR)
#define wr_p1_offset(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte(0xd02e,0x007f,0,wr_val)
#define rd_trnsum_en()                                _eagle_phy_1_pmd_rde_field_byte(0xd030,0,15,__ERR)
#define wr_trnsum_en(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x8000,15,wr_val)
#define rd_trnsum_err_sel()                           _eagle_phy_1_pmd_rde_field_byte(0xd030,1,13,__ERR)
#define wr_trnsum_err_sel(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x7000,12,wr_val)
#define rd_trnsum_random_tapsel_disable()             _eagle_phy_1_pmd_rde_field_byte(0xd030,4,15,__ERR)
#define wr_trnsum_random_tapsel_disable(wr_val)       _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x0800,11,wr_val)
#define rd_trnsum_inv_pattern_en()                    _eagle_phy_1_pmd_rde_field_byte(0xd030,5,15,__ERR)
#define wr_trnsum_inv_pattern_en(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x0400,10,wr_val)
#define rd_trnsum_pattern_full_check_off()            _eagle_phy_1_pmd_rde_field_byte(0xd030,6,15,__ERR)
#define wr_trnsum_pattern_full_check_off(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x0200,9,wr_val)
#define rd_trnsum_gain()                              _eagle_phy_1_pmd_rde_field_byte(0xd030,8,14,__ERR)
#define wr_trnsum_gain(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x00c0,6,wr_val)
#define rd_trnsum_eye_closure_en()                    _eagle_phy_1_pmd_rde_field_byte(0xd030,10,15,__ERR)
#define wr_trnsum_eye_closure_en(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x0020,5,wr_val)
#define rd_cdr_qphase_mult_en()                       _eagle_phy_1_pmd_rde_field_byte(0xd030,11,15,__ERR)
#define wr_cdr_qphase_mult_en(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x0010,4,wr_val)
#define rd_trnsum_tap_range_sel()                     _eagle_phy_1_pmd_rde_field_byte(0xd030,12,14,__ERR)
#define wr_trnsum_tap_range_sel(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd030,0x000c,2,wr_val)
#define rd_trnsum_pattern()                           _eagle_phy_1_pmd_rde_field_byte(0xd031,0,8,__ERR)
#define wr_trnsum_pattern(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd031,0xff00,8,wr_val)
#define rd_trnsum_pattern_bit_en()                    _eagle_phy_1_pmd_rde_field_byte(0xd031,8,8,__ERR)
#define wr_trnsum_pattern_bit_en(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd031,0x00ff,0,wr_val)
#define rd_trnsum_tap_en()                            _eagle_phy_1_pmd_rde_field_byte(0xd032,0,8,__ERR)
#define wr_trnsum_tap_en(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd032,0xff00,8,wr_val)
#define rd_trnsum_tap_sign()                          _eagle_phy_1_pmd_rde_field_byte(0xd032,8,8,__ERR)
#define wr_trnsum_tap_sign(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd032,0x00ff,0,wr_val)
#define rd_tdr_cycle_bin()                            _eagle_phy_1_pmd_rde_field_byte(0xd033,0,12,__ERR)
#define wr_tdr_cycle_bin(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd033,0xf000,12,wr_val)
#define rd_tdr_cycle_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd033,4,12,__ERR)
#define wr_tdr_cycle_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd033,0x0f00,8,wr_val)
#define rd_tdr_trnsum_en()                            _eagle_phy_1_pmd_rde_field_byte(0xd033,8,15,__ERR)
#define wr_tdr_trnsum_en(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd033,0x0080,7,wr_val)
#define rd_tdr_bit_sel()                              _eagle_phy_1_pmd_rde_field_byte(0xd033,9,11,__ERR)
#define wr_tdr_bit_sel(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd033,0x007c,2,wr_val)
#define rd_trnsum_unsigned_flip()                     _eagle_phy_1_pmd_rde_field_byte(0xd033,14,15,__ERR)
#define wr_trnsum_unsigned_flip(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd033,0x0002,1,wr_val)
#define rd_trnsum_unsigned_corr()                     _eagle_phy_1_pmd_rde_field_byte(0xd033,15,15,__ERR)
#define wr_trnsum_unsigned_corr(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd033,0x0001,0,wr_val)
#define rd_trnsum_e_high()                            _eagle_phy_1_pmd_rde_field_signed(0xd034,0,0,__ERR)
#define rd_trnsum_e_low()                             _eagle_phy_1_pmd_rde_field_byte(0xd035,8,8,__ERR)
#define rd_trnsum_o_high()                            _eagle_phy_1_pmd_rde_field_signed(0xd036,0,0,__ERR)
#define rd_trnsum_o_low()                             _eagle_phy_1_pmd_rde_field_byte(0xd037,8,8,__ERR)
#define rd_trnsum_high()                              _eagle_phy_1_pmd_rde_field_signed(0xd038,0,0,__ERR)
#define rd_trnsum_low()                               _eagle_phy_1_pmd_rde_field(0xd039,6,6,__ERR)
#define rd_p1_eyediag_bin()                           _eagle_phy_1_pmd_rde_field_signed_byte(0xd03a,2,10,__ERR)
#define rd_vga_bin()                                  _eagle_phy_1_pmd_rde_field_byte(0xd03a,10,10,__ERR)
#define rd_dfe_1_wants_negative()                     _eagle_phy_1_pmd_rde_field_byte(0xd03b,0,15,__ERR)
#define rd_dfe_1_e()                                  _eagle_phy_1_pmd_rde_field_byte(0xd03b,2,13,__ERR)
#define rd_dfe_1_o()                                  _eagle_phy_1_pmd_rde_field_byte(0xd03b,5,13,__ERR)
#define rd_dfe_1_cmn()                                _eagle_phy_1_pmd_rde_field_byte(0xd03b,10,10,__ERR)
#define rd_dfe_2_e()                                  _eagle_phy_1_pmd_rde_field_byte(0xd03c,2,13,__ERR)
#define rd_dfe_2_o()                                  _eagle_phy_1_pmd_rde_field_byte(0xd03c,5,13,__ERR)
#define rd_dfe_2_se()                                 _eagle_phy_1_pmd_rde_field_byte(0xd03c,9,15,__ERR)
#define rd_dfe_2_so()                                 _eagle_phy_1_pmd_rde_field_byte(0xd03c,10,15,__ERR)
#define rd_dfe_2_cmn()                                _eagle_phy_1_pmd_rde_field_byte(0xd03c,11,11,__ERR)
#define rd_dfe_5_cmn()                                _eagle_phy_1_pmd_rde_field_signed_byte(0xd03d,0,11,__ERR)
#define rd_dfe_4_cmn()                                _eagle_phy_1_pmd_rde_field_signed_byte(0xd03d,5,11,__ERR)
#define rd_dfe_3_cmn()                                _eagle_phy_1_pmd_rde_field_signed_byte(0xd03d,10,10,__ERR)
#define rd_vga3_ctrl_bin()                            _eagle_phy_1_pmd_rde_field_byte(0xd03e,4,12,__ERR)
#define rd_vga_ctrl_bin()                             _eagle_phy_1_pmd_rde_field_byte(0xd03e,11,11,__ERR)
#define rd_offset_fastacq()                           _eagle_phy_1_pmd_rde_field_byte(0xd040,6,15,__ERR)
#define wr_offset_fastacq(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0200,9,wr_val)
#define rd_en_dfe_clk()                               _eagle_phy_1_pmd_rde_field_byte(0xd040,7,15,__ERR)
#define wr_en_dfe_clk(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0100,8,wr_val)
#define rd_pf_hiz()                                   _eagle_phy_1_pmd_rde_field_byte(0xd040,8,15,__ERR)
#define wr_pf_hiz(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0080,7,wr_val)
#define rd_m1_thresh_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd040,9,14,__ERR)
#define wr_m1_thresh_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0060,5,wr_val)
#define rd_m1_thresh_zero()                           _eagle_phy_1_pmd_rde_field_byte(0xd040,11,15,__ERR)
#define wr_m1_thresh_zero(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0010,4,wr_val)
#define rd_p1_thresh_sel()                            _eagle_phy_1_pmd_rde_field_byte(0xd040,12,15,__ERR)
#define wr_p1_thresh_sel(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0008,3,wr_val)
#define rd_en_hgain()                                 _eagle_phy_1_pmd_rde_field_byte(0xd040,13,15,__ERR)
#define wr_en_hgain(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0004,2,wr_val)
#define rd_offset_pd()                                _eagle_phy_1_pmd_rde_field_byte(0xd040,14,15,__ERR)
#define wr_offset_pd(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0002,1,wr_val)
#define rd_pd_ch_p1()                                 _eagle_phy_1_pmd_rde_field_byte(0xd040,15,15,__ERR)
#define wr_pd_ch_p1(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte(0xd040,0x0001,0,wr_val)
#define rd_pf_ctrl()                                  _eagle_phy_1_pmd_rde_field_byte(0xd041,12,12,__ERR)
#define wr_pf_ctrl(wr_val)                            _eagle_phy_1_pmd_mwr_reg_byte(0xd041,0x000f,0,wr_val)
#define rd_pf2_lowp_ctrl()                            _eagle_phy_1_pmd_rde_field_byte(0xd042,13,13,__ERR)
#define wr_pf2_lowp_ctrl(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd042,0x0007,0,wr_val)
#define rd_dfe_offset_adj_data_odd()                  _eagle_phy_1_pmd_rde_field_signed_byte(0xd043,10,10,__ERR)
#define wr_dfe_offset_adj_data_odd(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd043,0x003f,0,wr_val)
#define rd_dfe_offset_adj_data_even()                 _eagle_phy_1_pmd_rde_field_signed_byte(0xd044,10,10,__ERR)
#define wr_dfe_offset_adj_data_even(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd044,0x003f,0,wr_val)
#define rd_dfe_offset_adj_p1_odd()                    _eagle_phy_1_pmd_rde_field_signed_byte(0xd045,10,10,__ERR)
#define wr_dfe_offset_adj_p1_odd(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd045,0x003f,0,wr_val)
#define rd_dfe_offset_adj_p1_even()                   _eagle_phy_1_pmd_rde_field_signed_byte(0xd046,10,10,__ERR)
#define wr_dfe_offset_adj_p1_even(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd046,0x003f,0,wr_val)
#define rd_dfe_offset_adj_m1_odd()                    _eagle_phy_1_pmd_rde_field_signed_byte(0xd047,10,10,__ERR)
#define wr_dfe_offset_adj_m1_odd(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd047,0x003f,0,wr_val)
#define rd_dfe_offset_adj_m1_even()                   _eagle_phy_1_pmd_rde_field_signed_byte(0xd048,10,10,__ERR)
#define wr_dfe_offset_adj_m1_even(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd048,0x003f,0,wr_val)
#define rd_dc_offset()                                _eagle_phy_1_pmd_rde_field_signed_byte(0xd049,9,9,__ERR)
#define wr_dc_offset(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte(0xd049,0x007f,0,wr_val)
#define rd_rst_hw()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,0,15,__ERR)
#define wr_rst_hw(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x8000,15,wr_val)
#define rd_gloopback()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,1,15,__ERR)
#define wr_gloopback(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x4000,14,wr_val)
#define rd_manual_speed0()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,2,15,__ERR)
#define wr_manual_speed0(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x2000,13,wr_val)
#define rd_autoneg_enable()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,3,15,__ERR)
#define wr_autoneg_enable(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x1000,12,wr_val)
#define rd_pwrdwn_sw()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,4,15,__ERR)
#define wr_pwrdwn_sw(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x0800,11,wr_val)
#define rd_restart_autoneg()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,6,15,__ERR)
#define wr_restart_autoneg(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x0200,9,wr_val)
#define rd_duplex()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,7,15,__ERR)
#define wr_duplex(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x0100,8,wr_val)
#define rd_collision_test_en()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,8,15,__ERR)
#define wr_collision_test_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x0080,7,wr_val)
#define rd_manual_speed1()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x0000,9,15,__ERR)
#define wr_manual_speed1(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0000,0x0040,6,wr_val)
#define rd_s100BASE_T4_capable()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,0,15,__ERR)
#define rd_s100BASE_X_FULL_Duplex_capable()           _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,1,15,__ERR)
#define rd_s100BASE_X_HALF_Duplex_capable()           _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,2,15,__ERR)
#define rd_s10BASE_T_FULL_Duplex_capable()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,3,15,__ERR)
#define rd_s10BASE_T_HALF_Duplex_capable()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,4,15,__ERR)
#define rd_s100BASE_T2_FULL_Duplex_capable()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,5,15,__ERR)
#define rd_s100BASE_T2_HALF_Duplex_capable()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,6,15,__ERR)
#define rd_extended_status()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,7,15,__ERR)
#define rd_mf_preamble_supression()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,9,15,__ERR)
#define rd_autoneg_complete()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,10,15,__ERR)
#define rd_remote_fault()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,11,15,__ERR)
#define rd_autoneg_ability()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,12,15,__ERR)
#define rd_link_status()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,13,15,__ERR)
#define rd_jabber_detect()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,14,15,__ERR)
#define rd_extended_capability()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x0001,15,15,__ERR)
#define rd_next_page()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x0004,0,15,__ERR)
#define wr_next_page(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0004,0x8000,15,wr_val)
#define rd_remote_fault_2_1()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x0004,2,14,__ERR)
#define wr_remote_fault_2_1(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0004,0x3000,12,wr_val)
#define rd_pause()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x0004,7,14,__ERR)
#define wr_pause(wr_val)                              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0004,0x0180,7,wr_val)
#define rd_half_duplex()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x0004,9,15,__ERR)
#define wr_half_duplex(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0004,0x0040,6,wr_val)
#define rd_full_duplex()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x0004,10,15,__ERR)
#define wr_full_duplex(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0004,0x0020,5,wr_val)
#define rd_lp_next_page()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x0005,0,15,__ERR)
#define rd_lp_acknowledge()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x0005,1,15,__ERR)
#define rd_lp_remote_fault_2_1()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x0005,2,14,__ERR)
#define rd_lp_pause()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x0005,7,14,__ERR)
#define rd_lp_half_duplex()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x0005,9,15,__ERR)
#define rd_lp_full_duplex()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x0005,10,15,__ERR)
#define rd_lp_sgmii_mode()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x0005,15,15,__ERR)
#define rd_next_page_ability()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x0006,13,15,__ERR)
#define rd_page_received()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x0006,14,15,__ERR)
#define rd_Next_Page()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x0007,0,15,__ERR)
#define wr_Next_Page(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0007,0x8000,15,wr_val)
#define rd_Ack()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x0007,1,15,__ERR)
#define wr_Ack(wr_val)                                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0007,0x4000,14,wr_val)
#define rd_Message_Page()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x0007,2,15,__ERR)
#define wr_Message_Page(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0007,0x2000,13,wr_val)
#define rd_Ack2()                                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x0007,3,15,__ERR)
#define wr_Ack2(wr_val)                               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0007,0x1000,12,wr_val)
#define rd_Toggle()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x0007,4,15,__ERR)
#define wr_Toggle(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x0007,0x0800,11,wr_val)
#define rd_Message()                                  _eagle_phy_1_pmd_rde_field_addr32(0x0007,5,5,__ERR)
#define wr_Message(wr_val)                            eagle_phy_1_pmd_mwr_reg_addr32(0x0007,0x07ff,0,wr_val)
#define rd_LPNext_Page()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x0008,0,15,__ERR)
#define rd_LPAck()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x0008,1,15,__ERR)
#define rd_LPMessage_Page()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x0008,2,15,__ERR)
#define rd_LPAck2()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x0008,3,15,__ERR)
#define rd_LPToggle()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x0008,4,15,__ERR)
#define rd_LPMessage()                                _eagle_phy_1_pmd_rde_field_addr32(0x0008,5,5,__ERR)
#define rd_s1000BASE_X_FULL_Duplex_capable()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x000f,0,15,__ERR)
#define rd_s1000BASE_X_HALF_Duplex_capable()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x000f,1,15,__ERR)
#define rd_s1000BASE_T_FULL_Duplex_capable()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x000f,2,15,__ERR)
#define rd_s1000BASE_T_HALF_Duplex_capable()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x000f,3,15,__ERR)
#define rd_cl22_function()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x000d,0,14,__ERR)
#define rd_cl22_devad()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x000d,11,11,__ERR)
#define rd_cl22_addr_or_data()                        _eagle_phy_1_pmd_rde_reg_addr32(0x000e,__ERR)
#define rd_AN_AN_rst_sw()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000000,0,15,__ERR)
#define wr_AN_AN_rst_sw(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000000,0x8000,15,wr_val)
#define rd_ExtendNPen()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000000,2,15,__ERR)
#define wr_ExtendNPen(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000000,0x2000,13,wr_val)
#define rd_AN_enable()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000000,3,15,__ERR)
#define wr_AN_enable(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000000,0x1000,12,wr_val)
#define rd_restartAN()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000000,6,15,__ERR)
#define wr_restartAN(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000000,0x0200,9,wr_val)
#define rd_Parallel_det_fault()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,6,15,__ERR)
#define rd_ExtendedNP_able()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,8,15,__ERR)
#define rd_pageReceived()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,9,15,__ERR)
#define rd_ANcomplete()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,10,15,__ERR)
#define rd_remoteFault()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,11,15,__ERR)
#define rd_ANability()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,12,15,__ERR)
#define rd_linkStatus()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,13,15,__ERR)
#define rd_LP_ANability()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000001,15,15,__ERR)
#define rd_AN_AN_seperated_PMA3()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,4,15,__ERR)
#define rd_AN_AN_seperated_PMA2()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,5,15,__ERR)
#define rd_AN_AN_seperated_PMA1()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,6,15,__ERR)
#define rd_AN_AN_seperated_PMA0()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,7,15,__ERR)
#define rd_AN_AN()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,8,15,__ERR)
#define rd_AN_TC()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,9,15,__ERR)
#define rd_AN_AN_DTE_XS()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,10,15,__ERR)
#define rd_AN_AN_PHY_XS()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,11,15,__ERR)
#define rd_AN_AN_PCS_XS()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,12,15,__ERR)
#define rd_AN_WIS()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,13,15,__ERR)
#define rd_AN_AN_PMA_PMD()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,14,15,__ERR)
#define rd_AN_AN_Clause22()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000005,15,15,__ERR)
#define rd_AN_AN_Vendor2()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000006,0,15,__ERR)
#define rd_AN_AN_Vendor1()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000006,1,15,__ERR)
#define rd_AN_AN_CL22ext()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000006,2,15,__ERR)
#define rd_NP()                                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000010,0,15,__ERR)
#define wr_NP(wr_val)                                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000010,0x8000,15,wr_val)
#define rd_cl45_Ack()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000010,1,15,__ERR)
#define wr_cl45_Ack(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000010,0x4000,14,wr_val)
#define rd_RF()                                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000010,2,15,__ERR)
#define wr_RF(wr_val)                                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000010,0x2000,13,wr_val)
#define rd_cl45_pause()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000010,3,13,__ERR)
#define wr_cl45_pause(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000010,0x1c00,10,wr_val)
#define rd_echoed_nonce()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000010,6,11,__ERR)
#define wr_echoed_nonce(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000010,0x03e0,5,wr_val)
#define rd_selector()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000010,11,11,__ERR)
#define wr_selector(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000010,0x001f,0,wr_val)
#define rd_LPNP()                                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000013,0,15,__ERR)
#define rd_cl45_cl45_LPAck()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000013,1,15,__ERR)
#define rd_LPRF()                                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000013,2,15,__ERR)
#define rd_LPpause()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000013,3,13,__ERR)
#define rd_LPechoed_nonce()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000013,6,11,__ERR)
#define rd_LPselector()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000013,11,11,__ERR)
#define rd_cl45_BASE_10GBASE_KR()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000011,8,15,__ERR)
#define wr_cl45_BASE_10GBASE_KR(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000011,0x0080,7,wr_val)
#define rd_cl45_BASE_1000BASE_KX()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000011,10,15,__ERR)
#define wr_cl45_BASE_1000BASE_KX(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000011,0x0020,5,wr_val)
#define rd_transmitted_nonce()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000011,11,11,__ERR)
#define wr_transmitted_nonce(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000011,0x001f,0,wr_val)
#define rd_LPBASE_100GBASE_CR10()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000014,5,15,__ERR)
#define rd_LPBASE_40GBASE_CR4()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000014,6,15,__ERR)
#define rd_LPBASE_40GBASE_KR4()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000014,7,15,__ERR)
#define rd_LPBASE_10GBASE_KR()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000014,8,15,__ERR)
#define rd_LPBASE_10GBASE_KX4()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000014,9,15,__ERR)
#define rd_LPBASE_1000BASE_KX()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000014,10,15,__ERR)
#define rd_LPtransmitted_nonce()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000014,11,11,__ERR)
#define rd_fec_requested()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000012,0,14,__ERR)
#define wr_fec_requested(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000012,0xc000,14,wr_val)
#define rd_lpfec_requested()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000015,0,14,__ERR)
#define rd_XNP()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000016,0,15,__ERR)
#define wr_XNP(wr_val)                                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000016,0x8000,15,wr_val)
#define rd_XMP()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000016,2,15,__ERR)
#define wr_XMP(wr_val)                                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000016,0x2000,13,wr_val)
#define rd_XAck2()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000016,3,15,__ERR)
#define wr_XAck2(wr_val)                              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000016,0x1000,12,wr_val)
#define rd_XToggle()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000016,4,15,__ERR)
#define wr_XToggle(wr_val)                            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x38000016,0x0800,11,wr_val)
#define rd_XMSG()                                     _eagle_phy_1_pmd_rde_field_addr32(0x38000016,5,5,__ERR)
#define wr_XMSG(wr_val)                               eagle_phy_1_pmd_mwr_reg_addr32(0x38000016,0x07ff,0,wr_val)
#define rd_LPXNP()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000019,0,15,__ERR)
#define rd_LPXAck()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000019,1,15,__ERR)
#define rd_LPXMP()                                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000019,2,15,__ERR)
#define rd_LPXAck2()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000019,3,15,__ERR)
#define rd_LPXToggle()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000019,4,15,__ERR)
#define rd_LPXMSG()                                   _eagle_phy_1_pmd_rde_field_addr32(0x38000019,5,5,__ERR)
#define rd_UCF1()                                     _eagle_phy_1_pmd_rde_reg_addr32(0x38000017,__ERR)
#define wr_UCF1(wr_val)                               eagle_phy_1_pmd_wr_reg_addr32(0x38000017,wr_val)
#define rd_LPUCF1()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x3800001a,__ERR)
#define rd_UCF2()                                     _eagle_phy_1_pmd_rde_reg_addr32(0x38000018,__ERR)
#define wr_UCF2(wr_val)                               eagle_phy_1_pmd_wr_reg_addr32(0x38000018,wr_val)
#define rd_LPUCF2()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x3800001b,__ERR)
#define rd_CR10()                                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,7,15,__ERR)
#define rd_CR4()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,9,15,__ERR)
#define rd_KR4()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,10,15,__ERR)
#define rd_R_with_FEC()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,11,15,__ERR)
#define rd_KR()                                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,12,15,__ERR)
#define rd_KX4()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,13,15,__ERR)
#define rd_KX()                                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,14,15,__ERR)
#define rd_BP_AN_ability()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x38000030,15,15,__ERR)
#define rd_PCS_PCS_rst_sw()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000000,0,15,__ERR)
#define wr_PCS_PCS_rst_sw(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000000,0x8000,15,wr_val)
#define rd_PCS_PCS_gloop10g()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000000,1,15,__ERR)
#define wr_PCS_PCS_gloop10g(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000000,0x4000,14,wr_val)
#define rd_PCS_PCS_SpeedSelection0()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000000,2,15,__ERR)
#define wr_PCS_PCS_SpeedSelection0(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000000,0x2000,13,wr_val)
#define rd_PCS_PCS_pwrdwn_sw_10g()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000000,4,15,__ERR)
#define wr_PCS_PCS_pwrdwn_sw_10g(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000000,0x0800,11,wr_val)
#define rd_PCS_PCS_SpeedSelection1()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000000,9,15,__ERR)
#define wr_PCS_PCS_SpeedSelection1(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000000,0x0040,6,wr_val)
#define rd_PCS_PCS_SpeedSelection2()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000000,10,12,__ERR)
#define wr_PCS_PCS_SpeedSelection2(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000000,0x003c,2,wr_val)
#define rd_Tx_LPI_received()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000001,4,15,__ERR)
#define rd_Rx_LPI_received()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000001,5,15,__ERR)
#define rd_Tx_LPI_indication()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000001,6,15,__ERR)
#define rd_Rx_LPI_indication()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000001,7,15,__ERR)
#define rd_PCS_Fault()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000001,8,15,__ERR)
#define rd_PCS_PCS_Rx_linkStatus()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000001,13,15,__ERR)
#define rd_lowPowerAbility()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000001,14,15,__ERR)
#define rd_speed100G()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000004,12,15,__ERR)
#define rd_speed40G()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000004,13,15,__ERR)
#define rd_speed10P2B()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000004,14,15,__ERR)
#define rd_PCS_PCS_speed10G()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000004,15,15,__ERR)
#define rd_PCS_PCS_seperated_PMA3()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,4,15,__ERR)
#define rd_PCS_PCS_seperated_PMA2()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,5,15,__ERR)
#define rd_PCS_PCS_seperated_PMA1()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,6,15,__ERR)
#define rd_PCS_PCS_seperated_PMA0()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,7,15,__ERR)
#define rd_PCS_PCS_AN()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,8,15,__ERR)
#define rd_PCS_TC()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,9,15,__ERR)
#define rd_PCS_PCS_DTE_XS()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,10,15,__ERR)
#define rd_PCS_PCS_PHY_XS()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,11,15,__ERR)
#define rd_PCS_PCS_PCS_XS()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,12,15,__ERR)
#define rd_PCS_WIS()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,13,15,__ERR)
#define rd_PCS_PCS_PMA_PMD()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,14,15,__ERR)
#define rd_PCS_PCS_Clause22()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000005,15,15,__ERR)
#define rd_PCS_PCS_Vendor2()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000006,0,15,__ERR)
#define rd_PCS_PCS_Vendor1()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000006,1,15,__ERR)
#define rd_PCS_PCS_CL22ext()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000006,2,15,__ERR)
#define rd_PCS_typeSel()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000007,13,13,__ERR)
#define wr_PCS_typeSel(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000007,0x0007,0,wr_val)
#define rd_PCS_PCS_devPresent()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,0,14,__ERR)
#define rd_PCS_txFault()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,4,15,__ERR)
#define rd_PCS_rxFault()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,5,15,__ERR)
#define rd_PCS_100GBASE_R_able()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,10,15,__ERR)
#define rd_PCS_40GBASE_R_able()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,11,15,__ERR)
#define rd_PCS_10GBASE_T_able()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,12,15,__ERR)
#define rd_PCS_10GBASE_W_able()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,13,15,__ERR)
#define rd_PCS_10GBASE_X_able()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,14,15,__ERR)
#define rd_PCS_10GBASE_R_able()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000008,15,15,__ERR)
#define rd_PCS_link_status()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000020,3,15,__ERR)
#define rd_PRBS9_ability()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000020,12,15,__ERR)
#define rd_PRBS31_ability()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000020,13,15,__ERR)
#define rd_PCS_hi_BER()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000020,14,15,__ERR)
#define rd_PCS_block_lock()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000020,15,15,__ERR)
#define rd_latch_block_lock()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000021,0,15,__ERR)
#define wr_latch_block_lock(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000021,0x8000,15,wr_val)
#define rd_latch_hi_BER()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000021,1,15,__ERR)
#define wr_latch_hi_BER(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000021,0x4000,14,wr_val)
#define rd_BER()                                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000021,2,10,__ERR)
#define wr_BER(wr_val)                                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000021,0x3f00,8,wr_val)
#define rd_errored_blocks()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18000021,8,8,__ERR)
#define wr_errored_blocks(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18000021,0x00ff,0,wr_val)
#define rd_PMD_PMD_rst_sw()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000000,0,15,__ERR)
#define wr_PMD_PMD_rst_sw(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000000,0x8000,15,wr_val)
#define rd_PMD_PMD_SpeedSelection0()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000000,2,15,__ERR)
#define wr_PMD_PMD_SpeedSelection0(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000000,0x2000,13,wr_val)
#define rd_PMD_PMD_pwrdwn_sw_10g()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000000,4,15,__ERR)
#define wr_PMD_PMD_pwrdwn_sw_10g(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000000,0x0800,11,wr_val)
#define rd_PMD_PMD_SpeedSelection1()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000000,9,15,__ERR)
#define wr_PMD_PMD_SpeedSelection1(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000000,0x0040,6,wr_val)
#define rd_PMD_PMD_SpeedSelection2()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000000,10,12,__ERR)
#define wr_PMD_PMD_SpeedSelection2(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000000,0x003c,2,wr_val)
#define rd_PMD_PMD_gloop10g()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000000,15,15,__ERR)
#define wr_PMD_PMD_gloop10g(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000000,0x0001,0,wr_val)
#define rd_PMD_Fault()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000001,8,15,__ERR)
#define rd_PMD_PMD_Rx_linkStatus()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000001,13,15,__ERR)
#define rd_lowPoerwAbility()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000001,14,15,__ERR)
#define rd_speed10M()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000004,9,15,__ERR)
#define rd_speed100M()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000004,10,15,__ERR)
#define rd_speed1000M()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000004,11,15,__ERR)
#define rd_speed10PASS_TS()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000004,13,15,__ERR)
#define rd_speed2BASE_TL()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000004,14,15,__ERR)
#define rd_PMD_PMD_speed10G()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000004,15,15,__ERR)
#define rd_PMD_PMD_seperated_PMA3()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,4,15,__ERR)
#define rd_PMD_PMD_seperated_PMA2()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,5,15,__ERR)
#define rd_PMD_PMD_seperated_PMA1()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,6,15,__ERR)
#define rd_PMD_PMD_seperated_PMA0()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,7,15,__ERR)
#define rd_PMD_PMD_AN()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,8,15,__ERR)
#define rd_PMD_TC()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,9,15,__ERR)
#define rd_PMD_PMD_DTE_XS()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,10,15,__ERR)
#define rd_PMD_PMD_PHY_XS()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,11,15,__ERR)
#define rd_PMD_PMD_PCS_XS()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,12,15,__ERR)
#define rd_PMD_WIS()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,13,15,__ERR)
#define rd_PMD_PMA_PMD()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,14,15,__ERR)
#define rd_PMD_PMD_Clause22()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000005,15,15,__ERR)
#define rd_PMD_PMD_Vendor2()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000006,0,15,__ERR)
#define rd_PMD_PMD_Vendor1()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000006,1,15,__ERR)
#define rd_PMD_PMD_CL22ext()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000006,2,15,__ERR)
#define rd_PMA_PMD_typeSel()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000007,10,10,__ERR)
#define wr_PMA_PMD_typeSel(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000007,0x003f,0,wr_val)
#define rd_PMD_PMD_devPresent()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,0,14,__ERR)
#define rd_txFaultAbility()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,2,15,__ERR)
#define rd_rxFaultAbility()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,3,15,__ERR)
#define rd_txFault()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,4,15,__ERR)
#define rd_rxFault()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,5,15,__ERR)
#define rd_extAbilities()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,6,15,__ERR)
#define rd_PMD_txDisableAble()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,7,15,__ERR)
#define rd_PMD_10GBASE_SR_able()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,8,15,__ERR)
#define rd_PMD_10GBASE_LR_able()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,9,15,__ERR)
#define rd_PMD_10GBASE_ER_able()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,10,15,__ERR)
#define rd_PMD_10GBASE_LX4_able()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,11,15,__ERR)
#define rd_PMD_10GBASE_SW_able()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,12,15,__ERR)
#define rd_PMD_10GBASE_LW_able()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,13,15,__ERR)
#define rd_PMD_10GBASE_EW_able()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,14,15,__ERR)
#define rd_PMA_loopback_able()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000008,15,15,__ERR)
#define rd_tx_disable_ln3()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000009,11,15,__ERR)
#define wr_tx_disable_ln3(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000009,0x0010,4,wr_val)
#define rd_tx_disable_ln2()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000009,12,15,__ERR)
#define wr_tx_disable_ln2(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000009,0x0008,3,wr_val)
#define rd_tx_disable_ln1()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000009,13,15,__ERR)
#define wr_tx_disable_ln1(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000009,0x0004,2,wr_val)
#define rd_tx_disable_ln0()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000009,14,15,__ERR)
#define wr_tx_disable_ln0(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000009,0x0002,1,wr_val)
#define rd_tx_disable_global()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x8000009,15,15,__ERR)
#define wr_tx_disable_global(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x8000009,0x0001,0,wr_val)
#define rd_rxSigdet_ln3()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000a,11,15,__ERR)
#define rd_rxSigdet_ln2()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000a,12,15,__ERR)
#define rd_rxSigdet_ln1()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000a,13,15,__ERR)
#define rd_rxSigdet_ln0()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000a,14,15,__ERR)
#define rd_rxSigdet_global()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000a,15,15,__ERR)
#define rd_PMD_10BASE_T_Ability()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,7,15,__ERR)
#define rd_PMD_100BASE_TX_Ability()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,8,15,__ERR)
#define rd_PMD_1000BASE_KX_Ability()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,9,15,__ERR)
#define rd_PMD_1000BASE_T_Ability()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,10,15,__ERR)
#define rd_PMD_10GBASE_KR_Ability()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,11,15,__ERR)
#define rd_PMD_10GBASE_KX4_Ability()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,12,15,__ERR)
#define rd_PMD_10GBASE_T_Ability()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,13,15,__ERR)
#define rd_PMD_10GBASE_LRM_Ability()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,14,15,__ERR)
#define rd_PMD_10GBASE_CX4_Ability()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x800000b,15,15,__ERR)
#define rd_tx_disable()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000a0,15,15,__ERR)
#define wr_tx_disable(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x80000a0,0x0001,0,wr_val)
#define rd_KX_txFaultAbility()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000a1,2,15,__ERR)
#define rd_KX_rxFaultAbility()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000a1,3,15,__ERR)
#define rd_KX_txFault()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000a1,4,15,__ERR)
#define rd_KX_rsFault()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000a1,5,15,__ERR)
#define rd_txDisableAbility()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000a1,7,15,__ERR)
#define rd_PMD_sigdet()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000a1,15,15,__ERR)
#define rd_errorCnt_able()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000aa,14,15,__ERR)
#define rd_fec_able()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000aa,15,15,__ERR)
#define rd_FECerr_indicator_en()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000ab,14,15,__ERR)
#define wr_FECerr_indicator_en(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x80000ab,0x0002,1,wr_val)
#define rd_fec_en()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x80000ab,15,15,__ERR)
#define wr_fec_en(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x80000ab,0x0001,0,wr_val)
#define rd_corCountL()                                _eagle_phy_1_pmd_rde_reg_addr32(0x80000ac,__ERR)
#define wr_corCountL(wr_val)                          eagle_phy_1_pmd_wr_reg_addr32(0x80000ac,wr_val)
#define rd_corCountH()                                _eagle_phy_1_pmd_rde_reg_addr32(0x80000ad,__ERR)
#define wr_corCountH(wr_val)                          eagle_phy_1_pmd_wr_reg_addr32(0x80000ad,wr_val)
#define rd_uncorCountL()                              _eagle_phy_1_pmd_rde_reg_addr32(0x80000ae,__ERR)
#define wr_uncorCountL(wr_val)                        eagle_phy_1_pmd_wr_reg_addr32(0x80000ae,wr_val)
#define rd_uncorCountH()                              _eagle_phy_1_pmd_rde_reg_addr32(0x80000af,__ERR)
#define wr_uncorCountH(wr_val)                        eagle_phy_1_pmd_wr_reg_addr32(0x80000af,wr_val)
#define rdc_mdio_blk_addr()                           _eagle_phy_1_pmd_rde_field(0xffdf,1,5,__ERR)
#define wrc_mdio_blk_addr(wr_val)                     eagle_phy_1_pmd_mwr_reg(0xffdf,0x7ff0,4,wr_val)
#define rdc_mdio_maskdata()                           _eagle_phy_1_pmd_rde_reg(0xffdb,__ERR)
#define wrc_mdio_maskdata(wr_val)                     eagle_phy_1_pmd_wr_reg(0xffdb,wr_val)
#define rdc_mdio_brcst_port_addr()                    _eagle_phy_1_pmd_rde_field_byte(0xffdc,11,11,__ERR)
#define wrc_mdio_brcst_port_addr(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xffdc,0x001f,0,wr_val)
#define rdc_mdio_multi_prts_en()                      _eagle_phy_1_pmd_rde_field_byte(0xffdd,0,15,__ERR)
#define wrc_mdio_multi_prts_en(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x8000,15,wr_val)
#define rdc_mdio_multi_mmds_en()                      _eagle_phy_1_pmd_rde_field_byte(0xffdd,1,15,__ERR)
#define wrc_mdio_multi_mmds_en(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x4000,14,wr_val)
#define rdc_mdio_dev_pcs_en()                         _eagle_phy_1_pmd_rde_field_byte(0xffdd,9,15,__ERR)
#define wrc_mdio_dev_pcs_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x0040,6,wr_val)
#define rdc_mdio_dev_dte_en()                         _eagle_phy_1_pmd_rde_field_byte(0xffdd,10,15,__ERR)
#define wrc_mdio_dev_dte_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x0020,5,wr_val)
#define rdc_mdio_dev_phy_en()                         _eagle_phy_1_pmd_rde_field_byte(0xffdd,11,15,__ERR)
#define wrc_mdio_dev_phy_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x0010,4,wr_val)
#define rdc_mdio_dev_an_en()                          _eagle_phy_1_pmd_rde_field_byte(0xffdd,12,15,__ERR)
#define wrc_mdio_dev_an_en(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x0008,3,wr_val)
#define rdc_mdio_dev_pmd_en()                         _eagle_phy_1_pmd_rde_field_byte(0xffdd,13,15,__ERR)
#define wrc_mdio_dev_pmd_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x0004,2,wr_val)
#define rdc_mdio_dev_cl22_en()                        _eagle_phy_1_pmd_rde_field_byte(0xffdd,15,15,__ERR)
#define wrc_mdio_dev_cl22_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xffdd,0x0001,0,wr_val)
#define rdc_mdio_aer()                                _eagle_phy_1_pmd_rde_reg(0xffde,__ERR)
#define wrc_mdio_aer(wr_val)                          eagle_phy_1_pmd_wr_reg(0xffde,wr_val)
#define rdc_micro_ram_count()                         _eagle_phy_1_pmd_rde_reg(0xd200,__ERR)
#define wrc_micro_ram_count(wr_val)                   eagle_phy_1_pmd_wr_reg(0xd200,wr_val)
#define rdc_micro_ram_address()                       _eagle_phy_1_pmd_rde_reg(0xd201,__ERR)
#define wrc_micro_ram_address(wr_val)                 eagle_phy_1_pmd_wr_reg(0xd201,wr_val)
#define rdc_micro_init_cmd()                          _eagle_phy_1_pmd_rde_field_byte(0xd202,0,15,__ERR)
#define wrc_micro_init_cmd(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x8000,15,wr_val)
#define rdc_micro_pmi_hp_ack_frc_val()                _eagle_phy_1_pmd_rde_field_byte(0xd202,1,15,__ERR)
#define wrc_micro_pmi_hp_ack_frc_val(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x4000,14,wr_val)
#define rdc_micro_pmi_hp_ack_frc()                    _eagle_phy_1_pmd_rde_field_byte(0xd202,2,15,__ERR)
#define wrc_micro_pmi_hp_ack_frc(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x2000,13,wr_val)
#define rdc_micro_mdio_prog_ram_cs_frc_val()          _eagle_phy_1_pmd_rde_field_byte(0xd202,3,15,__ERR)
#define wrc_micro_mdio_prog_ram_cs_frc_val(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x1000,12,wr_val)
#define rdc_micro_mdio_prog_ram_cs_frc()              _eagle_phy_1_pmd_rde_field_byte(0xd202,4,15,__ERR)
#define wrc_micro_mdio_prog_ram_cs_frc(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0800,11,wr_val)
#define rdc_micro_mdio_autowakeup()                   _eagle_phy_1_pmd_rde_field_byte(0xd202,5,15,__ERR)
#define wrc_micro_mdio_autowakeup(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0400,10,wr_val)
#define rdc_micro_byte_mode()                         _eagle_phy_1_pmd_rde_field_byte(0xd202,6,15,__ERR)
#define wrc_micro_byte_mode(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0200,9,wr_val)
#define rdc_micro_mdio_ram_access_mode()              _eagle_phy_1_pmd_rde_field_byte(0xd202,7,14,__ERR)
#define wrc_micro_mdio_ram_access_mode(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0180,7,wr_val)
#define rdc_micro_mdio_ram_read_autoinc_en()          _eagle_phy_1_pmd_rde_field_byte(0xd202,9,15,__ERR)
#define wrc_micro_mdio_ram_read_autoinc_en(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0040,6,wr_val)
#define rdc_micro_mdio_dw8051_reset_n()               _eagle_phy_1_pmd_rde_field_byte(0xd202,11,15,__ERR)
#define wrc_micro_mdio_dw8051_reset_n(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0010,4,wr_val)
#define rdc_micro_write()                             _eagle_phy_1_pmd_rde_field_byte(0xd202,12,15,__ERR)
#define wrc_micro_write(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0008,3,wr_val)
#define rdc_micro_read()                              _eagle_phy_1_pmd_rde_field_byte(0xd202,13,15,__ERR)
#define wrc_micro_read(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0004,2,wr_val)
#define rdc_micro_stop()                              _eagle_phy_1_pmd_rde_field_byte(0xd202,14,15,__ERR)
#define wrc_micro_stop(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0002,1,wr_val)
#define rdc_micro_run()                               _eagle_phy_1_pmd_rde_field_byte(0xd202,15,15,__ERR)
#define wrc_micro_run(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd202,0x0001,0,wr_val)
#define rdc_micro_ram_wrdata()                        _eagle_phy_1_pmd_rde_reg(0xd203,__ERR)
#define wrc_micro_ram_wrdata(wr_val)                  eagle_phy_1_pmd_wr_reg(0xd203,wr_val)
#define rdc_micro_ram_rddata()                        _eagle_phy_1_pmd_rde_reg(0xd204,__ERR)
#define rdc_micro_init_done()                         _eagle_phy_1_pmd_rde_field_byte(0xd205,0,15,__ERR)
#define rdc_micro_fsm()                               _eagle_phy_1_pmd_rde_field_byte(0xd205,10,12,__ERR)
#define rdc_micro_err1()                              _eagle_phy_1_pmd_rde_field_byte(0xd205,14,15,__ERR)
#define rdc_micro_err0()                              _eagle_phy_1_pmd_rde_field_byte(0xd205,15,15,__ERR)
#define rdc_micro_status_muxed()                      _eagle_phy_1_pmd_rde_reg(0xd206,__ERR)
#define rdc_micro_mdio_uc_mailbox_msw()               _eagle_phy_1_pmd_rde_reg(0xd207,__ERR)
#define wrc_micro_mdio_uc_mailbox_msw(wr_val)         eagle_phy_1_pmd_wr_reg(0xd207,wr_val)
#define rdc_micro_mdio_uc_mailbox_lsw()               _eagle_phy_1_pmd_rde_reg(0xd208,__ERR)
#define wrc_micro_mdio_uc_mailbox_lsw(wr_val)         eagle_phy_1_pmd_wr_reg(0xd208,wr_val)
#define rdc_micro_uc_mdio_mailbox_msw()               _eagle_phy_1_pmd_rde_reg(0xd20b,__ERR)
#define rdc_micro_uc_mdio_mailbox_lsw()               _eagle_phy_1_pmd_rde_reg(0xd209,__ERR)
#define rdc_micro_srst_dw8051_to_pmi()                _eagle_phy_1_pmd_rde_field_byte(0xd20a,0,15,__ERR)
#define wrc_micro_srst_dw8051_to_pmi(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd20a,0x8000,15,wr_val)
#define rdc_micro_srst_mdio_program_access()          _eagle_phy_1_pmd_rde_field_byte(0xd20a,1,15,__ERR)
#define wrc_micro_srst_mdio_program_access(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte(0xd20a,0x4000,14,wr_val)
#define rdc_micro_srst_mdio_load_program_ram()        _eagle_phy_1_pmd_rde_field_byte(0xd20a,2,15,__ERR)
#define wrc_micro_srst_mdio_load_program_ram(wr_val)  _eagle_phy_1_pmd_mwr_reg_byte(0xd20a,0x2000,13,wr_val)
#define rdc_micro_zero_rom_dataout()                  _eagle_phy_1_pmd_rde_field_byte(0xd20a,3,15,__ERR)
#define wrc_micro_zero_rom_dataout(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd20a,0x1000,12,wr_val)
#define rdc_micro_ram_clk_invert()                    _eagle_phy_1_pmd_rde_field_byte(0xd20a,4,15,__ERR)
#define wrc_micro_ram_clk_invert(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd20a,0x0800,11,wr_val)
#define rdc_micro_srst_mdio_dataram_access()          _eagle_phy_1_pmd_rde_field_byte(0xd20a,5,15,__ERR)
#define wrc_micro_srst_mdio_dataram_access(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte(0xd20a,0x0400,10,wr_val)
#define rdc_micro_pmi_ack_timeout_val()               _eagle_phy_1_pmd_rde_field_byte(0xd20a,12,12,__ERR)
#define wrc_micro_pmi_ack_timeout_val(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd20a,0x000f,0,wr_val)
#define rdc_micro_gen_status_sel()                    _eagle_phy_1_pmd_rde_field_byte(0xd20c,0,13,__ERR)
#define wrc_micro_gen_status_sel(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd20c,0xe000,13,wr_val)
#define rdc_micro_disable_ecc()                       _eagle_phy_1_pmd_rde_field_byte(0xd20c,3,15,__ERR)
#define wrc_micro_disable_ecc(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd20c,0x1000,12,wr_val)
#define rdc_micro_inrush_current_frc_val()            _eagle_phy_1_pmd_rde_field_byte(0xd20c,4,15,__ERR)
#define wrc_micro_inrush_current_frc_val(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte(0xd20c,0x0800,11,wr_val)
#define rdc_micro_inrush_current_frc()                _eagle_phy_1_pmd_rde_field_byte(0xd20c,5,15,__ERR)
#define wrc_micro_inrush_current_frc(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd20c,0x0400,10,wr_val)
#define rdc_micro_pram_if_rstb()                      _eagle_phy_1_pmd_rde_field_byte(0xd20c,13,15,__ERR)
#define wrc_micro_pram_if_rstb(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd20c,0x0004,2,wr_val)
#define rdc_micro_pram_if_flop_bypass()               _eagle_phy_1_pmd_rde_field_byte(0xd20c,14,15,__ERR)
#define wrc_micro_pram_if_flop_bypass(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd20c,0x0002,1,wr_val)
#define rdc_micro_pram_if_en()                        _eagle_phy_1_pmd_rde_field_byte(0xd20c,15,15,__ERR)
#define wrc_micro_pram_if_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd20c,0x0001,0,wr_val)
#define rdc_micro_system_reset_n()                    _eagle_phy_1_pmd_rde_field_byte(0xd20d,14,15,__ERR)
#define wrc_micro_system_reset_n(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd20d,0x0002,1,wr_val)
#define rdc_micro_system_clk_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd20d,15,15,__ERR)
#define wrc_micro_system_clk_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd20d,0x0001,0,wr_val)
#define rdc_micro_tempature_data()                    _eagle_phy_1_pmd_rde_reg(0xd20e,__ERR)
#define rdc_micro_program_ram_tm()                    _eagle_phy_1_pmd_rde_field(0xd210,2,2,__ERR)
#define wrc_micro_program_ram_tm(wr_val)              eagle_phy_1_pmd_mwr_reg(0xd210,0x3fff,0,wr_val)
#define rdc_micro_dataram_tm()                        _eagle_phy_1_pmd_rde_field(0xd214,6,6,__ERR)
#define wrc_micro_dataram_tm(wr_val)                  eagle_phy_1_pmd_mwr_reg(0xd214,0x03ff,0,wr_val)
#define rdc_micro_iram_tm()                           _eagle_phy_1_pmd_rde_field(0xd218,6,6,__ERR)
#define wrc_micro_iram_tm(wr_val)                     eagle_phy_1_pmd_mwr_reg(0xd218,0x03ff,0,wr_val)
#define rdc_reg0()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009130,__ERR)
#define wrc_reg0(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009130,wr_val)
#define rdc_reg1()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009131,__ERR)
#define wrc_reg1(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009131,wr_val)
#define rdc_reg2()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009132,__ERR)
#define wrc_reg2(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009132,wr_val)
#define rdc_reg3()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009133,__ERR)
#define wrc_reg3(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009133,wr_val)
#define rdc_reg4()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009134,__ERR)
#define wrc_reg4(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009134,wr_val)
#define rdc_reg5()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009135,__ERR)
#define wrc_reg5(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009135,wr_val)
#define rdc_reg6()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009136,__ERR)
#define wrc_reg6(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009136,wr_val)
#define rdc_reg7()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009137,__ERR)
#define wrc_reg7(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009137,wr_val)
#define rdc_reg8()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009138,__ERR)
#define wrc_reg8(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009138,wr_val)
#define rdc_reg9()                                    _eagle_phy_1_pmd_rde_reg_addr32(0x18009139,__ERR)
#define wrc_reg9(wr_val)                              eagle_phy_1_pmd_wr_reg_addr32(0x18009139,wr_val)
#define rdc_reg10()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x1800913a,__ERR)
#define wrc_reg10(wr_val)                             eagle_phy_1_pmd_wr_reg_addr32(0x1800913a,wr_val)
#define rdc_reg11()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x1800913b,__ERR)
#define wrc_reg11(wr_val)                             eagle_phy_1_pmd_wr_reg_addr32(0x1800913b,wr_val)
#define rdc_reg12()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x1800913c,__ERR)
#define wrc_reg12(wr_val)                             eagle_phy_1_pmd_wr_reg_addr32(0x1800913c,wr_val)
#define rdc_reg13()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x1800913d,__ERR)
#define wrc_reg13(wr_val)                             eagle_phy_1_pmd_wr_reg_addr32(0x1800913d,wr_val)
#define rdc_reg14()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x1800913e,__ERR)
#define wrc_reg14(wr_val)                             eagle_phy_1_pmd_wr_reg_addr32(0x1800913e,wr_val)
#define rdc_reg15()                                   _eagle_phy_1_pmd_rde_reg_addr32(0x18009140,__ERR)
#define wrc_reg15(wr_val)                             eagle_phy_1_pmd_wr_reg_addr32(0x18009140,wr_val)
#define rdc_good_blk_cnt_to_lock()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009141,5,13,__ERR)
#define wrc_good_blk_cnt_to_lock(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009141,0x0700,8,wr_val)
#define rdc_err_blk_cnt_to_unlock()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009141,8,11,__ERR)
#define wrc_err_blk_cnt_to_unlock(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009141,0x00f8,3,wr_val)
#define rdc_burst_ignore_cnt()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009141,13,13,__ERR)
#define wrc_burst_ignore_cnt(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009141,0x0007,0,wr_val)
#define rdc_patt_gen_seq_0()                          _eagle_phy_1_pmd_rde_reg(0xd100,__ERR)
#define wrc_patt_gen_seq_0(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd100,wr_val)
#define rdc_patt_gen_seq_1()                          _eagle_phy_1_pmd_rde_reg(0xd101,__ERR)
#define wrc_patt_gen_seq_1(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd101,wr_val)
#define rdc_patt_gen_seq_2()                          _eagle_phy_1_pmd_rde_reg(0xd102,__ERR)
#define wrc_patt_gen_seq_2(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd102,wr_val)
#define rdc_patt_gen_seq_3()                          _eagle_phy_1_pmd_rde_reg(0xd103,__ERR)
#define wrc_patt_gen_seq_3(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd103,wr_val)
#define rdc_patt_gen_seq_4()                          _eagle_phy_1_pmd_rde_reg(0xd104,__ERR)
#define wrc_patt_gen_seq_4(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd104,wr_val)
#define rdc_patt_gen_seq_5()                          _eagle_phy_1_pmd_rde_reg(0xd105,__ERR)
#define wrc_patt_gen_seq_5(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd105,wr_val)
#define rdc_patt_gen_seq_6()                          _eagle_phy_1_pmd_rde_reg(0xd106,__ERR)
#define wrc_patt_gen_seq_6(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd106,wr_val)
#define rdc_patt_gen_seq_7()                          _eagle_phy_1_pmd_rde_reg(0xd107,__ERR)
#define wrc_patt_gen_seq_7(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd107,wr_val)
#define rdc_patt_gen_seq_8()                          _eagle_phy_1_pmd_rde_reg(0xd108,__ERR)
#define wrc_patt_gen_seq_8(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd108,wr_val)
#define rdc_patt_gen_seq_9()                          _eagle_phy_1_pmd_rde_reg(0xd109,__ERR)
#define wrc_patt_gen_seq_9(wr_val)                    eagle_phy_1_pmd_wr_reg(0xd109,wr_val)
#define rdc_patt_gen_seq_10()                         _eagle_phy_1_pmd_rde_reg(0xd10a,__ERR)
#define wrc_patt_gen_seq_10(wr_val)                   eagle_phy_1_pmd_wr_reg(0xd10a,wr_val)
#define rdc_patt_gen_seq_11()                         _eagle_phy_1_pmd_rde_reg(0xd10b,__ERR)
#define wrc_patt_gen_seq_11(wr_val)                   eagle_phy_1_pmd_wr_reg(0xd10b,wr_val)
#define rdc_patt_gen_seq_12()                         _eagle_phy_1_pmd_rde_reg(0xd10c,__ERR)
#define wrc_patt_gen_seq_12(wr_val)                   eagle_phy_1_pmd_wr_reg(0xd10c,wr_val)
#define rdc_patt_gen_seq_13()                         _eagle_phy_1_pmd_rde_reg(0xd10d,__ERR)
#define wrc_patt_gen_seq_13(wr_val)                   eagle_phy_1_pmd_wr_reg(0xd10d,wr_val)
#define rdc_patt_gen_seq_14()                         _eagle_phy_1_pmd_rde_reg(0xd10e,__ERR)
#define wrc_patt_gen_seq_14(wr_val)                   eagle_phy_1_pmd_wr_reg(0xd10e,wr_val)
#define rdc_refclk_sel()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009100,0,13,__ERR)
#define wrc_refclk_sel(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009100,0xe000,13,wr_val)
#define rdc_cl49_low_latency_en()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009100,3,15,__ERR)
#define wrc_cl49_low_latency_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009100,0x1000,12,wr_val)
#define rdc_port_mode_sel()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009100,9,13,__ERR)
#define wrc_port_mode_sel(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009100,0x0070,4,wr_val)
#define rdc_single_port_mode()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009100,12,15,__ERR)
#define wrc_single_port_mode(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009100,0x0008,3,wr_val)
#define rdc_stand_alone_mode()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009100,13,15,__ERR)
#define wrc_stand_alone_mode(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009100,0x0004,2,wr_val)
#define rdc_pmd_ieee_rst_decouple_en()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009100,14,15,__ERR)
#define wrc_pmd_ieee_rst_decouple_en(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009100,0x0002,1,wr_val)
#define rdc_mdioreg_rst_sw()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009100,15,15,__ERR)
#define wrc_mdioreg_rst_sw(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009100,0x0001,0,wr_val)
#define rdc_tick_override()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009107,0,15,__ERR)
#define wrc_tick_override(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009107,0x8000,15,wr_val)
#define rdc_tick_numerator_upper()                    _eagle_phy_1_pmd_rde_field_addr32(0x18009107,1,1,__ERR)
#define wrc_tick_numerator_upper(wr_val)              eagle_phy_1_pmd_mwr_reg_addr32(0x18009107,0x7fff,0,wr_val)
#define rdc_tick_numerator_lower()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009108,0,12,__ERR)
#define wrc_tick_numerator_lower(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009108,0xf000,12,wr_val)
#define rdc_tick_denominator()                        _eagle_phy_1_pmd_rde_field_addr32(0x18009108,4,6,__ERR)
#define wrc_tick_denominator(wr_val)                  eagle_phy_1_pmd_mwr_reg_addr32(0x18009108,0x0ffc,2,wr_val)
#define rdc_remote_pcs_loopback_enable()              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009109,0,12,__ERR)
#define wrc_remote_pcs_loopback_enable(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009109,0xf000,12,wr_val)
#define rdc_remote_pmd_loopback_enable()              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009109,4,12,__ERR)
#define wrc_remote_pmd_loopback_enable(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009109,0x0f00,8,wr_val)
#define rdc_local_pcs_loopback_enable()               _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009109,8,12,__ERR)
#define wrc_local_pcs_loopback_enable(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009109,0x00f0,4,wr_val)
#define rdc_tla_pll_sequencer_fsm_status()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910d,11,11,__ERR)
#define rdc_rev_letter()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910e,0,14,__ERR)
#define rdc_rev_number()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910e,2,13,__ERR)
#define rdc_bonding()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910e,5,14,__ERR)
#define rdc_tech_proc()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910e,7,13,__ERR)
#define rdc_model_number()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910e,10,10,__ERR)
#define rdc_pmi_lp_merge_method2_en()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910c,13,15,__ERR)
#define wrc_pmi_lp_merge_method2_en(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800910c,0x0004,2,wr_val)
#define rdc_pcs_devid_override()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910c,14,15,__ERR)
#define wrc_pcs_devid_override(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800910c,0x0002,1,wr_val)
#define rdc_pmd_devid_override()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800910c,15,15,__ERR)
#define wrc_pmd_devid_override(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800910c,0x0001,0,wr_val)
#define rdc_refclk_divcnt_sel()                       _eagle_phy_1_pmd_rde_field_byte(0xd126,13,13,__ERR)
#define wrc_refclk_divcnt_sel(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd126,0x0007,0,wr_val)
#define rdc_rescal_in()                               _eagle_phy_1_pmd_rde_field_byte(0xd129,4,12,__ERR)
#define rdc_cap_select()                              _eagle_phy_1_pmd_rde_field_byte(0xd129,8,8,__ERR)
#define rdc_dbg_pll_state_one_hot()                   _eagle_phy_1_pmd_rde_field_byte(0xd12a,0,8,__ERR)
#define rdc_dbg_cap_state_one_hot()                   _eagle_phy_1_pmd_rde_field_byte(0xd12a,8,11,__ERR)
#define rdc_dbg_fdbck()                               _eagle_phy_1_pmd_rde_field_byte(0xd12a,13,15,__ERR)
#define rdc_dbg_slowdn_change()                       _eagle_phy_1_pmd_rde_field_byte(0xd12a,14,15,__ERR)
#define rdc_dbg_slowdn()                              _eagle_phy_1_pmd_rde_field_byte(0xd12a,15,15,__ERR)
#define rdc_refclk_divcnt()                           _eagle_phy_1_pmd_rde_field(0xd125,2,2,__ERR)
#define wrc_refclk_divcnt(wr_val)                     eagle_phy_1_pmd_mwr_reg(0xd125,0x3fff,0,wr_val)
#define rdc_pll_seq_start()                           _eagle_phy_1_pmd_rde_field_byte(0xd124,0,15,__ERR)
#define wrc_pll_seq_start(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x8000,15,wr_val)
#define rdc_vco_done_en()                             _eagle_phy_1_pmd_rde_field_byte(0xd124,1,15,__ERR)
#define wrc_vco_done_en(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x4000,14,wr_val)
#define rdc_freq_det_retry_en()                       _eagle_phy_1_pmd_rde_field_byte(0xd124,2,15,__ERR)
#define wrc_freq_det_retry_en(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x2000,13,wr_val)
#define rdc_freq_det_restart_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd124,3,15,__ERR)
#define wrc_freq_det_restart_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x1000,12,wr_val)
#define rdc_freq_monitor_en()                         _eagle_phy_1_pmd_rde_field_byte(0xd124,4,15,__ERR)
#define wrc_freq_monitor_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0800,11,wr_val)
#define rdc_slowdn_xor()                              _eagle_phy_1_pmd_rde_field_byte(0xd124,5,15,__ERR)
#define wrc_slowdn_xor(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0400,10,wr_val)
#define rdc_vco_rst_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd124,6,15,__ERR)
#define wrc_vco_rst_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0200,9,wr_val)
#define rdc_pll_force_fdone_en()                      _eagle_phy_1_pmd_rde_field_byte(0xd124,7,15,__ERR)
#define wrc_pll_force_fdone_en(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0100,8,wr_val)
#define rdc_pll_force_fdone()                         _eagle_phy_1_pmd_rde_field_byte(0xd124,8,15,__ERR)
#define wrc_pll_force_fdone(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0080,7,wr_val)
#define rdc_pll_force_fpass()                         _eagle_phy_1_pmd_rde_field_byte(0xd124,9,15,__ERR)
#define wrc_pll_force_fpass(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0040,6,wr_val)
#define rdc_pll_force_cap_done_en()                   _eagle_phy_1_pmd_rde_field_byte(0xd124,10,15,__ERR)
#define wrc_pll_force_cap_done_en(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0020,5,wr_val)
#define rdc_pll_force_cap_done()                      _eagle_phy_1_pmd_rde_field_byte(0xd124,11,15,__ERR)
#define wrc_pll_force_cap_done(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0010,4,wr_val)
#define rdc_pll_force_cap_pass_en()                   _eagle_phy_1_pmd_rde_field_byte(0xd124,12,15,__ERR)
#define wrc_pll_force_cap_pass_en(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0008,3,wr_val)
#define rdc_pll_force_cap_pass()                      _eagle_phy_1_pmd_rde_field_byte(0xd124,13,15,__ERR)
#define wrc_pll_force_cap_pass(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0004,2,wr_val)
#define rdc_pll_lock_frc()                            _eagle_phy_1_pmd_rde_field_byte(0xd124,14,15,__ERR)
#define wrc_pll_lock_frc(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0002,1,wr_val)
#define rdc_pll_lock_frc_val()                        _eagle_phy_1_pmd_rde_field_byte(0xd124,15,15,__ERR)
#define wrc_pll_lock_frc_val(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd124,0x0001,0,wr_val)
#define rdc_rescal_frc()                              _eagle_phy_1_pmd_rde_field_byte(0xd127,7,15,__ERR)
#define wrc_rescal_frc(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd127,0x0100,8,wr_val)
#define rdc_rescal_frc_val()                          _eagle_phy_1_pmd_rde_field_byte(0xd127,8,12,__ERR)
#define wrc_rescal_frc_val(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd127,0x00f0,4,wr_val)
#define rdc_pll_mode()                                _eagle_phy_1_pmd_rde_field_byte(0xd127,12,12,__ERR)
#define wrc_pll_mode(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte(0xd127,0x000f,0,wr_val)
#define rdc_cap_select_m()                            _eagle_phy_1_pmd_rde_field_byte(0xd123,0,8,__ERR)
#define wrc_cap_select_m(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0xff00,8,wr_val)
#define rdc_cap_select_m_en()                         _eagle_phy_1_pmd_rde_field_byte(0xd123,8,15,__ERR)
#define wrc_cap_select_m_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0080,7,wr_val)
#define rdc_cap_force_slowdown_en()                   _eagle_phy_1_pmd_rde_field_byte(0xd123,9,15,__ERR)
#define wrc_cap_force_slowdown_en(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0040,6,wr_val)
#define rdc_cap_force_slowdown()                      _eagle_phy_1_pmd_rde_field_byte(0xd123,10,15,__ERR)
#define wrc_cap_force_slowdown(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0020,5,wr_val)
#define rdc_cap_retry_en()                            _eagle_phy_1_pmd_rde_field_byte(0xd123,11,15,__ERR)
#define wrc_cap_retry_en(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0010,4,wr_val)
#define rdc_cap_restart()                             _eagle_phy_1_pmd_rde_field_byte(0xd123,12,15,__ERR)
#define wrc_cap_restart(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0008,3,wr_val)
#define rdc_cap_seq_cya()                             _eagle_phy_1_pmd_rde_field_byte(0xd123,13,15,__ERR)
#define wrc_cap_seq_cya(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0004,2,wr_val)
#define rdc_cap_cnt_mask_en()                         _eagle_phy_1_pmd_rde_field_byte(0xd123,14,15,__ERR)
#define wrc_cap_cnt_mask_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0002,1,wr_val)
#define rdc_fast_search_mode()                        _eagle_phy_1_pmd_rde_field_byte(0xd123,15,15,__ERR)
#define wrc_fast_search_mode(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd123,0x0001,0,wr_val)
#define rdc_lost_pll_lock_sm()                        _eagle_phy_1_pmd_rde_field_byte(0xd128,0,15,__ERR)
#define rdc_cap_done()                                _eagle_phy_1_pmd_rde_field_byte(0xd128,1,15,__ERR)
#define rdc_cap_pass()                                _eagle_phy_1_pmd_rde_field_byte(0xd128,2,15,__ERR)
#define rdc_freq_done_sm()                            _eagle_phy_1_pmd_rde_field_byte(0xd128,3,15,__ERR)
#define rdc_freq_pass_sm()                            _eagle_phy_1_pmd_rde_field_byte(0xd128,4,15,__ERR)
#define rdc_pll_seq_done()                            _eagle_phy_1_pmd_rde_field_byte(0xd128,5,15,__ERR)
#define rdc_pll_seq_pass()                            _eagle_phy_1_pmd_rde_field_byte(0xd128,6,15,__ERR)
#define rdc_pll_lock()                                _eagle_phy_1_pmd_rde_field_byte(0xd128,7,15,__ERR)
#define rdc_cap_done_lh_ll()                          _eagle_phy_1_pmd_rde_field_byte(0xd128,9,15,__ERR)
#define rdc_cap_pass_lh_ll()                          _eagle_phy_1_pmd_rde_field_byte(0xd128,10,15,__ERR)
#define rdc_freq_done_sm_lh_ll()                      _eagle_phy_1_pmd_rde_field_byte(0xd128,11,15,__ERR)
#define rdc_freq_pass_sm_lh_ll()                      _eagle_phy_1_pmd_rde_field_byte(0xd128,12,15,__ERR)
#define rdc_pll_seq_done_lh_ll()                      _eagle_phy_1_pmd_rde_field_byte(0xd128,13,15,__ERR)
#define rdc_pll_seq_pass_lh_ll()                      _eagle_phy_1_pmd_rde_field_byte(0xd128,14,15,__ERR)
#define rdc_pll_lock_lh_ll()                          _eagle_phy_1_pmd_rde_field_byte(0xd128,15,15,__ERR)
#define rdc_res_cal_cntr()                            _eagle_phy_1_pmd_rde_field_byte(0xd122,0,8,__ERR)
#define wrc_res_cal_cntr(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd122,0xff00,8,wr_val)
#define rdc_win_cal_cntr()                            _eagle_phy_1_pmd_rde_field_byte(0xd122,8,8,__ERR)
#define wrc_win_cal_cntr(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd122,0x00ff,0,wr_val)
#define rdc_pre_freq_det_time()                       _eagle_phy_1_pmd_rde_field_byte(0xd121,0,8,__ERR)
#define wrc_pre_freq_det_time(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd121,0xff00,8,wr_val)
#define rdc_retry_time()                              _eagle_phy_1_pmd_rde_field_byte(0xd121,8,8,__ERR)
#define wrc_retry_time(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd121,0x00ff,0,wr_val)
#define rdc_vco_start_time()                          _eagle_phy_1_pmd_rde_field_byte(0xd120,0,8,__ERR)
#define wrc_vco_start_time(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd120,0xff00,8,wr_val)
#define rdc_vco_step_time()                           _eagle_phy_1_pmd_rde_field_byte(0xd120,8,8,__ERR)
#define wrc_vco_step_time(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd120,0x00ff,0,wr_val)
#define rdc_DESCR1_MODE_CUSTOM()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009220,12,14,__ERR)
#define wrc_DESCR1_MODE_CUSTOM(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009220,0x000c,2,wr_val)
#define rdc_DESCR1_MODE_BYPASS()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009220,14,14,__ERR)
#define wrc_DESCR1_MODE_BYPASS(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009220,0x0003,0,wr_val)
#define rdc_BLOCKSYNC_MODE_CUSTOM()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009221,4,13,__ERR)
#define wrc_BLOCKSYNC_MODE_CUSTOM(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009221,0x0e00,9,wr_val)
#define rdc_BLOCKSYNC_MODE_FEC()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009221,7,13,__ERR)
#define wrc_BLOCKSYNC_MODE_FEC(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009221,0x01c0,6,wr_val)
#define rdc_BLOCKSYNC_MODE_CL49()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009221,10,13,__ERR)
#define wrc_BLOCKSYNC_MODE_CL49(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009221,0x0038,3,wr_val)
#define rdc_BLOCKSYNC_MODE_8B10B()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009221,13,13,__ERR)
#define wrc_BLOCKSYNC_MODE_8B10B(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009221,0x0007,0,wr_val)
#define rdc_DECODER_MODE_CUSTOM()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009222,7,13,__ERR)
#define wrc_DECODER_MODE_CUSTOM(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009222,0x01c0,6,wr_val)
#define rdc_DECODER_MODE_CL49()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009222,10,13,__ERR)
#define wrc_DECODER_MODE_CL49(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009222,0x0038,3,wr_val)
#define rdc_DECODER_MODE_CL36()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009222,13,13,__ERR)
#define wrc_DECODER_MODE_CL36(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009222,0x0007,0,wr_val)
#define rdc_DESKEW_MODE_CUSTOM()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009223,7,13,__ERR)
#define wrc_DESKEW_MODE_CUSTOM(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009223,0x01c0,6,wr_val)
#define rdc_DESKEW_MODE_BYPASS()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009223,10,13,__ERR)
#define wrc_DESKEW_MODE_BYPASS(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009223,0x0038,3,wr_val)
#define rdc_DESKEW_MODE_CL36_10B()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009223,13,13,__ERR)
#define wrc_DESKEW_MODE_CL36_10B(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009223,0x0007,0,wr_val)
#define rdc_idle_force_link_down()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009224,10,15,__ERR)
#define wrc_idle_force_link_down(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009224,0x0020,5,wr_val)
#define rdc_force_tx_till_link()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009224,11,15,__ERR)
#define wrc_force_tx_till_link(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009224,0x0010,4,wr_val)
#define rdc_force_tx_till_pmdlock()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009224,12,15,__ERR)
#define wrc_force_tx_till_pmdlock(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009224,0x0008,3,wr_val)
#define rdc_REORDER_MODE_CUSTOM()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009224,13,15,__ERR)
#define wrc_REORDER_MODE_CUSTOM(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009224,0x0004,2,wr_val)
#define rdc_REORDER_MODE_NONE()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009224,14,15,__ERR)
#define wrc_REORDER_MODE_NONE(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009224,0x0002,1,wr_val)
#define rdc_REORDER_MODE_CL36()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009224,15,15,__ERR)
#define wrc_REORDER_MODE_CL36(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009224,0x0001,0,wr_val)
#define rdc_DESC2_BYTE_DELETION_NONE()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009225,1,14,__ERR)
#define wrc_DESC2_BYTE_DELETION_NONE(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009225,0x6000,13,wr_val)
#define rdc_DESC2_BYTE_DELETION_100M()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009225,3,14,__ERR)
#define wrc_DESC2_BYTE_DELETION_100M(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009225,0x1800,11,wr_val)
#define rdc_DESC2_BYTE_DELETION_10M()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009225,5,14,__ERR)
#define wrc_DESC2_BYTE_DELETION_10M(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009225,0x0600,9,wr_val)
#define rdc_DESC2_MODE_CUSTOM()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009225,7,13,__ERR)
#define wrc_DESC2_MODE_CUSTOM(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009225,0x01c0,6,wr_val)
#define rdc_DESC2_MODE_CL49()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009225,10,13,__ERR)
#define wrc_DESC2_MODE_CL49(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009225,0x0038,3,wr_val)
#define rdc_DESC2_MODE_CL36()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009225,13,13,__ERR)
#define wrc_DESC2_MODE_CL36(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009225,0x0007,0,wr_val)
#define rdc_SET_BER_WINDOW_512()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009226,0,15,__ERR)
#define wrc_SET_BER_WINDOW_512(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009226,0x8000,15,wr_val)
#define rdc_CL49_BER_LIMIT()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009226,8,10,__ERR)
#define wrc_CL49_BER_LIMIT(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009226,0x00fc,2,wr_val)
#define rdc_cl49_valid_sh_cnt()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009227,0,8,__ERR)
#define wrc_cl49_valid_sh_cnt(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009227,0xff00,8,wr_val)
#define rdc_cl49_invalid_sh_cnt()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009227,8,8,__ERR)
#define wrc_cl49_invalid_sh_cnt(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009227,0x00ff,0,wr_val)
#define rdc_reg10M_modulo()                           _eagle_phy_1_pmd_rde_field_addr32(0x18009230,7,7,__ERR)
#define wrc_reg10M_modulo(wr_val)                     eagle_phy_1_pmd_mwr_reg_addr32(0x18009230,0x01ff,0,wr_val)
#define rdc_reg100M_modulo()                          _eagle_phy_1_pmd_rde_field_addr32(0x18009231,7,7,__ERR)
#define wrc_reg100M_modulo(wr_val)                    eagle_phy_1_pmd_mwr_reg_addr32(0x18009231,0x01ff,0,wr_val)
#define rdc_reg1G_modulo()                            _eagle_phy_1_pmd_rde_field_addr32(0x18009232,7,7,__ERR)
#define wrc_reg1G_modulo(wr_val)                      eagle_phy_1_pmd_mwr_reg_addr32(0x18009232,0x01ff,0,wr_val)
#define rdc_reg2p5G_modulo()                          _eagle_phy_1_pmd_rde_field_addr32(0x18009233,7,7,__ERR)
#define wrc_reg2p5G_modulo(wr_val)                    eagle_phy_1_pmd_mwr_reg_addr32(0x18009233,0x01ff,0,wr_val)
#define rdc_regUserDefinedSpd_modulo()                _eagle_phy_1_pmd_rde_field_addr32(0x18009234,7,7,__ERR)
#define wrc_regUserDefinedSpd_modulo(wr_val)          eagle_phy_1_pmd_mwr_reg_addr32(0x18009234,0x01ff,0,wr_val)
#define rdc_reg5G_modulo()                            _eagle_phy_1_pmd_rde_field_addr32(0x18009235,7,7,__ERR)
#define wrc_reg5G_modulo(wr_val)                      eagle_phy_1_pmd_mwr_reg_addr32(0x18009235,0x01ff,0,wr_val)
#define rd_LPI_ENABLE()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c450,13,15,__ERR)
#define wr_LPI_ENABLE(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c450,0x0004,2,wr_val)
#define rd_fec_err_enable()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c451,2,15,__ERR)
#define wr_fec_err_enable(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c451,0x2000,13,wr_val)
#define rd_error_en_ovr()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c451,3,15,__ERR)
#define wr_error_en_ovr(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c451,0x1000,12,wr_val)
#define rd_error_en_ovr_val()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c451,4,15,__ERR)
#define wr_error_en_ovr_val(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c451,0x0800,11,wr_val)
#define rd_dbg_enable()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c451,5,15,__ERR)
#define wr_dbg_enable(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c451,0x0400,10,wr_val)
#define rd_fast_lock_en()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c451,6,15,__ERR)
#define wr_fast_lock_en(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c451,0x0200,9,wr_val)
#define rd_fec_error_code_all()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c452,0,15,__ERR)
#define wr_fec_error_code_all(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c452,0x8000,15,wr_val)
#define rd_good_parity_cnt()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c452,1,13,__ERR)
#define wr_good_parity_cnt(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c452,0x7000,12,wr_val)
#define rd_invalid_parity_cnt()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c452,4,12,__ERR)
#define wr_invalid_parity_cnt(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c452,0x0f00,8,wr_val)
#define rd_dec_max_pm()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c452,8,10,__ERR)
#define wr_dec_max_pm(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c452,0x00fc,2,wr_val)
#define rd_burst_err_status_mode()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c452,14,15,__ERR)
#define wr_burst_err_status_mode(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c452,0x0002,1,wr_val)
#define rd_dbg_err_mode()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c452,15,15,__ERR)
#define wr_dbg_err_mode(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c452,0x0001,0,wr_val)
#define rd_dec_pm_mode()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c453,0,11,__ERR)
#define wr_dec_pm_mode(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c453,0xf800,11,wr_val)
#define rd_dec_18b_burst_gap_count()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c453,8,13,__ERR)
#define wr_dec_18b_burst_gap_count(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c453,0x00e0,5,wr_val)
#define rd_dec_17b_burst_gap_count()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c453,11,13,__ERR)
#define wr_dec_17b_burst_gap_count(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c453,0x001c,2,wr_val)
#define rd_dec_gap_count_mode()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c453,14,15,__ERR)
#define wr_dec_gap_count_mode(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c453,0x0002,1,wr_val)
#define rd_bypass_cl49rxsm()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,0,15,__ERR)
#define wr_bypass_cl49rxsm(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x8000,15,wr_val)
#define rd_r_test_mode_cfg()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,1,15,__ERR)
#define wr_r_test_mode_cfg(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x4000,14,wr_val)
#define rd_RX_RX_HG2_MESSAGE_INVALID_CODE_ENABLE()    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,2,15,__ERR)
#define wr_RX_RX_HG2_MESSAGE_INVALID_CODE_ENABLE(wr_val)  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x2000,13,wr_val)
#define rd_RX_RX_HG2_ENABLE()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,3,15,__ERR)
#define wr_RX_RX_HG2_ENABLE(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x1000,12,wr_val)
#define rd_disable_cl49_bermon()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,7,15,__ERR)
#define wr_disable_cl49_bermon(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x0100,8,wr_val)
#define rd_cl49_rx_li_enable()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,9,15,__ERR)
#define wr_cl49_rx_li_enable(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x0040,6,wr_val)
#define rd_cl49_rx_lf_enable()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,10,15,__ERR)
#define wr_cl49_rx_lf_enable(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x0020,5,wr_val)
#define rd_cl49_rx_rf_enable()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,11,15,__ERR)
#define wr_cl49_rx_rf_enable(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x0010,4,wr_val)
#define rd_block_sync_mode()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c454,13,13,__ERR)
#define wr_block_sync_mode(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c454,0x0007,0,wr_val)
#define rd_cl36_BER_en()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c456,10,15,__ERR)
#define wr_cl36_BER_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c456,0x0020,5,wr_val)
#define rd_spd_2p5G_sel()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c456,11,15,__ERR)
#define wr_spd_2p5G_sel(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c456,0x0010,4,wr_val)
#define rd_cl36_force_comma_align_enable()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c456,12,15,__ERR)
#define wr_cl36_force_comma_align_enable(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c456,0x0008,3,wr_val)
#define rd_cl36_cl36_disable_carrier_extend()         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c456,13,15,__ERR)
#define wr_cl36_cl36_disable_carrier_extend(wr_val)   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c456,0x0004,2,wr_val)
#define rd_rx_gbox_prst()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c457,12,15,__ERR)
#define wr_rx_gbox_prst(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c457,0x0008,3,wr_val)
#define rd_rx_gbox_err_det_clr()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c457,13,15,__ERR)
#define wr_rx_gbox_err_det_clr(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c457,0x0004,2,wr_val)
#define rd_rx_gbox_afrst_en()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c457,14,15,__ERR)
#define wr_rx_gbox_afrst_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c457,0x0002,1,wr_val)
#define rd_rstb_lane()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c457,15,15,__ERR)
#define wr_rstb_lane(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c457,0x0001,0,wr_val)
#define rd_Enable_EXT_Signal_detect_Filtering()       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,6,15,__ERR)
#define wr_Enable_EXT_Signal_detect_Filtering(wr_val)  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0200,9,wr_val)
#define rd_Use_cx4_signal_detect_filter_sel()         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,7,15,__ERR)
#define wr_Use_cx4_signal_detect_filter_sel(wr_val)   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0100,8,wr_val)
#define rd_External_Signal_detect_invert()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,9,15,__ERR)
#define wr_External_Signal_detect_invert(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0040,6,wr_val)
#define rd_AFE_Signal_detect_invert()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,10,15,__ERR)
#define wr_AFE_Signal_detect_invert(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0020,5,wr_val)
#define rd_External_Signal_detect_enable()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,11,15,__ERR)
#define wr_External_Signal_detect_enable(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0010,4,wr_val)
#define rd_AFE_Signal_detect_enable()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,12,15,__ERR)
#define wr_AFE_Signal_detect_enable(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0008,3,wr_val)
#define rd_Override_signal_ok()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,13,15,__ERR)
#define wr_Override_signal_ok(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0004,2,wr_val)
#define rd_Override_value_signal_ok()                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,14,15,__ERR)
#define wr_Override_value_signal_ok(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0002,1,wr_val)
#define rd_Enable_AFE_Signal_detect_Filtering()       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c458,15,15,__ERR)
#define wr_Enable_AFE_Signal_detect_Filtering(wr_val)  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c458,0x0001,0,wr_val)
#define rd_latch_linkdown_enable()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c459,15,15,__ERR)
#define wr_latch_linkdown_enable(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c459,0x0001,0,wr_val)
#define rd_an_tx_disable_en()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c45a,14,15,__ERR)
#define wr_an_tx_disable_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c45a,0x0002,1,wr_val)
#define rd_RX_RX_cl72_rx_trained()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c45a,15,15,__ERR)
#define wr_RX_RX_cl72_rx_trained(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c45a,0x0001,0,wr_val)
#define rd_dbg_errL()                                 _eagle_phy_1_pmd_rde_reg_addr32(0x1800c460,__ERR)
#define wr_dbg_errL(wr_val)                           eagle_phy_1_pmd_wr_reg_addr32(0x1800c460,wr_val)
#define rd_dbg_errH()                                 _eagle_phy_1_pmd_rde_reg_addr32(0x1800c461,__ERR)
#define wr_dbg_errH(wr_val)                           eagle_phy_1_pmd_wr_reg_addr32(0x1800c461,wr_val)
#define rd_burst_err_statusL()                        _eagle_phy_1_pmd_rde_reg_addr32(0x1800c462,__ERR)
#define wr_burst_err_statusL(wr_val)                  eagle_phy_1_pmd_wr_reg_addr32(0x1800c462,wr_val)
#define rd_burst_err_statusH()                        _eagle_phy_1_pmd_rde_reg_addr32(0x1800c463,__ERR)
#define wr_burst_err_statusH(wr_val)                  eagle_phy_1_pmd_wr_reg_addr32(0x1800c463,wr_val)
#define rd_shift_ammount()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c464,8,8,__ERR)
#define rd_lsm_his_state()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c465,11,13,__ERR)
#define wr_lsm_his_state(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c465,0x001c,2,wr_val)
#define rd_lsm_curr_state()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c465,14,14,__ERR)
#define wr_lsm_curr_state(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c465,0x0003,0,wr_val)
#define rd_cl49_r_type_coded()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c466,0,12,__ERR)
#define wr_cl49_r_type_coded(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c466,0xf000,12,wr_val)
#define rd_cl49_rxsm_history_state()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c466,5,8,__ERR)
#define wr_cl49_rxsm_history_state(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c466,0x07f8,3,wr_val)
#define rd_cl49_rxsm_current_state()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c466,13,13,__ERR)
#define wr_cl49_rxsm_current_state(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c466,0x0007,0,wr_val)
#define rd_cl49_bermon_history_state()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c467,6,11,__ERR)
#define wr_cl49_bermon_history_state(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c467,0x03e0,5,wr_val)
#define rd_cl49_bermon_current_state()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c467,11,11,__ERR)
#define wr_cl49_bermon_current_state(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c467,0x001f,0,wr_val)
#define rd_sync66ErrCount()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c468,0,8,__ERR)
#define wr_sync66ErrCount(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c468,0xff00,8,wr_val)
#define rd_kcode66ErrCount()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c468,8,8,__ERR)
#define wr_kcode66ErrCount(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c468,0x00ff,0,wr_val)
#define rd_rx_gbox_overflow_err_det_latch()           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c469,4,15,__ERR)
#define wr_rx_gbox_overflow_err_det_latch(wr_val)     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c469,0x0800,11,wr_val)
#define rd_rx_gbox_underflow_err_det_latch()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c469,5,15,__ERR)
#define wr_rx_gbox_underflow_err_det_latch(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c469,0x0400,10,wr_val)
#define rd_cl49ieee_errored_blocks()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c469,6,8,__ERR)
#define wr_cl49ieee_errored_blocks(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c469,0x03fc,2,wr_val)
#define rd_cl36_syncacq_state_coded_per_ln()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c46c,12,12,__ERR)
#define rd_cl36_syncacq_his_state_per_ln()            _eagle_phy_1_pmd_rde_field_addr32(0x1800c46d,3,3,__ERR)
#define wr_cl36_syncacq_his_state_per_ln(wr_val)      eagle_phy_1_pmd_mwr_reg_addr32(0x1800c46d,0x1fff,0,wr_val)
#define rd_BER_count_per_ln()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c46e,8,8,__ERR)
#define wr_BER_count_per_ln(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c46e,0x00ff,0,wr_val)
#define rd_PLL_POWER_DOWN()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,5,15,__ERR)
#define rd_PLL_RESET()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,6,15,__ERR)
#define rd_TX_LOW_POWER_6G()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,7,15,__ERR)
#define rd_TX_ANA_POWER_DOWN()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,8,15,__ERR)
#define rd_TX_ANA_RESET()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,9,15,__ERR)
#define rd_RX_ANA_POWER_DOWN()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,10,15,__ERR)
#define rd_RX_ANA_RESET()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,11,15,__ERR)
#define rd_PMD_LOCK()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,12,15,__ERR)
#define rd_External_Signal_detect()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,13,15,__ERR)
#define rd_AFE_Signal_detect()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,14,15,__ERR)
#define rd_signal_ok()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c470,15,15,__ERR)
#define rd_External_Signal_detect_LH()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c471,10,15,__ERR)
#define wr_External_Signal_detect_LH(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c471,0x0020,5,wr_val)
#define rd_External_Signal_detect_LL()                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c471,11,15,__ERR)
#define wr_External_Signal_detect_LL(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c471,0x0010,4,wr_val)
#define rd_AFE_Signal_detect_LH()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c471,12,15,__ERR)
#define wr_AFE_Signal_detect_LH(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c471,0x0008,3,wr_val)
#define rd_AFE_Signal_detect_LL()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c471,13,15,__ERR)
#define wr_AFE_Signal_detect_LL(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c471,0x0004,2,wr_val)
#define rd_signal_ok_LH()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c471,14,15,__ERR)
#define wr_signal_ok_LH(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c471,0x0002,1,wr_val)
#define rd_signal_ok_LL()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c471,15,15,__ERR)
#define wr_signal_ok_LL(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c471,0x0001,0,wr_val)
#define rd_LOCAL_FAULT_LH()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c472,0,15,__ERR)
#define wr_LOCAL_FAULT_LH(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c472,0x8000,15,wr_val)
#define rd_REMOTE_FAULT_LH()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c472,1,15,__ERR)
#define wr_REMOTE_FAULT_LH(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c472,0x4000,14,wr_val)
#define rd_LINK_INTERRUPT_LH()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c472,2,15,__ERR)
#define wr_LINK_INTERRUPT_LH(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c472,0x2000,13,wr_val)
#define rd_LPI_RECEIVED_LH()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c472,12,15,__ERR)
#define wr_LPI_RECEIVED_LH(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c472,0x0008,3,wr_val)
#define rd_HI_BER_LH()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c473,4,15,__ERR)
#define wr_HI_BER_LH(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c473,0x0800,11,wr_val)
#define rd_HI_BER_LL()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c473,5,15,__ERR)
#define wr_HI_BER_LL(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c473,0x0400,10,wr_val)
#define rd_LINK_STATUS_LH()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c473,6,15,__ERR)
#define wr_LINK_STATUS_LH(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c473,0x0200,9,wr_val)
#define rd_LINK_STATUS_LL()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c473,7,15,__ERR)
#define wr_LINK_STATUS_LL(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c473,0x0100,8,wr_val)
#define rd_SYNC_STATUS_LH()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c473,8,15,__ERR)
#define wr_SYNC_STATUS_LH(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c473,0x0080,7,wr_val)
#define rd_SYNC_STATUS_LL()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c473,9,15,__ERR)
#define wr_SYNC_STATUS_LL(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c473,0x0040,6,wr_val)
#define rd_LOCAL_FAULT()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c474,7,15,__ERR)
#define rd_REMOTE_FAULT()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c474,8,15,__ERR)
#define rd_LINK_INTERRUPT()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c474,9,15,__ERR)
#define rd_LPI_RECEIVED()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c474,10,15,__ERR)
#define rd_HI_BER()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c474,13,15,__ERR)
#define rd_LINK_STATUS()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c474,14,15,__ERR)
#define rd_SYNC_STATUS()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c474,15,15,__ERR)
#define rd_pmd_rx_dme_en()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c475,4,15,__ERR)
#define rd_pmd_tx_disable()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c475,5,15,__ERR)
#define rd_pmd_osr_mode()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c475,6,12,__ERR)
#define rd_r_ll_0_actual_speed()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c475,10,10,__ERR)
#define rd_signal_detect_filter_count()               _eagle_phy_1_pmd_rde_field_byte(0xd0c0,11,11,__ERR)
#define wr_signal_detect_filter_count(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd0c0,0x001f,0,wr_val)
#define rd_los_filter_count()                         _eagle_phy_1_pmd_rde_field_byte(0xd0c0,3,11,__ERR)
#define wr_los_filter_count(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0c0,0x1f00,8,wr_val)
#define rd_energy_detect_mask_count()                 _eagle_phy_1_pmd_rde_field_byte(0xd0c1,0,11,__ERR)
#define wr_energy_detect_mask_count(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0xf800,11,wr_val)
#define rd_afe_signal_detect_dis()                    _eagle_phy_1_pmd_rde_field_byte(0xd0c1,15,15,__ERR)
#define wr_afe_signal_detect_dis(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0001,0,wr_val)
#define rd_ext_los_en()                               _eagle_phy_1_pmd_rde_field_byte(0xd0c1,14,15,__ERR)
#define wr_ext_los_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0002,1,wr_val)
#define rd_ext_los_inv()                              _eagle_phy_1_pmd_rde_field_byte(0xd0c1,13,15,__ERR)
#define wr_ext_los_inv(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0004,2,wr_val)
#define rd_ignore_lp_mode()                           _eagle_phy_1_pmd_rde_field_byte(0xd0c1,12,15,__ERR)
#define wr_ignore_lp_mode(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0008,3,wr_val)
#define rd_signal_detect_filter_1us()                 _eagle_phy_1_pmd_rde_field_byte(0xd0c1,11,15,__ERR)
#define wr_signal_detect_filter_1us(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0010,4,wr_val)
#define rd_energy_detect_frc()                        _eagle_phy_1_pmd_rde_field_byte(0xd0c1,10,15,__ERR)
#define wr_energy_detect_frc(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0020,5,wr_val)
#define rd_energy_detect_frc_val()                    _eagle_phy_1_pmd_rde_field_byte(0xd0c1,9,15,__ERR)
#define wr_energy_detect_frc_val(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0040,6,wr_val)
#define rd_signal_detect_frc()                        _eagle_phy_1_pmd_rde_field_byte(0xd0c1,8,15,__ERR)
#define wr_signal_detect_frc(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0080,7,wr_val)
#define rd_signal_detect_frc_val()                    _eagle_phy_1_pmd_rde_field_byte(0xd0c1,7,15,__ERR)
#define wr_signal_detect_frc_val(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0c1,0x0100,8,wr_val)
#define rd_los_thresh()                               _eagle_phy_1_pmd_rde_field_byte(0xd0c2,13,13,__ERR)
#define wr_los_thresh(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte(0xd0c2,0x0007,0,wr_val)
#define rd_signal_detect_thresh()                     _eagle_phy_1_pmd_rde_field_byte(0xd0c2,9,13,__ERR)
#define wr_signal_detect_thresh(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0c2,0x0070,4,wr_val)
#define rd_hold_los_count()                           _eagle_phy_1_pmd_rde_field_byte(0xd0c2,5,13,__ERR)
#define wr_hold_los_count(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd0c2,0x0700,8,wr_val)
#define rd_hold_sd_count()                            _eagle_phy_1_pmd_rde_field_byte(0xd0c2,2,13,__ERR)
#define wr_hold_sd_count(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd0c2,0x3800,11,wr_val)
#define rd_signal_detect()                            _eagle_phy_1_pmd_rde_field_byte(0xd0c8,15,15,__ERR)
#define rd_signal_detect_change()                     _eagle_phy_1_pmd_rde_field_byte(0xd0c8,14,15,__ERR)
#define rd_energy_detect()                            _eagle_phy_1_pmd_rde_field_byte(0xd0c8,13,15,__ERR)
#define rd_energy_detect_change()                     _eagle_phy_1_pmd_rde_field_byte(0xd0c8,12,15,__ERR)
#define rd_signal_detect_raw()                        _eagle_phy_1_pmd_rde_field_byte(0xd0c8,11,15,__ERR)
#define rd_signal_detect_raw_change()                 _eagle_phy_1_pmd_rde_field_byte(0xd0c8,10,15,__ERR)
#define rd_afe_sigdet_thresh()                        _eagle_phy_1_pmd_rde_field_byte(0xd0c8,5,13,__ERR)
#define rd_number_bit()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,0,13,__ERR)
#define wr_number_bit(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0xe000,13,wr_val)
#define rd_rx_fixed_pattern_check_enable()            _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,7,15,__ERR)
#define wr_rx_fixed_pattern_check_enable(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0100,8,wr_val)
#define rd_testgen_bus_width_rx()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,8,15,__ERR)
#define wr_testgen_bus_width_rx(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0080,7,wr_val)
#define rd_testgen_bus_width_tx()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,9,15,__ERR)
#define wr_testgen_bus_width_tx(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0040,6,wr_val)
#define rd_clr_rxcnt()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,10,15,__ERR)
#define wr_clr_rxcnt(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0020,5,wr_val)
#define rd_clr_txcnt()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,11,15,__ERR)
#define wr_clr_txcnt(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0010,4,wr_val)
#define rd_patgen_en()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,12,15,__ERR)
#define wr_patgen_en(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0008,3,wr_val)
#define rd_prbs_rx_en()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,13,15,__ERR)
#define wr_prbs_rx_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0004,2,wr_val)
#define rd_prbs_tx_en()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,14,15,__ERR)
#define wr_prbs_tx_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0002,1,wr_val)
#define rd_testsource_sel()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c400,15,15,__ERR)
#define wr_testsource_sel(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c400,0x0001,0,wr_val)
#define rd_prbs_check_mode()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c401,1,13,__ERR)
#define wr_prbs_check_mode(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c401,0x7000,12,wr_val)
#define rd_prbs_inv_rx()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c401,4,15,__ERR)
#define wr_prbs_inv_rx(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c401,0x0800,11,wr_val)
#define rd_prbs_sel_rx()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c401,5,13,__ERR)
#define wr_prbs_sel_rx(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c401,0x0700,8,wr_val)
#define rd_load_prbs_seed()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c401,11,15,__ERR)
#define wr_load_prbs_seed(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c401,0x0010,4,wr_val)
#define rd_prbs_inv_tx()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c401,12,15,__ERR)
#define wr_prbs_inv_tx(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c401,0x0008,3,wr_val)
#define rd_prbs_sel_tx()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c401,13,13,__ERR)
#define wr_prbs_sel_tx(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c401,0x0007,0,wr_val)
#define rd_prbs_lock_lost_lh()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c402,0,15,__ERR)
#define rd_prbs_error_HI()                            _eagle_phy_1_pmd_rde_field_addr32(0x1800c402,1,1,__ERR)
#define rd_prbs_error_LO()                            _eagle_phy_1_pmd_rde_reg_addr32(0x1800c403,__ERR)
#define rd_prbs_lock()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c404,14,15,__ERR)
#define rd_prtp_lock()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c404,15,15,__ERR)
#define rd_txpktcnt_U()                               _eagle_phy_1_pmd_rde_reg_addr32(0x1800c410,__ERR)
#define rd_txpktcnt_L()                               _eagle_phy_1_pmd_rde_reg_addr32(0x1800c411,__ERR)
#define rd_rxpktcnt_U()                               _eagle_phy_1_pmd_rde_reg_addr32(0x1800c412,__ERR)
#define rd_rxpktcnt_L()                               _eagle_phy_1_pmd_rde_reg_addr32(0x1800c413,__ERR)
#define rdc_number_pkt()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,0,12,__ERR)
#define wrc_number_pkt(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0xf000,12,wr_val)
#define rdc_rx_pkt_check_en()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,4,15,__ERR)
#define wrc_rx_pkt_check_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0800,11,wr_val)
#define rdc_rx_MSBUS_type()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,5,15,__ERR)
#define wrc_rx_MSBUS_type(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0400,10,wr_val)
#define rdc_clr_crccnt()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,6,15,__ERR)
#define wrc_clr_crccnt(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0200,9,wr_val)
#define rdc_rx_port_sel()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,7,14,__ERR)
#define wrc_rx_port_sel(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0180,7,wr_val)
#define rdc_tx_prtp_en()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,9,15,__ERR)
#define wrc_tx_prtp_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0040,6,wr_val)
#define rdc_prtp_data_pattern_sel()                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,10,15,__ERR)
#define wrc_prtp_data_pattern_sel(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0020,5,wr_val)
#define rdc_lpi_en()                                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,12,15,__ERR)
#define wrc_lpi_en(wr_val)                            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0008,3,wr_val)
#define rdc_tx_test_port_sel()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,13,14,__ERR)
#define wrc_tx_test_port_sel(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0006,1,wr_val)
#define rdc_pkt_or_prtp()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009110,15,15,__ERR)
#define wrc_pkt_or_prtp(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009110,0x0001,0,wr_val)
#define rdc_pktgen_en()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009111,0,15,__ERR)
#define wrc_pktgen_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009111,0x8000,15,wr_val)
#define rdc_tx_MSBUS_type()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009111,1,15,__ERR)
#define wrc_tx_MSBUS_type(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009111,0x4000,14,wr_val)
#define rdc_payload_type()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009111,2,13,__ERR)
#define wrc_payload_type(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009111,0x3800,11,wr_val)
#define rdc_pkt_size()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009111,5,10,__ERR)
#define wrc_pkt_size(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009111,0x07e0,5,wr_val)
#define rdc_ipg_size()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009111,11,11,__ERR)
#define wrc_ipg_size(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009111,0x001f,0,wr_val)
#define rdc_errgen_en()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009112,7,12,__ERR)
#define wrc_errgen_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009112,0x01e0,5,wr_val)
#define rdc_rx_prtp_en()                              _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009112,11,15,__ERR)
#define wrc_rx_prtp_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009112,0x0010,4,wr_val)
#define rdc_prtp_match_cnt()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009112,12,12,__ERR)
#define wrc_prtp_match_cnt(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009112,0x000f,0,wr_val)
#define rdc_crcerrcnt()                               _eagle_phy_1_pmd_rde_reg_addr32(0x18009113,__ERR)
#define rdc_prtp_err_count()                          _eagle_phy_1_pmd_rde_reg_addr32(0x18009114,__ERR)
#define rdc_seedA0()                                  _eagle_phy_1_pmd_rde_reg_addr32(0x18009117,__ERR)
#define wrc_seedA0(wr_val)                            eagle_phy_1_pmd_wr_reg_addr32(0x18009117,wr_val)
#define rdc_seedA1()                                  _eagle_phy_1_pmd_rde_reg_addr32(0x18009118,__ERR)
#define wrc_seedA1(wr_val)                            eagle_phy_1_pmd_wr_reg_addr32(0x18009118,wr_val)
#define rdc_seedA2()                                  _eagle_phy_1_pmd_rde_reg_addr32(0x18009119,__ERR)
#define wrc_seedA2(wr_val)                            eagle_phy_1_pmd_wr_reg_addr32(0x18009119,wr_val)
#define rdc_seedA3()                                  _eagle_phy_1_pmd_rde_field_addr32(0x1800911a,6,6,__ERR)
#define wrc_seedA3(wr_val)                            eagle_phy_1_pmd_mwr_reg_addr32(0x1800911a,0x03ff,0,wr_val)
#define rdc_seedB0()                                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800911b,__ERR)
#define wrc_seedB0(wr_val)                            eagle_phy_1_pmd_wr_reg_addr32(0x1800911b,wr_val)
#define rdc_seedB1()                                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800911c,__ERR)
#define wrc_seedB1(wr_val)                            eagle_phy_1_pmd_wr_reg_addr32(0x1800911c,wr_val)
#define rdc_seedB2()                                  _eagle_phy_1_pmd_rde_reg_addr32(0x1800911d,__ERR)
#define wrc_seedB2(wr_val)                            eagle_phy_1_pmd_wr_reg_addr32(0x1800911d,wr_val)
#define rdc_seedB3()                                  _eagle_phy_1_pmd_rde_field_addr32(0x1800911e,6,6,__ERR)
#define wrc_seedB3(wr_val)                            eagle_phy_1_pmd_mwr_reg_addr32(0x1800911e,0x03ff,0,wr_val)
#define rdc_byte1()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009120,0,8,__ERR)
#define wrc_byte1(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009120,0xff00,8,wr_val)
#define rdc_byte0()                                   _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009120,8,8,__ERR)
#define wrc_byte0(wr_val)                             _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009120,0x00ff,0,wr_val)
#define rdc_error_mask_79_64()                        _eagle_phy_1_pmd_rde_reg_addr32(0x18009121,__ERR)
#define wrc_error_mask_79_64(wr_val)                  eagle_phy_1_pmd_wr_reg_addr32(0x18009121,wr_val)
#define rdc_error_mask_63_48()                        _eagle_phy_1_pmd_rde_reg_addr32(0x18009122,__ERR)
#define wrc_error_mask_63_48(wr_val)                  eagle_phy_1_pmd_wr_reg_addr32(0x18009122,wr_val)
#define rdc_error_mask_47_32()                        _eagle_phy_1_pmd_rde_reg_addr32(0x18009123,__ERR)
#define wrc_error_mask_47_32(wr_val)                  eagle_phy_1_pmd_wr_reg_addr32(0x18009123,wr_val)
#define rdc_error_mask_31_16()                        _eagle_phy_1_pmd_rde_reg_addr32(0x18009124,__ERR)
#define wrc_error_mask_31_16(wr_val)                  eagle_phy_1_pmd_wr_reg_addr32(0x18009124,wr_val)
#define rdc_error_mask_15_0()                         _eagle_phy_1_pmd_rde_reg_addr32(0x18009125,__ERR)
#define wrc_error_mask_15_0(wr_val)                   eagle_phy_1_pmd_wr_reg_addr32(0x18009125,wr_val)
#define rdc_sync_cnt()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009126,0,8,__ERR)
#define wrc_sync_cnt(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009126,0xff00,8,wr_val)
#define rdc_block_cnt()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009126,8,8,__ERR)
#define wrc_block_cnt(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009126,0x00ff,0,wr_val)
#define rd_prbs_chk_clk_en_frc_on()                   _eagle_phy_1_pmd_rde_field_byte(0xd0d1,4,15,__ERR)
#define wr_prbs_chk_clk_en_frc_on(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x0800,11,wr_val)
#define rd_trnsum_error_count_en()                    _eagle_phy_1_pmd_rde_field_byte(0xd0d1,5,15,__ERR)
#define wr_trnsum_error_count_en(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x0400,10,wr_val)
#define rd_prbs_chk_err_cnt_burst_mode()              _eagle_phy_1_pmd_rde_field_byte(0xd0d1,6,15,__ERR)
#define wr_prbs_chk_err_cnt_burst_mode(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x0200,9,wr_val)
#define rd_prbs_chk_en_auto_mode()                    _eagle_phy_1_pmd_rde_field_byte(0xd0d1,8,15,__ERR)
#define wr_prbs_chk_en_auto_mode(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x0080,7,wr_val)
#define rd_prbs_chk_mode()                            _eagle_phy_1_pmd_rde_field_byte(0xd0d1,9,14,__ERR)
#define wr_prbs_chk_mode(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x0060,5,wr_val)
#define rd_prbs_chk_inv()                             _eagle_phy_1_pmd_rde_field_byte(0xd0d1,11,15,__ERR)
#define wr_prbs_chk_inv(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x0010,4,wr_val)
#define rd_prbs_chk_mode_sel()                        _eagle_phy_1_pmd_rde_field_byte(0xd0d1,12,13,__ERR)
#define wr_prbs_chk_mode_sel(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x000e,1,wr_val)
#define rd_prbs_chk_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd0d1,15,15,__ERR)
#define wr_prbs_chk_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0d1,0x0001,0,wr_val)
#define rd_prbs_chk_lock_cnt()                        _eagle_phy_1_pmd_rde_field_byte(0xd0d0,11,11,__ERR)
#define wr_prbs_chk_lock_cnt(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0d0,0x001f,0,wr_val)
#define rd_prbs_chk_ool_cnt()                         _eagle_phy_1_pmd_rde_field_byte(0xd0d0,3,11,__ERR)
#define wr_prbs_chk_ool_cnt(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0d0,0x1f00,8,wr_val)
#define rd_dig_lpbk_pd_flt_bypass()                   _eagle_phy_1_pmd_rde_field_byte(0xd0d2,13,15,__ERR)
#define wr_dig_lpbk_pd_flt_bypass(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd0d2,0x0004,2,wr_val)
#define rd_dig_lpbk_pd_mode()                         _eagle_phy_1_pmd_rde_field_byte(0xd0d2,14,15,__ERR)
#define wr_dig_lpbk_pd_mode(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0d2,0x0002,1,wr_val)
#define rd_dig_lpbk_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd0d2,15,15,__ERR)
#define wr_dig_lpbk_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0d2,0x0001,0,wr_val)
#define rd_dbg_mask_dig_lpbk_en()                     _eagle_phy_1_pmd_rde_field_byte(0xd0d3,13,15,__ERR)
#define wr_dbg_mask_dig_lpbk_en(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd0d3,0x0004,2,wr_val)
#define rd_rx_aggregator_bypass_en()                  _eagle_phy_1_pmd_rde_field_byte(0xd0d3,14,15,__ERR)
#define wr_rx_aggregator_bypass_en(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd0d3,0x0002,1,wr_val)
#define rd_rx_pmd_dp_invert()                         _eagle_phy_1_pmd_rde_field_byte(0xd0d3,15,15,__ERR)
#define wr_rx_pmd_dp_invert(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0d3,0x0001,0,wr_val)
#define rd_prbs_chk_en_timeout()                      _eagle_phy_1_pmd_rde_field_byte(0xd0d4,3,11,__ERR)
#define wr_prbs_chk_en_timeout(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd0d4,0x1f00,8,wr_val)
#define rd_prbs_chk_en_timer_mode()                   _eagle_phy_1_pmd_rde_field_byte(0xd0d4,14,14,__ERR)
#define wr_prbs_chk_en_timer_mode(wr_val)             _eagle_phy_1_pmd_mwr_reg_byte(0xd0d4,0x0003,0,wr_val)
#define rd_dig_lpbk_pd_early_ind()                    _eagle_phy_1_pmd_rde_field_byte(0xd0d8,14,15,__ERR)
#define rd_dig_lpbk_pd_late_ind()                     _eagle_phy_1_pmd_rde_field_byte(0xd0d8,15,15,__ERR)
#define rd_prbs_chk_lock()                            _eagle_phy_1_pmd_rde_field_byte(0xd0d9,15,15,__ERR)
#define rd_prbs_chk_lock_lost_lh()                    _eagle_phy_1_pmd_rde_field_byte(0xd0da,0,15,__ERR)
#define rd_prbs_chk_err_cnt_msb()                     _eagle_phy_1_pmd_rde_field(0xd0da,1,1,__ERR)
#define rd_prbs_chk_err_cnt_lsb()                     _eagle_phy_1_pmd_rde_reg(0xd0db,__ERR)
#define rd_pmd_rx_lock()                              _eagle_phy_1_pmd_rde_field_byte(0xd0dc,15,15,__ERR)
#define rd_pmd_rx_lock_change()                       _eagle_phy_1_pmd_rde_field_byte(0xd0dc,14,15,__ERR)
#define rd_patt_gen_start_pos()                       _eagle_phy_1_pmd_rde_field_byte(0xd0e0,0,12,__ERR)
#define wr_patt_gen_start_pos(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0e0,0xf000,12,wr_val)
#define rd_patt_gen_stop_pos()                        _eagle_phy_1_pmd_rde_field_byte(0xd0e0,4,12,__ERR)
#define wr_patt_gen_stop_pos(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0e0,0x0f00,8,wr_val)
#define rd_patt_gen_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd0e0,15,15,__ERR)
#define wr_patt_gen_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0e0,0x0001,0,wr_val)
#define rd_prbs_gen_err_ins()                         _eagle_phy_1_pmd_rde_field_byte(0xd0e1,10,15,__ERR)
#define wr_prbs_gen_err_ins(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0e1,0x0020,5,wr_val)
#define rd_prbs_gen_inv()                             _eagle_phy_1_pmd_rde_field_byte(0xd0e1,11,15,__ERR)
#define wr_prbs_gen_inv(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte(0xd0e1,0x0010,4,wr_val)
#define rd_prbs_gen_mode_sel()                        _eagle_phy_1_pmd_rde_field_byte(0xd0e1,12,13,__ERR)
#define wr_prbs_gen_mode_sel(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd0e1,0x000e,1,wr_val)
#define rd_prbs_gen_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd0e1,15,15,__ERR)
#define wr_prbs_gen_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0e1,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_frc_on()                       _eagle_phy_1_pmd_rde_field_byte(0xd0e2,13,15,__ERR)
#define wr_rmt_lpbk_pd_frc_on(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd0e2,0x0004,2,wr_val)
#define rd_rmt_lpbk_pd_mode()                         _eagle_phy_1_pmd_rde_field_byte(0xd0e2,14,15,__ERR)
#define wr_rmt_lpbk_pd_mode(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0e2,0x0002,1,wr_val)
#define rd_rmt_lpbk_en()                              _eagle_phy_1_pmd_rde_field_byte(0xd0e2,15,15,__ERR)
#define wr_rmt_lpbk_en(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd0e2,0x0001,0,wr_val)
#define rd_tx_mux_sel_order()                         _eagle_phy_1_pmd_rde_field_byte(0xd0e3,13,15,__ERR)
#define wr_tx_mux_sel_order(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0e3,0x0004,2,wr_val)
#define rd_tx_pcs_native_ana_frmt_en()                _eagle_phy_1_pmd_rde_field_byte(0xd0e3,14,15,__ERR)
#define wr_tx_pcs_native_ana_frmt_en(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd0e3,0x0002,1,wr_val)
#define rd_tx_pmd_dp_invert()                         _eagle_phy_1_pmd_rde_field_byte(0xd0e3,15,15,__ERR)
#define wr_tx_pmd_dp_invert(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd0e3,0x0001,0,wr_val)
#define rd_tx_pi_loop_timing_src_sel()                _eagle_phy_1_pmd_rde_field_byte(0xd0e4,15,15,__ERR)
#define wr_tx_pi_loop_timing_src_sel(wr_val)          _eagle_phy_1_pmd_mwr_reg_byte(0xd0e4,0x0001,0,wr_val)
#define rd_rmt_lpbk_pd_early_ind()                    _eagle_phy_1_pmd_rde_field_byte(0xd0e8,14,15,__ERR)
#define rd_rmt_lpbk_pd_late_ind()                     _eagle_phy_1_pmd_rde_field_byte(0xd0e8,15,15,__ERR)
#define rd_txfir_post_override()                      _eagle_phy_1_pmd_rde_field_byte(0xd110,5,10,__ERR)
#define wr_txfir_post_override(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd110,0x07e0,5,wr_val)
#define rd_txfir_pre_override()                       _eagle_phy_1_pmd_rde_field_byte(0xd110,11,11,__ERR)
#define wr_txfir_pre_override(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd110,0x001f,0,wr_val)
#define rd_txfir_override_en()                        _eagle_phy_1_pmd_rde_field_byte(0xd111,0,15,__ERR)
#define wr_txfir_override_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd111,0x8000,15,wr_val)
#define rd_txfir_post2()                              _eagle_phy_1_pmd_rde_field_signed_byte(0xd111,4,11,__ERR)
#define wr_txfir_post2(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd111,0x0f80,7,wr_val)
#define rd_txfir_main_override()                      _eagle_phy_1_pmd_rde_field_byte(0xd111,9,9,__ERR)
#define wr_txfir_main_override(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd111,0x007f,0,wr_val)
#define rd_txfir_post2_offset()                       _eagle_phy_1_pmd_rde_field_byte(0xd112,0,12,__ERR)
#define wr_txfir_post2_offset(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd112,0xf000,12,wr_val)
#define rd_txfir_post_offset()                        _eagle_phy_1_pmd_rde_field_byte(0xd112,4,12,__ERR)
#define wr_txfir_post_offset(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd112,0x0f00,8,wr_val)
#define rd_txfir_main_offset()                        _eagle_phy_1_pmd_rde_field_byte(0xd112,8,12,__ERR)
#define wr_txfir_main_offset(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd112,0x00f0,4,wr_val)
#define rd_txfir_pre_offset()                         _eagle_phy_1_pmd_rde_field_byte(0xd112,12,12,__ERR)
#define wr_txfir_pre_offset(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd112,0x000f,0,wr_val)
#define rd_txfir_post_after_ovr()                     _eagle_phy_1_pmd_rde_field_byte(0xd113,5,10,__ERR)
#define rd_txfir_pre_after_ovr()                      _eagle_phy_1_pmd_rde_field_byte(0xd113,11,11,__ERR)
#define rd_txfir_main_after_ovr()                     _eagle_phy_1_pmd_rde_field_byte(0xd114,9,9,__ERR)
#define rd_txfir_post_adjusted()                      _eagle_phy_1_pmd_rde_field_byte(0xd115,5,10,__ERR)
#define rd_txfir_pre_adjusted()                       _eagle_phy_1_pmd_rde_field_byte(0xd115,11,11,__ERR)
#define rd_txfir_post3_adjusted()                     _eagle_phy_1_pmd_rde_field_signed_byte(0xd116,0,12,__ERR)
#define rd_txfir_post2_adjusted()                     _eagle_phy_1_pmd_rde_field_signed_byte(0xd116,4,11,__ERR)
#define rd_txfir_main_adjusted()                      _eagle_phy_1_pmd_rde_field_byte(0xd116,9,9,__ERR)
#define rd_micro_tx_disable()                         _eagle_phy_1_pmd_rde_field_byte(0xd117,15,15,__ERR)
#define wr_micro_tx_disable(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd117,0x0001,0,wr_val)
#define rd_dp_reset_tx_disable_dis()                  _eagle_phy_1_pmd_rde_field_byte(0xd118,3,15,__ERR)
#define wr_dp_reset_tx_disable_dis(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd118,0x1000,12,wr_val)
#define rd_tx_disable_output_sel()                    _eagle_phy_1_pmd_rde_field_byte(0xd118,4,14,__ERR)
#define wr_tx_disable_output_sel(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd118,0x0c00,10,wr_val)
#define rd_tx_eee_alert_en()                          _eagle_phy_1_pmd_rde_field_byte(0xd118,6,15,__ERR)
#define wr_tx_eee_alert_en(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd118,0x0200,9,wr_val)
#define rd_tx_eee_quiet_en()                          _eagle_phy_1_pmd_rde_field_byte(0xd118,7,15,__ERR)
#define wr_tx_eee_quiet_en(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd118,0x0100,8,wr_val)
#define rd_tx_disable_timer_ctrl()                    _eagle_phy_1_pmd_rde_field_byte(0xd118,8,10,__ERR)
#define wr_tx_disable_timer_ctrl(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd118,0x00fc,2,wr_val)
#define rd_pmd_tx_disable_pkill()                     _eagle_phy_1_pmd_rde_field_byte(0xd118,14,15,__ERR)
#define wr_pmd_tx_disable_pkill(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd118,0x0002,1,wr_val)
#define rd_sdk_tx_disable()                           _eagle_phy_1_pmd_rde_field_byte(0xd118,15,15,__ERR)
#define wr_sdk_tx_disable(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd118,0x0001,0,wr_val)
#define rd_txfir_post3_offset()                       _eagle_phy_1_pmd_rde_field_byte(0xd119,4,12,__ERR)
#define wr_txfir_post3_offset(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd119,0x0f00,8,wr_val)
#define rd_txfir_post3()                              _eagle_phy_1_pmd_rde_field_signed_byte(0xd119,12,12,__ERR)
#define wr_txfir_post3(wr_val)                        _eagle_phy_1_pmd_mwr_reg_byte(0xd119,0x000f,0,wr_val)
#define rd_tx_elec_idle_status()                      _eagle_phy_1_pmd_rde_field_byte(0xd11c,14,15,__ERR)
#define rd_tx_disable_status()                        _eagle_phy_1_pmd_rde_field_byte(0xd11c,15,15,__ERR)
#define rdc_tx_pi_en()                                _eagle_phy_1_pmd_rde_field_byte(0xd070,15,15,__ERR)
#define wrc_tx_pi_en(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0001,0,wr_val)
#define rdc_tx_pi_jitter_filter_en()                  _eagle_phy_1_pmd_rde_field_byte(0xd070,14,15,__ERR)
#define wrc_tx_pi_jitter_filter_en(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0002,1,wr_val)
#define rdc_tx_pi_ext_ctrl_en()                       _eagle_phy_1_pmd_rde_field_byte(0xd070,13,15,__ERR)
#define wrc_tx_pi_ext_ctrl_en(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0004,2,wr_val)
#define rdc_tx_pi_freq_override_en()                  _eagle_phy_1_pmd_rde_field_byte(0xd070,12,15,__ERR)
#define wrc_tx_pi_freq_override_en(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0008,3,wr_val)
#define rdc_tx_pi_sj_gen_en()                         _eagle_phy_1_pmd_rde_field_byte(0xd070,11,15,__ERR)
#define wrc_tx_pi_sj_gen_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0010,4,wr_val)
#define rdc_tx_pi_ssc_gen_en()                        _eagle_phy_1_pmd_rde_field_byte(0xd070,10,15,__ERR)
#define wrc_tx_pi_ssc_gen_en(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0020,5,wr_val)
#define rdc_tx_pi_jit_ssc_freq_mode()                 _eagle_phy_1_pmd_rde_field_byte(0xd070,9,15,__ERR)
#define wrc_tx_pi_jit_ssc_freq_mode(wr_val)           _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0040,6,wr_val)
#define rdc_tx_pi_second_order_loop_en()              _eagle_phy_1_pmd_rde_field_byte(0xd070,8,15,__ERR)
#define wrc_tx_pi_second_order_loop_en(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0080,7,wr_val)
#define rdc_tx_pi_first_order_bwsel_integ()           _eagle_phy_1_pmd_rde_field_byte(0xd070,6,14,__ERR)
#define wrc_tx_pi_first_order_bwsel_integ(wr_val)     _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0300,8,wr_val)
#define rdc_tx_pi_second_order_bwsel_integ()          _eagle_phy_1_pmd_rde_field_byte(0xd070,4,14,__ERR)
#define wrc_tx_pi_second_order_bwsel_integ(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x0c00,10,wr_val)
#define rdc_tx_pi_ext_phase_bwsel_integ()             _eagle_phy_1_pmd_rde_field_byte(0xd070,1,13,__ERR)
#define wrc_tx_pi_ext_phase_bwsel_integ(wr_val)       _eagle_phy_1_pmd_mwr_reg_byte(0xd070,0x7000,12,wr_val)
#define rdc_tx_pi_freq_override_val()                 _eagle_phy_1_pmd_rde_field_signed(0xd071,1,1,__ERR)
#define wrc_tx_pi_freq_override_val(wr_val)           eagle_phy_1_pmd_mwr_reg(0xd071,0x7fff,0,wr_val)
#define rdc_tx_pi_jit_freq_idx()                      _eagle_phy_1_pmd_rde_field_byte(0xd072,10,10,__ERR)
#define wrc_tx_pi_jit_freq_idx(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd072,0x003f,0,wr_val)
#define rdc_tx_pi_jit_amp()                           _eagle_phy_1_pmd_rde_field_byte(0xd072,2,10,__ERR)
#define wrc_tx_pi_jit_amp(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd072,0x3f00,8,wr_val)
#define rdc_tx_pi_phase_override()                    _eagle_phy_1_pmd_rde_field_byte(0xd073,15,15,__ERR)
#define wrc_tx_pi_phase_override(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd073,0x0001,0,wr_val)
#define rdc_tx_pi_phase_strobe()                      _eagle_phy_1_pmd_rde_field_byte(0xd073,14,15,__ERR)
#define wrc_tx_pi_phase_strobe(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd073,0x0002,1,wr_val)
#define rdc_tx_pi_phase_step_dir()                    _eagle_phy_1_pmd_rde_field_byte(0xd073,13,15,__ERR)
#define wrc_tx_pi_phase_step_dir(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd073,0x0004,2,wr_val)
#define rdc_tx_pi_phase_invert()                      _eagle_phy_1_pmd_rde_field_byte(0xd073,11,15,__ERR)
#define wrc_tx_pi_phase_invert(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd073,0x0010,4,wr_val)
#define rdc_tx_pi_phase_step_num()                    _eagle_phy_1_pmd_rde_field_byte(0xd073,4,12,__ERR)
#define wrc_tx_pi_phase_step_num(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd073,0x0f00,8,wr_val)
#define rdc_tx_pi_frz_frc()                           _eagle_phy_1_pmd_rde_field_byte(0xd074,15,15,__ERR)
#define wrc_tx_pi_frz_frc(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd074,0x0001,0,wr_val)
#define rdc_tx_pi_frz_frc_val()                       _eagle_phy_1_pmd_rde_field_byte(0xd074,14,15,__ERR)
#define wrc_tx_pi_frz_frc_val(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte(0xd074,0x0002,1,wr_val)
#define rdc_tx_pi_frz_mode()                          _eagle_phy_1_pmd_rde_field_byte(0xd074,13,15,__ERR)
#define wrc_tx_pi_frz_mode(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd074,0x0004,2,wr_val)
#define rdc_tx_pi_reset_code_dbg()                    _eagle_phy_1_pmd_rde_field_byte(0xd074,12,15,__ERR)
#define wrc_tx_pi_reset_code_dbg(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte(0xd074,0x0008,3,wr_val)
#define rdc_tx_pi_rmt_lpbk_bypass_flt()               _eagle_phy_1_pmd_rde_field_byte(0xd074,11,15,__ERR)
#define wrc_tx_pi_rmt_lpbk_bypass_flt(wr_val)         _eagle_phy_1_pmd_mwr_reg_byte(0xd074,0x0010,4,wr_val)
#define rdc_tx_pi_frc_phase_step_mux_sel()            _eagle_phy_1_pmd_rde_field_byte(0xd074,10,15,__ERR)
#define wrc_tx_pi_frc_phase_step_mux_sel(wr_val)      _eagle_phy_1_pmd_mwr_reg_byte(0xd074,0x0020,5,wr_val)
#define rdc_tx_pi_step_size()                         _eagle_phy_1_pmd_rde_field_byte(0xd074,9,15,__ERR)
#define wrc_tx_pi_step_size(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd074,0x0040,6,wr_val)
#define rdc_tx_pi_lane_sel_frc()                      _eagle_phy_1_pmd_rde_field_byte(0xd076,7,15,__ERR)
#define wrc_tx_pi_lane_sel_frc(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd076,0x0100,8,wr_val)
#define rdc_tx_pi_lane_sel_frc_val()                  _eagle_phy_1_pmd_rde_field_byte(0xd076,11,11,__ERR)
#define wrc_tx_pi_lane_sel_frc_val(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte(0xd076,0x001f,0,wr_val)
#define rdc_tx_pi_phase_cntr()                        _eagle_phy_1_pmd_rde_field_signed_byte(0xd078,9,9,__ERR)
#define rdc_tx_pi_integ1_reg()                        _eagle_phy_1_pmd_rde_field_signed(0xd079,2,2,__ERR)
#define rdc_tx_pi_integ2_reg()                        _eagle_phy_1_pmd_rde_field_signed(0xd07a,1,1,__ERR)
#define rdc_tx_pi_phase_err()                         _eagle_phy_1_pmd_rde_field_signed_byte(0xd07b,10,10,__ERR)
#define rdc_os_mode_cl49()                            _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009200,12,12,__ERR)
#define wrc_os_mode_cl49(wr_val)                      _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009200,0x000f,0,wr_val)
#define rdc_os_mode_cl36_2500m()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009201,0,12,__ERR)
#define wrc_os_mode_cl36_2500m(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009201,0xf000,12,wr_val)
#define rdc_os_mode_cl36_1000m()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009201,4,12,__ERR)
#define wrc_os_mode_cl36_1000m(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009201,0x0f00,8,wr_val)
#define rdc_os_mode_cl36_100m()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009201,8,12,__ERR)
#define wrc_os_mode_cl36_100m(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009201,0x00f0,4,wr_val)
#define rdc_os_mode_cl36_10m()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009201,12,12,__ERR)
#define wrc_os_mode_cl36_10m(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009201,0x000f,0,wr_val)
#define rdc_osr_mode_cl73()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009202,0,12,__ERR)
#define wrc_osr_mode_cl73(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009202,0xf000,12,wr_val)
#define rdc_osr_mode_cl36()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009202,4,12,__ERR)
#define wrc_osr_mode_cl36(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009202,0x0f00,8,wr_val)
#define rdc_osr_mode_cl36_2p5()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009202,8,12,__ERR)
#define wrc_osr_mode_cl36_2p5(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009202,0x00f0,4,wr_val)
#define rdc_osr_mode_cl49()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009202,12,12,__ERR)
#define wrc_osr_mode_cl49(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009202,0x000f,0,wr_val)
#define rdc_ENCODE_MODE_CUSTOM()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009203,7,13,__ERR)
#define wrc_ENCODE_MODE_CUSTOM(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009203,0x01c0,6,wr_val)
#define rdc_ENCODE_MODE_CL49()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009203,10,13,__ERR)
#define wrc_ENCODE_MODE_CL49(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009203,0x0038,3,wr_val)
#define rdc_ENCODE_MODE_CL36()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009203,13,13,__ERR)
#define wrc_ENCODE_MODE_CL36(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009203,0x0007,0,wr_val)
#define rdc_T_SCR_MODE_CUSTOM()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009204,10,14,__ERR)
#define wrc_T_SCR_MODE_CUSTOM(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009204,0x0030,4,wr_val)
#define rdc_T_SCR_MODE_64B()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009204,12,14,__ERR)
#define wrc_T_SCR_MODE_64B(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009204,0x000c,2,wr_val)
#define rdc_T_SCR_MODE_BYPASS()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009204,14,14,__ERR)
#define wrc_T_SCR_MODE_BYPASS(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009204,0x0003,0,wr_val)
#define rdc_os_mode_cl36_5()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009205,12,12,__ERR)
#define wrc_os_mode_cl36_5(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009205,0x000f,0,wr_val)
#define rdc_osr_mode_cl36_5()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009206,12,12,__ERR)
#define wrc_osr_mode_cl36_5(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009206,0x000f,0,wr_val)
#define rdc_reg10M_ClockCount0()                      _eagle_phy_1_pmd_rde_field_addr32(0x18009260,2,2,__ERR)
#define wrc_reg10M_ClockCount0(wr_val)                eagle_phy_1_pmd_mwr_reg_addr32(0x18009260,0x3fff,0,wr_val)
#define rdc_reg10M_loopcnt0()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009261,0,8,__ERR)
#define wrc_reg10M_loopcnt0(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009261,0xff00,8,wr_val)
#define rdc_reg10M_ClockCount1()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009261,8,8,__ERR)
#define wrc_reg10M_ClockCount1(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009261,0x00ff,0,wr_val)
#define rdc_reg10M_PCS_ClockCount0()                  _eagle_phy_1_pmd_rde_field_addr32(0x18009262,2,2,__ERR)
#define wrc_reg10M_PCS_ClockCount0(wr_val)            eagle_phy_1_pmd_mwr_reg_addr32(0x18009262,0x3fff,0,wr_val)
#define rdc_reg10M_loopcnt1_Lo()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009263,0,13,__ERR)
#define wrc_reg10M_loopcnt1_Lo(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009263,0xe000,13,wr_val)
#define rdc_reg10M_CGC()                              _eagle_phy_1_pmd_rde_field_addr32(0x18009263,3,3,__ERR)
#define wrc_reg10M_CGC(wr_val)                        eagle_phy_1_pmd_mwr_reg_addr32(0x18009263,0x1fff,0,wr_val)
#define rdc_reg10M_loopcnt1_Hi()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009264,0,13,__ERR)
#define wrc_reg10M_loopcnt1_Hi(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009264,0xe000,13,wr_val)
#define rdc_reg10M_PCS_CGC()                          _eagle_phy_1_pmd_rde_field_addr32(0x18009264,3,3,__ERR)
#define wrc_reg10M_PCS_CGC(wr_val)                    eagle_phy_1_pmd_mwr_reg_addr32(0x18009264,0x1fff,0,wr_val)
#define rdc_reg100M_ClockCount0()                     _eagle_phy_1_pmd_rde_field_addr32(0x18009265,2,2,__ERR)
#define wrc_reg100M_ClockCount0(wr_val)               eagle_phy_1_pmd_mwr_reg_addr32(0x18009265,0x3fff,0,wr_val)
#define rdc_reg100M_loopcnt0()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009266,0,8,__ERR)
#define wrc_reg100M_loopcnt0(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009266,0xff00,8,wr_val)
#define rdc_reg100M_ClockCount1()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009266,8,8,__ERR)
#define wrc_reg100M_ClockCount1(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009266,0x00ff,0,wr_val)
#define rdc_reg100M_PCS_ClockCount0()                 _eagle_phy_1_pmd_rde_field_addr32(0x18009267,2,2,__ERR)
#define wrc_reg100M_PCS_ClockCount0(wr_val)           eagle_phy_1_pmd_mwr_reg_addr32(0x18009267,0x3fff,0,wr_val)
#define rdc_reg100M_loopcnt1_Lo()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009268,0,13,__ERR)
#define wrc_reg100M_loopcnt1_Lo(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009268,0xe000,13,wr_val)
#define rdc_reg100M_CGC()                             _eagle_phy_1_pmd_rde_field_addr32(0x18009268,3,3,__ERR)
#define wrc_reg100M_CGC(wr_val)                       eagle_phy_1_pmd_mwr_reg_addr32(0x18009268,0x1fff,0,wr_val)
#define rdc_reg100M_loopcnt1_Hi()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009269,0,13,__ERR)
#define wrc_reg100M_loopcnt1_Hi(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009269,0xe000,13,wr_val)
#define rdc_reg100M_PCS_CGC()                         _eagle_phy_1_pmd_rde_field_addr32(0x18009269,3,3,__ERR)
#define wrc_reg100M_PCS_CGC(wr_val)                   eagle_phy_1_pmd_mwr_reg_addr32(0x18009269,0x1fff,0,wr_val)
#define rdc_reg1G_ClockCount0()                       _eagle_phy_1_pmd_rde_field_addr32(0x1800926a,2,2,__ERR)
#define wrc_reg1G_ClockCount0(wr_val)                 eagle_phy_1_pmd_mwr_reg_addr32(0x1800926a,0x3fff,0,wr_val)
#define rdc_reg1G_CGC()                               _eagle_phy_1_pmd_rde_field_addr32(0x1800926b,3,3,__ERR)
#define wrc_reg1G_CGC(wr_val)                         eagle_phy_1_pmd_mwr_reg_addr32(0x1800926b,0x1fff,0,wr_val)
#define rdc_reg1G_loopcnt0()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800926c,0,8,__ERR)
#define wrc_reg1G_loopcnt0(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800926c,0xff00,8,wr_val)
#define rdc_reg1G_ClockCount1()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800926c,8,8,__ERR)
#define wrc_reg1G_ClockCount1(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800926c,0x00ff,0,wr_val)
#define rdc_reg1G_loopcnt1()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800926d,10,10,__ERR)
#define wrc_reg1G_loopcnt1(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800926d,0x003f,0,wr_val)
#define rdc_reg2p5G_ClockCount0()                     _eagle_phy_1_pmd_rde_field_addr32(0x18009270,2,2,__ERR)
#define wrc_reg2p5G_ClockCount0(wr_val)               eagle_phy_1_pmd_mwr_reg_addr32(0x18009270,0x3fff,0,wr_val)
#define rdc_reg2p5G_CGC()                             _eagle_phy_1_pmd_rde_field_addr32(0x18009271,3,3,__ERR)
#define wrc_reg2p5G_CGC(wr_val)                       eagle_phy_1_pmd_mwr_reg_addr32(0x18009271,0x1fff,0,wr_val)
#define rdc_reg2p5G_loopcnt0()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009272,0,8,__ERR)
#define wrc_reg2p5G_loopcnt0(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009272,0xff00,8,wr_val)
#define rdc_reg2p5G_ClockCount1()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009272,8,8,__ERR)
#define wrc_reg2p5G_ClockCount1(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009272,0x00ff,0,wr_val)
#define rdc_reg2p5G_loopcnt1()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009273,10,10,__ERR)
#define wrc_reg2p5G_loopcnt1(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009273,0x003f,0,wr_val)
#define rdc_reg10G_ClockCount0()                      _eagle_phy_1_pmd_rde_field_addr32(0x18009274,2,2,__ERR)
#define wrc_reg10G_ClockCount0(wr_val)                eagle_phy_1_pmd_mwr_reg_addr32(0x18009274,0x3fff,0,wr_val)
#define rdc_reg10G_CGC()                              _eagle_phy_1_pmd_rde_field_addr32(0x18009275,3,3,__ERR)
#define wrc_reg10G_CGC(wr_val)                        eagle_phy_1_pmd_mwr_reg_addr32(0x18009275,0x1fff,0,wr_val)
#define rdc_reg10G_loopcnt0()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009276,0,8,__ERR)
#define wrc_reg10G_loopcnt0(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009276,0xff00,8,wr_val)
#define rdc_reg10G_ClockCount1()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009276,8,8,__ERR)
#define wrc_reg10G_ClockCount1(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009276,0x00ff,0,wr_val)
#define rdc_reg10G_loopcnt1()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009277,10,10,__ERR)
#define wrc_reg10G_loopcnt1(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009277,0x003f,0,wr_val)
#define rdc_regUserDefinedSpd_ClockCount0()           _eagle_phy_1_pmd_rde_field_addr32(0x18009278,2,2,__ERR)
#define wrc_regUserDefinedSpd_ClockCount0(wr_val)     eagle_phy_1_pmd_mwr_reg_addr32(0x18009278,0x3fff,0,wr_val)
#define rdc_regUserDefinedSpd_PCS_ClockCount0()       _eagle_phy_1_pmd_rde_field_addr32(0x18009279,2,2,__ERR)
#define wrc_regUserDefinedSpd_PCS_ClockCount0(wr_val)  eagle_phy_1_pmd_mwr_reg_addr32(0x18009279,0x3fff,0,wr_val)
#define rdc_regUserDefinedSpd_CGC()                   _eagle_phy_1_pmd_rde_field_addr32(0x1800927a,3,3,__ERR)
#define wrc_regUserDefinedSpd_CGC(wr_val)             eagle_phy_1_pmd_mwr_reg_addr32(0x1800927a,0x1fff,0,wr_val)
#define rdc_regUserDefinedSpd_PCS_CGC()               _eagle_phy_1_pmd_rde_field_addr32(0x1800927b,3,3,__ERR)
#define wrc_regUserDefinedSpd_PCS_CGC(wr_val)         eagle_phy_1_pmd_mwr_reg_addr32(0x1800927b,0x1fff,0,wr_val)
#define rdc_regUserDefinedSpd_ClockCount1()           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800927c,8,8,__ERR)
#define wrc_regUserDefinedSpd_ClockCount1(wr_val)     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800927c,0x00ff,0,wr_val)
#define rdc_regUserDefinedSpd_loopcnt0()              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800927d,2,8,__ERR)
#define wrc_regUserDefinedSpd_loopcnt0(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800927d,0x3fc0,6,wr_val)
#define rdc_regUserDefinedSpd_loopcnt1()              _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800927d,10,10,__ERR)
#define wrc_regUserDefinedSpd_loopcnt1(wr_val)        _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800927d,0x003f,0,wr_val)
#define rdc_reg5G_ClockCount0()                       _eagle_phy_1_pmd_rde_field_addr32(0x18009280,2,2,__ERR)
#define wrc_reg5G_ClockCount0(wr_val)                 eagle_phy_1_pmd_mwr_reg_addr32(0x18009280,0x3fff,0,wr_val)
#define rdc_reg5G_CGC()                               _eagle_phy_1_pmd_rde_field_addr32(0x18009281,3,3,__ERR)
#define wrc_reg5G_CGC(wr_val)                         eagle_phy_1_pmd_mwr_reg_addr32(0x18009281,0x1fff,0,wr_val)
#define rdc_reg5G_loopcnt0()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009282,0,8,__ERR)
#define wrc_reg5G_loopcnt0(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009282,0xff00,8,wr_val)
#define rdc_reg5G_ClockCount1()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009282,8,8,__ERR)
#define wrc_reg5G_ClockCount1(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009282,0x00ff,0,wr_val)
#define rdc_reg5G_loopcnt1()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x18009283,10,10,__ERR)
#define wrc_reg5G_loopcnt1(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x18009283,0x003f,0,wr_val)
#define rd_HG2_CODEC()                                _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c431,3,15,__ERR)
#define wr_HG2_CODEC(wr_val)                          _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c431,0x1000,12,wr_val)
#define rd_TX_TX_HG2_MESSAGE_INVALID_CODE_ENABLE()    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c431,4,15,__ERR)
#define wr_TX_TX_HG2_MESSAGE_INVALID_CODE_ENABLE(wr_val)  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c431,0x0800,11,wr_val)
#define rd_TX_TX_HG2_ENABLE()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c431,5,15,__ERR)
#define wr_TX_TX_HG2_ENABLE(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c431,0x0400,10,wr_val)
#define rd_cl49_bypass_txsm()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c431,6,15,__ERR)
#define wr_cl49_bypass_txsm(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c431,0x0200,9,wr_val)
#define rd_cl49_tx_tl_mode()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c431,9,14,__ERR)
#define wr_cl49_tx_tl_mode(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c431,0x0060,5,wr_val)
#define rd_encodeMode()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c431,11,13,__ERR)
#define wr_encodeMode(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c431,0x001c,2,wr_val)
#define rd_catch_all_8b10b_dis()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c432,6,15,__ERR)
#define wr_catch_all_8b10b_dis(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c432,0x0200,9,wr_val)
#define rd_prog_tl_en()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c432,7,15,__ERR)
#define wr_prog_tl_en(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c432,0x0100,8,wr_val)
#define rd_prog_tl_char()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c432,8,8,__ERR)
#define wr_prog_tl_char(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c432,0x00ff,0,wr_val)
#define rd_scr_mode()                                 _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,0,14,__ERR)
#define wr_scr_mode(wr_val)                           _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0xc000,14,wr_val)
#define rd_tx_gbox_prst()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,2,15,__ERR)
#define wr_tx_gbox_prst(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x2000,13,wr_val)
#define rd_tx_gbox_err_det_clr()                      _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,3,15,__ERR)
#define wr_tx_gbox_err_det_clr(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x1000,12,wr_val)
#define rd_tx_gbox_afrst_en()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,4,15,__ERR)
#define wr_tx_gbox_afrst_en(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0800,11,wr_val)
#define rd_fec_enable()                               _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,5,15,__ERR)
#define wr_fec_enable(wr_val)                         _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0400,10,wr_val)
#define rd_tx_gbox_errdet_sel()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,6,15,__ERR)
#define wr_tx_gbox_errdet_sel(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0200,9,wr_val)
#define rd_cl49_tx_li_enable()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,7,15,__ERR)
#define wr_cl49_tx_li_enable(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0100,8,wr_val)
#define rd_cl49_tx_lf_enable()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,8,15,__ERR)
#define wr_cl49_tx_lf_enable(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0080,7,wr_val)
#define rd_cl49_tx_rf_enable()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,9,15,__ERR)
#define wr_cl49_tx_rf_enable(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0040,6,wr_val)
#define rd_tx_fifo_watermark()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,12,14,__ERR)
#define wr_tx_fifo_watermark(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x000c,2,wr_val)
#define rd_rstb_tx_lane()                             _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,14,15,__ERR)
#define wr_rstb_tx_lane(wr_val)                       _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0002,1,wr_val)
#define rd_enable_tx_lane()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c433,15,15,__ERR)
#define wr_enable_tx_lane(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c433,0x0001,0,wr_val)
#define rd_disable_TRRR_tx()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c434,11,15,__ERR)
#define wr_disable_TRRR_tx(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c434,0x0010,4,wr_val)
#define rd_disable_packet_misalign()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c434,13,15,__ERR)
#define wr_disable_packet_misalign(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c434,0x0004,2,wr_val)
#define rd_cl49_t_type_coded()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c440,0,12,__ERR)
#define rd_cl49_tx_fault_det()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c440,4,15,__ERR)
#define rd_cl49_ltxsm_state()                         _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c440,5,8,__ERR)
#define rd_cl49_txsm_state()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c440,13,13,__ERR)
#define rd_tx_gbox_afrst_stky()                       _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,4,15,__ERR)
#define wr_tx_gbox_afrst_stky(wr_val)                 _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0800,11,wr_val)
#define rd_tx_gbox_overflow_err_det_latch()           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,5,15,__ERR)
#define wr_tx_gbox_overflow_err_det_latch(wr_val)     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0400,10,wr_val)
#define rd_tx_gbox_underflow_err_det_latch()          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,6,15,__ERR)
#define wr_tx_gbox_underflow_err_det_latch(wr_val)    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0200,9,wr_val)
#define rd_tx_LOCAL_FAULT()                           _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,7,15,__ERR)
#define wr_tx_LOCAL_FAULT(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0100,8,wr_val)
#define rd_tx_REMOTE_FAULT()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,8,15,__ERR)
#define wr_tx_REMOTE_FAULT(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0080,7,wr_val)
#define rd_tx_LINK_INTERRUPT()                        _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,9,15,__ERR)
#define wr_tx_LINK_INTERRUPT(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0040,6,wr_val)
#define rd_tx_LPI_RECEIVED()                          _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,10,15,__ERR)
#define wr_tx_LPI_RECEIVED(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0020,5,wr_val)
#define rd_tx_tx_LINK_INTERRUPT_LH()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,11,15,__ERR)
#define wr_tx_tx_LINK_INTERRUPT_LH(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0010,4,wr_val)
#define rd_tx_tx_LOCAL_FAULT_LH()                     _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,12,15,__ERR)
#define wr_tx_tx_LOCAL_FAULT_LH(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0008,3,wr_val)
#define rd_tx_tx_REMOTE_FAULT_LH()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,13,15,__ERR)
#define wr_tx_tx_REMOTE_FAULT_LH(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0004,2,wr_val)
#define rd_RESERVED_ORDERED_SET_LH()                  _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,14,15,__ERR)
#define wr_RESERVED_ORDERED_SET_LH(wr_val)            _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0002,1,wr_val)
#define rd_tx_tx_LPI_RECEIVED_LH()                    _eagle_phy_1_pmd_rde_field_byte_addr32(0x1800c441,15,15,__ERR)
#define wr_tx_tx_LPI_RECEIVED_LH(wr_val)              _eagle_phy_1_pmd_mwr_reg_byte_addr32(0x1800c441,0x0001,0,wr_val)
#define rdc_post_tap_limit()                          _eagle_phy_1_pmd_rde_field_byte(0xd130,5,10,__ERR)
#define wrc_post_tap_limit(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd130,0x07e0,5,wr_val)
#define rdc_pre_tap_limit()                           _eagle_phy_1_pmd_rde_field_byte(0xd130,11,11,__ERR)
#define wrc_pre_tap_limit(wr_val)                     _eagle_phy_1_pmd_mwr_reg_byte(0xd130,0x001f,0,wr_val)
#define rdc_main_tap_limit()                          _eagle_phy_1_pmd_rde_field_byte(0xd131,9,9,__ERR)
#define wrc_main_tap_limit(wr_val)                    _eagle_phy_1_pmd_mwr_reg_byte(0xd131,0x007f,0,wr_val)
#define rdc_pre_tap_preset_val()                      _eagle_phy_1_pmd_rde_field_byte(0xd132,5,11,__ERR)
#define wrc_pre_tap_preset_val(wr_val)                _eagle_phy_1_pmd_mwr_reg_byte(0xd132,0x07c0,6,wr_val)
#define rdc_post_tap_preset_val()                     _eagle_phy_1_pmd_rde_field_byte(0xd132,10,10,__ERR)
#define wrc_post_tap_preset_val(wr_val)               _eagle_phy_1_pmd_mwr_reg_byte(0xd132,0x003f,0,wr_val)
#define rdc_tap_sum_max_val()                         _eagle_phy_1_pmd_rde_field_byte(0xd133,1,8,__ERR)
#define wrc_tap_sum_max_val(wr_val)                   _eagle_phy_1_pmd_mwr_reg_byte(0xd133,0x7f80,7,wr_val)
#define rdc_main_tap_min_val()                        _eagle_phy_1_pmd_rde_field_byte(0xd133,9,9,__ERR)
#define wrc_main_tap_min_val(wr_val)                  _eagle_phy_1_pmd_mwr_reg_byte(0xd133,0x007f,0,wr_val)
#define rdc_max_wait_timer_period()                   _eagle_phy_1_pmd_rde_reg(0xd134,__ERR)
#define wrc_max_wait_timer_period(wr_val)             eagle_phy_1_pmd_wr_reg(0xd134,wr_val)
#define rdc_wait_cntr_limit()                         _eagle_phy_1_pmd_rde_field(0xd135,7,7,__ERR)
#define wrc_wait_cntr_limit(wr_val)                   eagle_phy_1_pmd_mwr_reg(0xd135,0x01ff,0,wr_val)

#endif
