
Infant_Incubator_L152RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036f4  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08003830  08003830  00004830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003918  08003918  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003918  08003918  00004918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003920  08003920  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003920  08003920  00004920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003924  08003924  00004924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003928  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  2000005c  08003984  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08003984  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e34  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000180c  00000000  00000000  0000eeb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000948  00000000  00000000  000106c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000742  00000000  00000000  00011010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015d03  00000000  00000000  00011752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfe5  00000000  00000000  00027455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087ede  00000000  00000000  0003343a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb318  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b98  00000000  00000000  000bb35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000bdef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000005c 	.word	0x2000005c
 8000158:	00000000 	.word	0x00000000
 800015c:	08003818 	.word	0x08003818

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000060 	.word	0x20000060
 8000178:	08003818 	.word	0x08003818

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b98c 	b.w	80004ac <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	468e      	mov	lr, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14a      	bne.n	8000252 <__udivmoddi4+0xa6>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4617      	mov	r7, r2
 80001c0:	d962      	bls.n	8000288 <__udivmoddi4+0xdc>
 80001c2:	fab2 f682 	clz	r6, r2
 80001c6:	b14e      	cbz	r6, 80001dc <__udivmoddi4+0x30>
 80001c8:	f1c6 0320 	rsb	r3, r6, #32
 80001cc:	fa01 f806 	lsl.w	r8, r1, r6
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	40b7      	lsls	r7, r6
 80001d6:	ea43 0808 	orr.w	r8, r3, r8
 80001da:	40b4      	lsls	r4, r6
 80001dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80001e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80001e4:	fa1f fc87 	uxth.w	ip, r7
 80001e8:	fb0e 8811 	mls	r8, lr, r1, r8
 80001ec:	fb01 f20c 	mul.w	r2, r1, ip
 80001f0:	0c23      	lsrs	r3, r4, #16
 80001f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d909      	bls.n	800020e <__udivmoddi4+0x62>
 80001fa:	18fb      	adds	r3, r7, r3
 80001fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000200:	f080 80eb 	bcs.w	80003da <__udivmoddi4+0x22e>
 8000204:	429a      	cmp	r2, r3
 8000206:	f240 80e8 	bls.w	80003da <__udivmoddi4+0x22e>
 800020a:	3902      	subs	r1, #2
 800020c:	443b      	add	r3, r7
 800020e:	1a9a      	subs	r2, r3, r2
 8000210:	fbb2 f0fe 	udiv	r0, r2, lr
 8000214:	fb0e 2210 	mls	r2, lr, r0, r2
 8000218:	fb00 fc0c 	mul.w	ip, r0, ip
 800021c:	b2a3      	uxth	r3, r4
 800021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000222:	459c      	cmp	ip, r3
 8000224:	d909      	bls.n	800023a <__udivmoddi4+0x8e>
 8000226:	18fb      	adds	r3, r7, r3
 8000228:	f100 32ff 	add.w	r2, r0, #4294967295
 800022c:	f080 80d7 	bcs.w	80003de <__udivmoddi4+0x232>
 8000230:	459c      	cmp	ip, r3
 8000232:	f240 80d4 	bls.w	80003de <__udivmoddi4+0x232>
 8000236:	443b      	add	r3, r7
 8000238:	3802      	subs	r0, #2
 800023a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800023e:	2100      	movs	r1, #0
 8000240:	eba3 030c 	sub.w	r3, r3, ip
 8000244:	b11d      	cbz	r5, 800024e <__udivmoddi4+0xa2>
 8000246:	2200      	movs	r2, #0
 8000248:	40f3      	lsrs	r3, r6
 800024a:	e9c5 3200 	strd	r3, r2, [r5]
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	428b      	cmp	r3, r1
 8000254:	d905      	bls.n	8000262 <__udivmoddi4+0xb6>
 8000256:	b10d      	cbz	r5, 800025c <__udivmoddi4+0xb0>
 8000258:	e9c5 0100 	strd	r0, r1, [r5]
 800025c:	2100      	movs	r1, #0
 800025e:	4608      	mov	r0, r1
 8000260:	e7f5      	b.n	800024e <__udivmoddi4+0xa2>
 8000262:	fab3 f183 	clz	r1, r3
 8000266:	2900      	cmp	r1, #0
 8000268:	d146      	bne.n	80002f8 <__udivmoddi4+0x14c>
 800026a:	4573      	cmp	r3, lr
 800026c:	d302      	bcc.n	8000274 <__udivmoddi4+0xc8>
 800026e:	4282      	cmp	r2, r0
 8000270:	f200 8108 	bhi.w	8000484 <__udivmoddi4+0x2d8>
 8000274:	1a84      	subs	r4, r0, r2
 8000276:	eb6e 0203 	sbc.w	r2, lr, r3
 800027a:	2001      	movs	r0, #1
 800027c:	4690      	mov	r8, r2
 800027e:	2d00      	cmp	r5, #0
 8000280:	d0e5      	beq.n	800024e <__udivmoddi4+0xa2>
 8000282:	e9c5 4800 	strd	r4, r8, [r5]
 8000286:	e7e2      	b.n	800024e <__udivmoddi4+0xa2>
 8000288:	2a00      	cmp	r2, #0
 800028a:	f000 8091 	beq.w	80003b0 <__udivmoddi4+0x204>
 800028e:	fab2 f682 	clz	r6, r2
 8000292:	2e00      	cmp	r6, #0
 8000294:	f040 80a5 	bne.w	80003e2 <__udivmoddi4+0x236>
 8000298:	1a8a      	subs	r2, r1, r2
 800029a:	2101      	movs	r1, #1
 800029c:	0c03      	lsrs	r3, r0, #16
 800029e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a2:	b280      	uxth	r0, r0
 80002a4:	b2bc      	uxth	r4, r7
 80002a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80002aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb04 f20c 	mul.w	r2, r4, ip
 80002b6:	429a      	cmp	r2, r3
 80002b8:	d907      	bls.n	80002ca <__udivmoddi4+0x11e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80002c0:	d202      	bcs.n	80002c8 <__udivmoddi4+0x11c>
 80002c2:	429a      	cmp	r2, r3
 80002c4:	f200 80e3 	bhi.w	800048e <__udivmoddi4+0x2e2>
 80002c8:	46c4      	mov	ip, r8
 80002ca:	1a9b      	subs	r3, r3, r2
 80002cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80002d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80002d4:	fb02 f404 	mul.w	r4, r2, r4
 80002d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80002dc:	429c      	cmp	r4, r3
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x144>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x142>
 80002e8:	429c      	cmp	r4, r3
 80002ea:	f200 80cd 	bhi.w	8000488 <__udivmoddi4+0x2dc>
 80002ee:	4602      	mov	r2, r0
 80002f0:	1b1b      	subs	r3, r3, r4
 80002f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80002f6:	e7a5      	b.n	8000244 <__udivmoddi4+0x98>
 80002f8:	f1c1 0620 	rsb	r6, r1, #32
 80002fc:	408b      	lsls	r3, r1
 80002fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000302:	431f      	orrs	r7, r3
 8000304:	fa2e fa06 	lsr.w	sl, lr, r6
 8000308:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800030c:	fbba f8f9 	udiv	r8, sl, r9
 8000310:	fa0e fe01 	lsl.w	lr, lr, r1
 8000314:	fa20 f306 	lsr.w	r3, r0, r6
 8000318:	fb09 aa18 	mls	sl, r9, r8, sl
 800031c:	fa1f fc87 	uxth.w	ip, r7
 8000320:	ea43 030e 	orr.w	r3, r3, lr
 8000324:	fa00 fe01 	lsl.w	lr, r0, r1
 8000328:	fb08 f00c 	mul.w	r0, r8, ip
 800032c:	0c1c      	lsrs	r4, r3, #16
 800032e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000332:	42a0      	cmp	r0, r4
 8000334:	fa02 f201 	lsl.w	r2, r2, r1
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x1a4>
 800033a:	193c      	adds	r4, r7, r4
 800033c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000340:	f080 809e 	bcs.w	8000480 <__udivmoddi4+0x2d4>
 8000344:	42a0      	cmp	r0, r4
 8000346:	f240 809b 	bls.w	8000480 <__udivmoddi4+0x2d4>
 800034a:	f1a8 0802 	sub.w	r8, r8, #2
 800034e:	443c      	add	r4, r7
 8000350:	1a24      	subs	r4, r4, r0
 8000352:	b298      	uxth	r0, r3
 8000354:	fbb4 f3f9 	udiv	r3, r4, r9
 8000358:	fb09 4413 	mls	r4, r9, r3, r4
 800035c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000360:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x1d0>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f103 30ff 	add.w	r0, r3, #4294967295
 800036e:	f080 8085 	bcs.w	800047c <__udivmoddi4+0x2d0>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8082 	bls.w	800047c <__udivmoddi4+0x2d0>
 8000378:	3b02      	subs	r3, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	fba0 8c02 	umull	r8, ip, r0, r2
 8000388:	4564      	cmp	r4, ip
 800038a:	4643      	mov	r3, r8
 800038c:	46e1      	mov	r9, ip
 800038e:	d364      	bcc.n	800045a <__udivmoddi4+0x2ae>
 8000390:	d061      	beq.n	8000456 <__udivmoddi4+0x2aa>
 8000392:	b15d      	cbz	r5, 80003ac <__udivmoddi4+0x200>
 8000394:	ebbe 0203 	subs.w	r2, lr, r3
 8000398:	eb64 0409 	sbc.w	r4, r4, r9
 800039c:	fa04 f606 	lsl.w	r6, r4, r6
 80003a0:	fa22 f301 	lsr.w	r3, r2, r1
 80003a4:	431e      	orrs	r6, r3
 80003a6:	40cc      	lsrs	r4, r1
 80003a8:	e9c5 6400 	strd	r6, r4, [r5]
 80003ac:	2100      	movs	r1, #0
 80003ae:	e74e      	b.n	800024e <__udivmoddi4+0xa2>
 80003b0:	fbb1 fcf2 	udiv	ip, r1, r2
 80003b4:	0c01      	lsrs	r1, r0, #16
 80003b6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80003c0:	463b      	mov	r3, r7
 80003c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80003c6:	4638      	mov	r0, r7
 80003c8:	463c      	mov	r4, r7
 80003ca:	46b8      	mov	r8, r7
 80003cc:	46be      	mov	lr, r7
 80003ce:	2620      	movs	r6, #32
 80003d0:	eba2 0208 	sub.w	r2, r2, r8
 80003d4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80003d8:	e765      	b.n	80002a6 <__udivmoddi4+0xfa>
 80003da:	4601      	mov	r1, r0
 80003dc:	e717      	b.n	800020e <__udivmoddi4+0x62>
 80003de:	4610      	mov	r0, r2
 80003e0:	e72b      	b.n	800023a <__udivmoddi4+0x8e>
 80003e2:	f1c6 0120 	rsb	r1, r6, #32
 80003e6:	fa2e fc01 	lsr.w	ip, lr, r1
 80003ea:	40b7      	lsls	r7, r6
 80003ec:	fa0e fe06 	lsl.w	lr, lr, r6
 80003f0:	fa20 f101 	lsr.w	r1, r0, r1
 80003f4:	ea41 010e 	orr.w	r1, r1, lr
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	fbbc f8fe 	udiv	r8, ip, lr
 8000400:	b2bc      	uxth	r4, r7
 8000402:	fb0e cc18 	mls	ip, lr, r8, ip
 8000406:	fb08 f904 	mul.w	r9, r8, r4
 800040a:	0c0a      	lsrs	r2, r1, #16
 800040c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000410:	40b0      	lsls	r0, r6
 8000412:	4591      	cmp	r9, r2
 8000414:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000418:	b280      	uxth	r0, r0
 800041a:	d93e      	bls.n	800049a <__udivmoddi4+0x2ee>
 800041c:	18ba      	adds	r2, r7, r2
 800041e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000422:	d201      	bcs.n	8000428 <__udivmoddi4+0x27c>
 8000424:	4591      	cmp	r9, r2
 8000426:	d81f      	bhi.n	8000468 <__udivmoddi4+0x2bc>
 8000428:	eba2 0209 	sub.w	r2, r2, r9
 800042c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000430:	fb09 f804 	mul.w	r8, r9, r4
 8000434:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000438:	b28a      	uxth	r2, r1
 800043a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 800043e:	4542      	cmp	r2, r8
 8000440:	d229      	bcs.n	8000496 <__udivmoddi4+0x2ea>
 8000442:	18ba      	adds	r2, r7, r2
 8000444:	f109 31ff 	add.w	r1, r9, #4294967295
 8000448:	d2c2      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044a:	4542      	cmp	r2, r8
 800044c:	d2c0      	bcs.n	80003d0 <__udivmoddi4+0x224>
 800044e:	f1a9 0102 	sub.w	r1, r9, #2
 8000452:	443a      	add	r2, r7
 8000454:	e7bc      	b.n	80003d0 <__udivmoddi4+0x224>
 8000456:	45c6      	cmp	lr, r8
 8000458:	d29b      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 800045a:	ebb8 0302 	subs.w	r3, r8, r2
 800045e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000462:	3801      	subs	r0, #1
 8000464:	46e1      	mov	r9, ip
 8000466:	e794      	b.n	8000392 <__udivmoddi4+0x1e6>
 8000468:	eba7 0909 	sub.w	r9, r7, r9
 800046c:	444a      	add	r2, r9
 800046e:	fbb2 f9fe 	udiv	r9, r2, lr
 8000472:	f1a8 0c02 	sub.w	ip, r8, #2
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	e7db      	b.n	8000434 <__udivmoddi4+0x288>
 800047c:	4603      	mov	r3, r0
 800047e:	e77d      	b.n	800037c <__udivmoddi4+0x1d0>
 8000480:	46d0      	mov	r8, sl
 8000482:	e765      	b.n	8000350 <__udivmoddi4+0x1a4>
 8000484:	4608      	mov	r0, r1
 8000486:	e6fa      	b.n	800027e <__udivmoddi4+0xd2>
 8000488:	443b      	add	r3, r7
 800048a:	3a02      	subs	r2, #2
 800048c:	e730      	b.n	80002f0 <__udivmoddi4+0x144>
 800048e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000492:	443b      	add	r3, r7
 8000494:	e719      	b.n	80002ca <__udivmoddi4+0x11e>
 8000496:	4649      	mov	r1, r9
 8000498:	e79a      	b.n	80003d0 <__udivmoddi4+0x224>
 800049a:	eba2 0209 	sub.w	r2, r2, r9
 800049e:	fbb2 f9fe 	udiv	r9, r2, lr
 80004a2:	46c4      	mov	ip, r8
 80004a4:	fb09 f804 	mul.w	r8, r9, r4
 80004a8:	e7c4      	b.n	8000434 <__udivmoddi4+0x288>
 80004aa:	bf00      	nop

080004ac <__aeabi_idiv0>:
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af02      	add	r7, sp, #8
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 80004bc:	78fb      	ldrb	r3, [r7, #3]
 80004be:	f023 030f 	bic.w	r3, r3, #15
 80004c2:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 80004c4:	78fb      	ldrb	r3, [r7, #3]
 80004c6:	011b      	lsls	r3, r3, #4
 80004c8:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	f043 030c 	orr.w	r3, r3, #12
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 80004d4:	7bfb      	ldrb	r3, [r7, #15]
 80004d6:	f043 0308 	orr.w	r3, r3, #8
 80004da:	b2db      	uxtb	r3, r3
 80004dc:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 80004de:	7bbb      	ldrb	r3, [r7, #14]
 80004e0:	f043 030c 	orr.w	r3, r3, #12
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 80004e8:	7bbb      	ldrb	r3, [r7, #14]
 80004ea:	f043 0308 	orr.w	r3, r3, #8
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	6818      	ldr	r0, [r3, #0]
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	791b      	ldrb	r3, [r3, #4]
 80004fa:	4619      	mov	r1, r3
 80004fc:	f107 0208 	add.w	r2, r7, #8
 8000500:	2364      	movs	r3, #100	@ 0x64
 8000502:	9300      	str	r3, [sp, #0]
 8000504:	2304      	movs	r3, #4
 8000506:	f001 fa55 	bl	80019b4 <HAL_I2C_Master_Transmit>
}
 800050a:	bf00      	nop
 800050c:	3710      	adds	r7, #16
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}

08000512 <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 8000512:	b580      	push	{r7, lr}
 8000514:	b086      	sub	sp, #24
 8000516:	af02      	add	r7, sp, #8
 8000518:	6078      	str	r0, [r7, #4]
 800051a:	460b      	mov	r3, r1
 800051c:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 800051e:	78fb      	ldrb	r3, [r7, #3]
 8000520:	f023 030f 	bic.w	r3, r3, #15
 8000524:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 8000526:	78fb      	ldrb	r3, [r7, #3]
 8000528:	011b      	lsls	r3, r3, #4
 800052a:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 800052c:	7bfb      	ldrb	r3, [r7, #15]
 800052e:	f043 030d 	orr.w	r3, r3, #13
 8000532:	b2db      	uxtb	r3, r3
 8000534:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 8000536:	7bfb      	ldrb	r3, [r7, #15]
 8000538:	f043 0309 	orr.w	r3, r3, #9
 800053c:	b2db      	uxtb	r3, r3
 800053e:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 8000540:	7bbb      	ldrb	r3, [r7, #14]
 8000542:	f043 030d 	orr.w	r3, r3, #13
 8000546:	b2db      	uxtb	r3, r3
 8000548:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 800054a:	7bbb      	ldrb	r3, [r7, #14]
 800054c:	f043 0309 	orr.w	r3, r3, #9
 8000550:	b2db      	uxtb	r3, r3
 8000552:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	6818      	ldr	r0, [r3, #0]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	791b      	ldrb	r3, [r3, #4]
 800055c:	4619      	mov	r1, r3
 800055e:	f107 0208 	add.w	r2, r7, #8
 8000562:	2364      	movs	r3, #100	@ 0x64
 8000564:	9300      	str	r3, [sp, #0]
 8000566:	2304      	movs	r3, #4
 8000568:	f001 fa24 	bl	80019b4 <HAL_I2C_Master_Transmit>
}
 800056c:	bf00      	nop
 800056e:	3710      	adds	r7, #16
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}

08000574 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 800057c:	2180      	movs	r1, #128	@ 0x80
 800057e:	6878      	ldr	r0, [r7, #4]
 8000580:	f7ff ff96 	bl	80004b0 <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8000584:	2300      	movs	r3, #0
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	e006      	b.n	8000598 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 800058a:	2120      	movs	r1, #32
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f7ff ffc0 	bl	8000512 <lcd_send_data>
    for (int i = 0; i < 80; i++)
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	3301      	adds	r3, #1
 8000596:	60fb      	str	r3, [r7, #12]
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	2b4f      	cmp	r3, #79	@ 0x4f
 800059c:	ddf5      	ble.n	800058a <lcd_clear+0x16>
    }
}
 800059e:	bf00      	nop
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b086      	sub	sp, #24
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2b03      	cmp	r3, #3
 80005b8:	d824      	bhi.n	8000604 <lcd_gotoxy+0x5c>
 80005ba:	a201      	add	r2, pc, #4	@ (adr r2, 80005c0 <lcd_gotoxy+0x18>)
 80005bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005c0:	080005d1 	.word	0x080005d1
 80005c4:	080005db 	.word	0x080005db
 80005c8:	080005e5 	.word	0x080005e5
 80005cc:	080005ef 	.word	0x080005ef
    {
        case 0: address = 0x80 + col; break;  // First row
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	3b80      	subs	r3, #128	@ 0x80
 80005d6:	75fb      	strb	r3, [r7, #23]
 80005d8:	e00e      	b.n	80005f8 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	3b40      	subs	r3, #64	@ 0x40
 80005e0:	75fb      	strb	r3, [r7, #23]
 80005e2:	e009      	b.n	80005f8 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	3b6c      	subs	r3, #108	@ 0x6c
 80005ea:	75fb      	strb	r3, [r7, #23]
 80005ec:	e004      	b.n	80005f8 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	3b2c      	subs	r3, #44	@ 0x2c
 80005f4:	75fb      	strb	r3, [r7, #23]
 80005f6:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 80005f8:	7dfb      	ldrb	r3, [r7, #23]
 80005fa:	4619      	mov	r1, r3
 80005fc:	68f8      	ldr	r0, [r7, #12]
 80005fe:	f7ff ff57 	bl	80004b0 <lcd_send_cmd>
 8000602:	e000      	b.n	8000606 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8000604:	bf00      	nop
}
 8000606:	3718      	adds	r7, #24
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 8000614:	2032      	movs	r0, #50	@ 0x32
 8000616:	f000 fdc3 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 800061a:	2130      	movs	r1, #48	@ 0x30
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f7ff ff47 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(5);
 8000622:	2005      	movs	r0, #5
 8000624:	f000 fdbc 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000628:	2130      	movs	r1, #48	@ 0x30
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	f7ff ff40 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(1);
 8000630:	2001      	movs	r0, #1
 8000632:	f000 fdb5 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000636:	2130      	movs	r1, #48	@ 0x30
 8000638:	6878      	ldr	r0, [r7, #4]
 800063a:	f7ff ff39 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(10);
 800063e:	200a      	movs	r0, #10
 8000640:	f000 fdae 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8000644:	2120      	movs	r1, #32
 8000646:	6878      	ldr	r0, [r7, #4]
 8000648:	f7ff ff32 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(10);
 800064c:	200a      	movs	r0, #10
 800064e:	f000 fda7 	bl	80011a0 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 8000652:	2128      	movs	r1, #40	@ 0x28
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	f7ff ff2b 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(1);
 800065a:	2001      	movs	r0, #1
 800065c:	f000 fda0 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 8000660:	2108      	movs	r1, #8
 8000662:	6878      	ldr	r0, [r7, #4]
 8000664:	f7ff ff24 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(1);
 8000668:	2001      	movs	r0, #1
 800066a:	f000 fd99 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 800066e:	2101      	movs	r1, #1
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff ff1d 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(2);
 8000676:	2002      	movs	r0, #2
 8000678:	f000 fd92 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 800067c:	2106      	movs	r1, #6
 800067e:	6878      	ldr	r0, [r7, #4]
 8000680:	f7ff ff16 	bl	80004b0 <lcd_send_cmd>
    HAL_Delay(1);
 8000684:	2001      	movs	r0, #1
 8000686:	f000 fd8b 	bl	80011a0 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 800068a:	210c      	movs	r1, #12
 800068c:	6878      	ldr	r0, [r7, #4]
 800068e:	f7ff ff0f 	bl	80004b0 <lcd_send_cmd>
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	b082      	sub	sp, #8
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
 80006a2:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 80006a4:	e007      	b.n	80006b6 <lcd_puts+0x1c>
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	1c5a      	adds	r2, r3, #1
 80006aa:	603a      	str	r2, [r7, #0]
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4619      	mov	r1, r3
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ff2e 	bl	8000512 <lcd_send_data>
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d1f3      	bne.n	80006a6 <lcd_puts+0xc>
}
 80006be:	bf00      	nop
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b094      	sub	sp, #80	@ 0x50
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ce:	f000 fcf8 	bl	80010c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d2:	f000 fa69 	bl	8000ba8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d6:	f000 fb0d 	bl	8000cf4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006da:	f000 fae1 	bl	8000ca0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80006de:	f000 fab1 	bl	8000c44 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE BEGIN 2 */
  lcd1.hi2c = &hi2c1;   // use global hi2c1 (initialized by MX_I2C1_Init)
 80006e2:	4ba7      	ldr	r3, [pc, #668]	@ (8000980 <main+0x2b8>)
 80006e4:	4aa7      	ldr	r2, [pc, #668]	@ (8000984 <main+0x2bc>)
 80006e6:	601a      	str	r2, [r3, #0]
  lcd1.address = (0x27 << 1);
 80006e8:	4ba5      	ldr	r3, [pc, #660]	@ (8000980 <main+0x2b8>)
 80006ea:	224e      	movs	r2, #78	@ 0x4e
 80006ec:	711a      	strb	r2, [r3, #4]
  lcd_init(&lcd1);
 80006ee:	48a4      	ldr	r0, [pc, #656]	@ (8000980 <main+0x2b8>)
 80006f0:	f7ff ff8c 	bl	800060c <lcd_init>

  // Pulled-down input so default low.
  uint8_t lastButtonState1 = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint8_t lastButtonState2 = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
  uint8_t lastButtonState3 = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
  uint8_t lastButtonState4 = 0;
 8000706:	2300      	movs	r3, #0
 8000708:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  uint8_t lastButtonState5 = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

  MenuState currentScreen = HOME_SCREEN;
 8000712:	2300      	movs	r3, #0
 8000714:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  MenuState lastScreen = INF_TEMP_SCREEN;
 8000718:	2304      	movs	r3, #4
 800071a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

  // Random testing variables
  char buffer[24] = {0};
 800071e:	463b      	mov	r3, r7
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
 800072c:	615a      	str	r2, [r3, #20]
  int averageBPM = 120;
 800072e:	2378      	movs	r3, #120	@ 0x78
 8000730:	647b      	str	r3, [r7, #68]	@ 0x44
  int minBPM = 80;
 8000732:	2350      	movs	r3, #80	@ 0x50
 8000734:	643b      	str	r3, [r7, #64]	@ 0x40
  int maxBPM = 150;
 8000736:	2396      	movs	r3, #150	@ 0x96
 8000738:	63fb      	str	r3, [r7, #60]	@ 0x3c
  int averageInfTemp = 96;
 800073a:	2360      	movs	r3, #96	@ 0x60
 800073c:	63bb      	str	r3, [r7, #56]	@ 0x38
  int minInfTemp = 93;
 800073e:	235d      	movs	r3, #93	@ 0x5d
 8000740:	637b      	str	r3, [r7, #52]	@ 0x34
  int maxInfTemp = 98;
 8000742:	2362      	movs	r3, #98	@ 0x62
 8000744:	633b      	str	r3, [r7, #48]	@ 0x30
  int averageHumidity = 97;
 8000746:	2361      	movs	r3, #97	@ 0x61
 8000748:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int averageIncTemp = 70;
 800074a:	2346      	movs	r3, #70	@ 0x46
 800074c:	62bb      	str	r3, [r7, #40]	@ 0x28
  int maxHumidity = 98;
 800074e:	2362      	movs	r3, #98	@ 0x62
 8000750:	627b      	str	r3, [r7, #36]	@ 0x24
  int minHumidity = 54;
 8000752:	2336      	movs	r3, #54	@ 0x36
 8000754:	623b      	str	r3, [r7, #32]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      // Reading the button states
      uint8_t currentState1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8000756:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800075a:	488b      	ldr	r0, [pc, #556]	@ (8000988 <main+0x2c0>)
 800075c:	f000 ffb6 	bl	80016cc <HAL_GPIO_ReadPin>
 8000760:	4603      	mov	r3, r0
 8000762:	77fb      	strb	r3, [r7, #31]
      uint8_t currentState2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 8000764:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000768:	4887      	ldr	r0, [pc, #540]	@ (8000988 <main+0x2c0>)
 800076a:	f000 ffaf 	bl	80016cc <HAL_GPIO_ReadPin>
 800076e:	4603      	mov	r3, r0
 8000770:	77bb      	strb	r3, [r7, #30]
      uint8_t currentState3 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8000772:	2120      	movs	r1, #32
 8000774:	4885      	ldr	r0, [pc, #532]	@ (800098c <main+0x2c4>)
 8000776:	f000 ffa9 	bl	80016cc <HAL_GPIO_ReadPin>
 800077a:	4603      	mov	r3, r0
 800077c:	777b      	strb	r3, [r7, #29]
      uint8_t currentState4 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 800077e:	2110      	movs	r1, #16
 8000780:	4882      	ldr	r0, [pc, #520]	@ (800098c <main+0x2c4>)
 8000782:	f000 ffa3 	bl	80016cc <HAL_GPIO_ReadPin>
 8000786:	4603      	mov	r3, r0
 8000788:	773b      	strb	r3, [r7, #28]
      uint8_t currentState5 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10);
 800078a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800078e:	487f      	ldr	r0, [pc, #508]	@ (800098c <main+0x2c4>)
 8000790:	f000 ff9c 	bl	80016cc <HAL_GPIO_ReadPin>
 8000794:	4603      	mov	r3, r0
 8000796:	76fb      	strb	r3, [r7, #27]

      // Button presses
      if (currentState1 == GPIO_PIN_RESET && lastButtonState1 == GPIO_PIN_SET)
 8000798:	7ffb      	ldrb	r3, [r7, #31]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d106      	bne.n	80007ac <main+0xe4>
 800079e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d102      	bne.n	80007ac <main+0xe4>
          currentScreen = BPM_SCREEN;
 80007a6:	2301      	movs	r3, #1
 80007a8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
      if (currentState2 == GPIO_PIN_RESET && lastButtonState2 == GPIO_PIN_SET)
 80007ac:	7fbb      	ldrb	r3, [r7, #30]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d106      	bne.n	80007c0 <main+0xf8>
 80007b2:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d102      	bne.n	80007c0 <main+0xf8>
          currentScreen = HUMIDITY_SCREEN;
 80007ba:	2302      	movs	r3, #2
 80007bc:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
      if (currentState3 == GPIO_PIN_RESET && lastButtonState3 == GPIO_PIN_SET)
 80007c0:	7f7b      	ldrb	r3, [r7, #29]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d106      	bne.n	80007d4 <main+0x10c>
 80007c6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d102      	bne.n	80007d4 <main+0x10c>
          currentScreen = INC_TEMP_SCREEN;
 80007ce:	2303      	movs	r3, #3
 80007d0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
      if (currentState4 == GPIO_PIN_RESET && lastButtonState4 == GPIO_PIN_SET)
 80007d4:	7f3b      	ldrb	r3, [r7, #28]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d106      	bne.n	80007e8 <main+0x120>
 80007da:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d102      	bne.n	80007e8 <main+0x120>
          currentScreen = INF_TEMP_SCREEN;
 80007e2:	2304      	movs	r3, #4
 80007e4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
      if (currentState5 == GPIO_PIN_RESET && lastButtonState5 == GPIO_PIN_SET)
 80007e8:	7efb      	ldrb	r3, [r7, #27]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d106      	bne.n	80007fc <main+0x134>
 80007ee:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d102      	bne.n	80007fc <main+0x134>
          currentScreen = HOME_SCREEN;
 80007f6:	2300      	movs	r3, #0
 80007f8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

      // Saving the button state
      lastButtonState1 = currentState1;
 80007fc:	7ffb      	ldrb	r3, [r7, #31]
 80007fe:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      lastButtonState2 = currentState2;
 8000802:	7fbb      	ldrb	r3, [r7, #30]
 8000804:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
      lastButtonState3 = currentState3;
 8000808:	7f7b      	ldrb	r3, [r7, #29]
 800080a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
      lastButtonState4 = currentState4;
 800080e:	7f3b      	ldrb	r3, [r7, #28]
 8000810:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
      lastButtonState5 = currentState5;
 8000814:	7efb      	ldrb	r3, [r7, #27]
 8000816:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

      // Only update screen on changes
	  if (currentScreen != lastScreen){
 800081a:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 800081e:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000822:	429a      	cmp	r2, r3
 8000824:	f000 81ae 	beq.w	8000b84 <main+0x4bc>
		  lcd_clear(&lcd1);
 8000828:	4855      	ldr	r0, [pc, #340]	@ (8000980 <main+0x2b8>)
 800082a:	f7ff fea3 	bl	8000574 <lcd_clear>

      // Home screen as default
      switch(currentScreen){
 800082e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000832:	2b04      	cmp	r3, #4
 8000834:	f200 81a2 	bhi.w	8000b7c <main+0x4b4>
 8000838:	a201      	add	r2, pc, #4	@ (adr r2, 8000840 <main+0x178>)
 800083a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083e:	bf00      	nop
 8000840:	08000855 	.word	0x08000855
 8000844:	080008e9 	.word	0x080008e9
 8000848:	080009b5 	.word	0x080009b5
 800084c:	08000a4d 	.word	0x08000a4d
 8000850:	08000ae5 	.word	0x08000ae5
      case HOME_SCREEN:
          lcd_gotoxy(&lcd1, 0, 0);
 8000854:	2200      	movs	r2, #0
 8000856:	2100      	movs	r1, #0
 8000858:	4849      	ldr	r0, [pc, #292]	@ (8000980 <main+0x2b8>)
 800085a:	f7ff fea5 	bl	80005a8 <lcd_gotoxy>
          lcd_puts(&lcd1, "Home:");
 800085e:	494c      	ldr	r1, [pc, #304]	@ (8000990 <main+0x2c8>)
 8000860:	4847      	ldr	r0, [pc, #284]	@ (8000980 <main+0x2b8>)
 8000862:	f7ff ff1a 	bl	800069a <lcd_puts>
          // BPM line
          lcd_gotoxy(&lcd1, 0, 1);
 8000866:	2201      	movs	r2, #1
 8000868:	2100      	movs	r1, #0
 800086a:	4845      	ldr	r0, [pc, #276]	@ (8000980 <main+0x2b8>)
 800086c:	f7ff fe9c 	bl	80005a8 <lcd_gotoxy>
          sprintf(buffer, "BPM: %d", averageBPM);
 8000870:	463b      	mov	r3, r7
 8000872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000874:	4947      	ldr	r1, [pc, #284]	@ (8000994 <main+0x2cc>)
 8000876:	4618      	mov	r0, r3
 8000878:	f002 fb1e 	bl	8002eb8 <siprintf>
          lcd_puts(&lcd1, buffer);
 800087c:	463b      	mov	r3, r7
 800087e:	4619      	mov	r1, r3
 8000880:	483f      	ldr	r0, [pc, #252]	@ (8000980 <main+0x2b8>)
 8000882:	f7ff ff0a 	bl	800069a <lcd_puts>
          // Humidity Line
          lcd_gotoxy(&lcd1, 11, 1);
 8000886:	2201      	movs	r2, #1
 8000888:	210b      	movs	r1, #11
 800088a:	483d      	ldr	r0, [pc, #244]	@ (8000980 <main+0x2b8>)
 800088c:	f7ff fe8c 	bl	80005a8 <lcd_gotoxy>
          sprintf(buffer, "HUM: %d.4", averageHumidity);
 8000890:	463b      	mov	r3, r7
 8000892:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000894:	4940      	ldr	r1, [pc, #256]	@ (8000998 <main+0x2d0>)
 8000896:	4618      	mov	r0, r3
 8000898:	f002 fb0e 	bl	8002eb8 <siprintf>
          lcd_puts(&lcd1, buffer);
 800089c:	463b      	mov	r3, r7
 800089e:	4619      	mov	r1, r3
 80008a0:	4837      	ldr	r0, [pc, #220]	@ (8000980 <main+0x2b8>)
 80008a2:	f7ff fefa 	bl	800069a <lcd_puts>
          // Infant Temp Line
          lcd_gotoxy(&lcd1, 0, 2);
 80008a6:	2202      	movs	r2, #2
 80008a8:	2100      	movs	r1, #0
 80008aa:	4835      	ldr	r0, [pc, #212]	@ (8000980 <main+0x2b8>)
 80008ac:	f7ff fe7c 	bl	80005a8 <lcd_gotoxy>
          sprintf(buffer, "INC: %d.4", averageIncTemp);
 80008b0:	463b      	mov	r3, r7
 80008b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80008b4:	4939      	ldr	r1, [pc, #228]	@ (800099c <main+0x2d4>)
 80008b6:	4618      	mov	r0, r3
 80008b8:	f002 fafe 	bl	8002eb8 <siprintf>
          lcd_puts(&lcd1, buffer);
 80008bc:	463b      	mov	r3, r7
 80008be:	4619      	mov	r1, r3
 80008c0:	482f      	ldr	r0, [pc, #188]	@ (8000980 <main+0x2b8>)
 80008c2:	f7ff feea 	bl	800069a <lcd_puts>
          // Incubator Temp Line
          lcd_gotoxy(&lcd1, 11, 2);
 80008c6:	2202      	movs	r2, #2
 80008c8:	210b      	movs	r1, #11
 80008ca:	482d      	ldr	r0, [pc, #180]	@ (8000980 <main+0x2b8>)
 80008cc:	f7ff fe6c 	bl	80005a8 <lcd_gotoxy>
          sprintf(buffer, "INF: %d.4", averageInfTemp);
 80008d0:	463b      	mov	r3, r7
 80008d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80008d4:	4932      	ldr	r1, [pc, #200]	@ (80009a0 <main+0x2d8>)
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 faee 	bl	8002eb8 <siprintf>
          lcd_puts(&lcd1, buffer);
 80008dc:	463b      	mov	r3, r7
 80008de:	4619      	mov	r1, r3
 80008e0:	4827      	ldr	r0, [pc, #156]	@ (8000980 <main+0x2b8>)
 80008e2:	f7ff feda 	bl	800069a <lcd_puts>
          break;
 80008e6:	e149      	b.n	8000b7c <main+0x4b4>

      case BPM_SCREEN:
    	  lcd_gotoxy(&lcd1, 0, 0);
 80008e8:	2200      	movs	r2, #0
 80008ea:	2100      	movs	r1, #0
 80008ec:	4824      	ldr	r0, [pc, #144]	@ (8000980 <main+0x2b8>)
 80008ee:	f7ff fe5b 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "BPM:");
 80008f2:	492c      	ldr	r1, [pc, #176]	@ (80009a4 <main+0x2dc>)
 80008f4:	4822      	ldr	r0, [pc, #136]	@ (8000980 <main+0x2b8>)
 80008f6:	f7ff fed0 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 17, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2111      	movs	r1, #17
 80008fe:	4820      	ldr	r0, [pc, #128]	@ (8000980 <main+0x2b8>)
 8000900:	f7ff fe52 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d", averageBPM);
 8000904:	463b      	mov	r3, r7
 8000906:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000908:	4927      	ldr	r1, [pc, #156]	@ (80009a8 <main+0x2e0>)
 800090a:	4618      	mov	r0, r3
 800090c:	f002 fad4 	bl	8002eb8 <siprintf>
    	  // Print average BPM here.
    	  lcd_puts(&lcd1, buffer);
 8000910:	463b      	mov	r3, r7
 8000912:	4619      	mov	r1, r3
 8000914:	481a      	ldr	r0, [pc, #104]	@ (8000980 <main+0x2b8>)
 8000916:	f7ff fec0 	bl	800069a <lcd_puts>
    	  // Printing the minimum BPM bound.
    	  lcd_gotoxy(&lcd1, 0, 1);
 800091a:	2201      	movs	r2, #1
 800091c:	2100      	movs	r1, #0
 800091e:	4818      	ldr	r0, [pc, #96]	@ (8000980 <main+0x2b8>)
 8000920:	f7ff fe42 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Min. Bound:");
 8000924:	4921      	ldr	r1, [pc, #132]	@ (80009ac <main+0x2e4>)
 8000926:	4816      	ldr	r0, [pc, #88]	@ (8000980 <main+0x2b8>)
 8000928:	f7ff feb7 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 18, 1);
 800092c:	2201      	movs	r2, #1
 800092e:	2112      	movs	r1, #18
 8000930:	4813      	ldr	r0, [pc, #76]	@ (8000980 <main+0x2b8>)
 8000932:	f7ff fe39 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d", minBPM);
 8000936:	463b      	mov	r3, r7
 8000938:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800093a:	491b      	ldr	r1, [pc, #108]	@ (80009a8 <main+0x2e0>)
 800093c:	4618      	mov	r0, r3
 800093e:	f002 fabb 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000942:	463b      	mov	r3, r7
 8000944:	4619      	mov	r1, r3
 8000946:	480e      	ldr	r0, [pc, #56]	@ (8000980 <main+0x2b8>)
 8000948:	f7ff fea7 	bl	800069a <lcd_puts>
    	  // Printing the maximum BPM bound.
    	  lcd_gotoxy(&lcd1, 0, 2);
 800094c:	2202      	movs	r2, #2
 800094e:	2100      	movs	r1, #0
 8000950:	480b      	ldr	r0, [pc, #44]	@ (8000980 <main+0x2b8>)
 8000952:	f7ff fe29 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Max. Bound:");
 8000956:	4916      	ldr	r1, [pc, #88]	@ (80009b0 <main+0x2e8>)
 8000958:	4809      	ldr	r0, [pc, #36]	@ (8000980 <main+0x2b8>)
 800095a:	f7ff fe9e 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 17, 2);
 800095e:	2202      	movs	r2, #2
 8000960:	2111      	movs	r1, #17
 8000962:	4807      	ldr	r0, [pc, #28]	@ (8000980 <main+0x2b8>)
 8000964:	f7ff fe20 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d", maxBPM);
 8000968:	463b      	mov	r3, r7
 800096a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800096c:	490e      	ldr	r1, [pc, #56]	@ (80009a8 <main+0x2e0>)
 800096e:	4618      	mov	r0, r3
 8000970:	f002 faa2 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000974:	463b      	mov	r3, r7
 8000976:	4619      	mov	r1, r3
 8000978:	4801      	ldr	r0, [pc, #4]	@ (8000980 <main+0x2b8>)
 800097a:	f7ff fe8e 	bl	800069a <lcd_puts>
    	  break;
 800097e:	e0fd      	b.n	8000b7c <main+0x4b4>
 8000980:	200000cc 	.word	0x200000cc
 8000984:	20000078 	.word	0x20000078
 8000988:	40020000 	.word	0x40020000
 800098c:	40020400 	.word	0x40020400
 8000990:	08003830 	.word	0x08003830
 8000994:	08003838 	.word	0x08003838
 8000998:	08003840 	.word	0x08003840
 800099c:	0800384c 	.word	0x0800384c
 80009a0:	08003858 	.word	0x08003858
 80009a4:	08003864 	.word	0x08003864
 80009a8:	0800386c 	.word	0x0800386c
 80009ac:	08003870 	.word	0x08003870
 80009b0:	0800387c 	.word	0x0800387c

      case HUMIDITY_SCREEN:
    	  lcd_gotoxy(&lcd1, 0, 0);
 80009b4:	2200      	movs	r2, #0
 80009b6:	2100      	movs	r1, #0
 80009b8:	4874      	ldr	r0, [pc, #464]	@ (8000b8c <main+0x4c4>)
 80009ba:	f7ff fdf5 	bl	80005a8 <lcd_gotoxy>
   	      lcd_puts(&lcd1, "Humidity Screen");
 80009be:	4974      	ldr	r1, [pc, #464]	@ (8000b90 <main+0x4c8>)
 80009c0:	4872      	ldr	r0, [pc, #456]	@ (8000b8c <main+0x4c4>)
 80009c2:	f7ff fe6a 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 0);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2110      	movs	r1, #16
 80009ca:	4870      	ldr	r0, [pc, #448]	@ (8000b8c <main+0x4c4>)
 80009cc:	f7ff fdec 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", averageHumidity);
 80009d0:	463b      	mov	r3, r7
 80009d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009d4:	496f      	ldr	r1, [pc, #444]	@ (8000b94 <main+0x4cc>)
 80009d6:	4618      	mov	r0, r3
 80009d8:	f002 fa6e 	bl	8002eb8 <siprintf>
    	  // Print average humidity here.
    	  lcd_puts(&lcd1, buffer);
 80009dc:	463b      	mov	r3, r7
 80009de:	4619      	mov	r1, r3
 80009e0:	486a      	ldr	r0, [pc, #424]	@ (8000b8c <main+0x4c4>)
 80009e2:	f7ff fe5a 	bl	800069a <lcd_puts>
    	  // Printing the minimum humidity bound.
    	  lcd_gotoxy(&lcd1, 0, 1);
 80009e6:	2201      	movs	r2, #1
 80009e8:	2100      	movs	r1, #0
 80009ea:	4868      	ldr	r0, [pc, #416]	@ (8000b8c <main+0x4c4>)
 80009ec:	f7ff fddc 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Min. Bound:");
 80009f0:	4969      	ldr	r1, [pc, #420]	@ (8000b98 <main+0x4d0>)
 80009f2:	4866      	ldr	r0, [pc, #408]	@ (8000b8c <main+0x4c4>)
 80009f4:	f7ff fe51 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 1);
 80009f8:	2201      	movs	r2, #1
 80009fa:	2110      	movs	r1, #16
 80009fc:	4863      	ldr	r0, [pc, #396]	@ (8000b8c <main+0x4c4>)
 80009fe:	f7ff fdd3 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", minHumidity);
 8000a02:	463b      	mov	r3, r7
 8000a04:	6a3a      	ldr	r2, [r7, #32]
 8000a06:	4963      	ldr	r1, [pc, #396]	@ (8000b94 <main+0x4cc>)
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f002 fa55 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000a0e:	463b      	mov	r3, r7
 8000a10:	4619      	mov	r1, r3
 8000a12:	485e      	ldr	r0, [pc, #376]	@ (8000b8c <main+0x4c4>)
 8000a14:	f7ff fe41 	bl	800069a <lcd_puts>
    	  // Printing the maximum humidity bound.
    	  lcd_gotoxy(&lcd1, 0, 2);
 8000a18:	2202      	movs	r2, #2
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	485b      	ldr	r0, [pc, #364]	@ (8000b8c <main+0x4c4>)
 8000a1e:	f7ff fdc3 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Max. Bound:");
 8000a22:	495e      	ldr	r1, [pc, #376]	@ (8000b9c <main+0x4d4>)
 8000a24:	4859      	ldr	r0, [pc, #356]	@ (8000b8c <main+0x4c4>)
 8000a26:	f7ff fe38 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 2);
 8000a2a:	2202      	movs	r2, #2
 8000a2c:	2110      	movs	r1, #16
 8000a2e:	4857      	ldr	r0, [pc, #348]	@ (8000b8c <main+0x4c4>)
 8000a30:	f7ff fdba 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", maxHumidity);
 8000a34:	463b      	mov	r3, r7
 8000a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a38:	4956      	ldr	r1, [pc, #344]	@ (8000b94 <main+0x4cc>)
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f002 fa3c 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000a40:	463b      	mov	r3, r7
 8000a42:	4619      	mov	r1, r3
 8000a44:	4851      	ldr	r0, [pc, #324]	@ (8000b8c <main+0x4c4>)
 8000a46:	f7ff fe28 	bl	800069a <lcd_puts>
    	  break;
 8000a4a:	e097      	b.n	8000b7c <main+0x4b4>

      case INC_TEMP_SCREEN:
    	  lcd_gotoxy(&lcd1, 0, 0);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2100      	movs	r1, #0
 8000a50:	484e      	ldr	r0, [pc, #312]	@ (8000b8c <main+0x4c4>)
 8000a52:	f7ff fda9 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Incubator Temp:");
 8000a56:	4952      	ldr	r1, [pc, #328]	@ (8000ba0 <main+0x4d8>)
 8000a58:	484c      	ldr	r0, [pc, #304]	@ (8000b8c <main+0x4c4>)
 8000a5a:	f7ff fe1e 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2110      	movs	r1, #16
 8000a62:	484a      	ldr	r0, [pc, #296]	@ (8000b8c <main+0x4c4>)
 8000a64:	f7ff fda0 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", averageInfTemp);
 8000a68:	463b      	mov	r3, r7
 8000a6a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000a6c:	4949      	ldr	r1, [pc, #292]	@ (8000b94 <main+0x4cc>)
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f002 fa22 	bl	8002eb8 <siprintf>
    	  // Print average infant temperature here.
    	  lcd_puts(&lcd1, buffer);
 8000a74:	463b      	mov	r3, r7
 8000a76:	4619      	mov	r1, r3
 8000a78:	4844      	ldr	r0, [pc, #272]	@ (8000b8c <main+0x4c4>)
 8000a7a:	f7ff fe0e 	bl	800069a <lcd_puts>
    	  // Printing the minimum temperature bound.
    	  lcd_gotoxy(&lcd1, 0, 1);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	2100      	movs	r1, #0
 8000a82:	4842      	ldr	r0, [pc, #264]	@ (8000b8c <main+0x4c4>)
 8000a84:	f7ff fd90 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Min. Bound:");
 8000a88:	4943      	ldr	r1, [pc, #268]	@ (8000b98 <main+0x4d0>)
 8000a8a:	4840      	ldr	r0, [pc, #256]	@ (8000b8c <main+0x4c4>)
 8000a8c:	f7ff fe05 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 1);
 8000a90:	2201      	movs	r2, #1
 8000a92:	2110      	movs	r1, #16
 8000a94:	483d      	ldr	r0, [pc, #244]	@ (8000b8c <main+0x4c4>)
 8000a96:	f7ff fd87 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", minInfTemp);
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000a9e:	493d      	ldr	r1, [pc, #244]	@ (8000b94 <main+0x4cc>)
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f002 fa09 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000aa6:	463b      	mov	r3, r7
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4838      	ldr	r0, [pc, #224]	@ (8000b8c <main+0x4c4>)
 8000aac:	f7ff fdf5 	bl	800069a <lcd_puts>
    	  // Printing the maximum temperature bound.
    	  lcd_gotoxy(&lcd1, 0, 2);
 8000ab0:	2202      	movs	r2, #2
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	4835      	ldr	r0, [pc, #212]	@ (8000b8c <main+0x4c4>)
 8000ab6:	f7ff fd77 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Max. Bound:");
 8000aba:	4938      	ldr	r1, [pc, #224]	@ (8000b9c <main+0x4d4>)
 8000abc:	4833      	ldr	r0, [pc, #204]	@ (8000b8c <main+0x4c4>)
 8000abe:	f7ff fdec 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 2);
 8000ac2:	2202      	movs	r2, #2
 8000ac4:	2110      	movs	r1, #16
 8000ac6:	4831      	ldr	r0, [pc, #196]	@ (8000b8c <main+0x4c4>)
 8000ac8:	f7ff fd6e 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", maxInfTemp);
 8000acc:	463b      	mov	r3, r7
 8000ace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000ad0:	4930      	ldr	r1, [pc, #192]	@ (8000b94 <main+0x4cc>)
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f002 f9f0 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000ad8:	463b      	mov	r3, r7
 8000ada:	4619      	mov	r1, r3
 8000adc:	482b      	ldr	r0, [pc, #172]	@ (8000b8c <main+0x4c4>)
 8000ade:	f7ff fddc 	bl	800069a <lcd_puts>
    	  break;
 8000ae2:	e04b      	b.n	8000b7c <main+0x4b4>

      case INF_TEMP_SCREEN:
    	  lcd_gotoxy(&lcd1, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4828      	ldr	r0, [pc, #160]	@ (8000b8c <main+0x4c4>)
 8000aea:	f7ff fd5d 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Infant Temp:");
 8000aee:	492d      	ldr	r1, [pc, #180]	@ (8000ba4 <main+0x4dc>)
 8000af0:	4826      	ldr	r0, [pc, #152]	@ (8000b8c <main+0x4c4>)
 8000af2:	f7ff fdd2 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2110      	movs	r1, #16
 8000afa:	4824      	ldr	r0, [pc, #144]	@ (8000b8c <main+0x4c4>)
 8000afc:	f7ff fd54 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", averageInfTemp);
 8000b00:	463b      	mov	r3, r7
 8000b02:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b04:	4923      	ldr	r1, [pc, #140]	@ (8000b94 <main+0x4cc>)
 8000b06:	4618      	mov	r0, r3
 8000b08:	f002 f9d6 	bl	8002eb8 <siprintf>
    	  // Print average infant temperature here.
    	  lcd_puts(&lcd1, buffer);
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	4619      	mov	r1, r3
 8000b10:	481e      	ldr	r0, [pc, #120]	@ (8000b8c <main+0x4c4>)
 8000b12:	f7ff fdc2 	bl	800069a <lcd_puts>
    	  // Printing the minimum temperature bound.
    	  lcd_gotoxy(&lcd1, 0, 1);
 8000b16:	2201      	movs	r2, #1
 8000b18:	2100      	movs	r1, #0
 8000b1a:	481c      	ldr	r0, [pc, #112]	@ (8000b8c <main+0x4c4>)
 8000b1c:	f7ff fd44 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Min. Bound:");
 8000b20:	491d      	ldr	r1, [pc, #116]	@ (8000b98 <main+0x4d0>)
 8000b22:	481a      	ldr	r0, [pc, #104]	@ (8000b8c <main+0x4c4>)
 8000b24:	f7ff fdb9 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 1);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2110      	movs	r1, #16
 8000b2c:	4817      	ldr	r0, [pc, #92]	@ (8000b8c <main+0x4c4>)
 8000b2e:	f7ff fd3b 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", minInfTemp);
 8000b32:	463b      	mov	r3, r7
 8000b34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b36:	4917      	ldr	r1, [pc, #92]	@ (8000b94 <main+0x4cc>)
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f002 f9bd 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000b3e:	463b      	mov	r3, r7
 8000b40:	4619      	mov	r1, r3
 8000b42:	4812      	ldr	r0, [pc, #72]	@ (8000b8c <main+0x4c4>)
 8000b44:	f7ff fda9 	bl	800069a <lcd_puts>
    	  // Printing the maximum temperature bound.
    	  lcd_gotoxy(&lcd1, 0, 2);
 8000b48:	2202      	movs	r2, #2
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	480f      	ldr	r0, [pc, #60]	@ (8000b8c <main+0x4c4>)
 8000b4e:	f7ff fd2b 	bl	80005a8 <lcd_gotoxy>
    	  lcd_puts(&lcd1, "Max. Bound:");
 8000b52:	4912      	ldr	r1, [pc, #72]	@ (8000b9c <main+0x4d4>)
 8000b54:	480d      	ldr	r0, [pc, #52]	@ (8000b8c <main+0x4c4>)
 8000b56:	f7ff fda0 	bl	800069a <lcd_puts>
    	  lcd_gotoxy(&lcd1, 16, 2);
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	2110      	movs	r1, #16
 8000b5e:	480b      	ldr	r0, [pc, #44]	@ (8000b8c <main+0x4c4>)
 8000b60:	f7ff fd22 	bl	80005a8 <lcd_gotoxy>
    	  sprintf(buffer, "%d.4", maxInfTemp);
 8000b64:	463b      	mov	r3, r7
 8000b66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000b68:	490a      	ldr	r1, [pc, #40]	@ (8000b94 <main+0x4cc>)
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f002 f9a4 	bl	8002eb8 <siprintf>
    	  lcd_puts(&lcd1, buffer);
 8000b70:	463b      	mov	r3, r7
 8000b72:	4619      	mov	r1, r3
 8000b74:	4805      	ldr	r0, [pc, #20]	@ (8000b8c <main+0x4c4>)
 8000b76:	f7ff fd90 	bl	800069a <lcd_puts>
    	  break;
 8000b7a:	bf00      	nop
    	  }

      lastScreen = currentScreen;
 8000b7c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000b80:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      HAL_Delay(50);
 8000b84:	2032      	movs	r0, #50	@ 0x32
 8000b86:	f000 fb0b 	bl	80011a0 <HAL_Delay>
  {
 8000b8a:	e5e4      	b.n	8000756 <main+0x8e>
 8000b8c:	200000cc 	.word	0x200000cc
 8000b90:	08003888 	.word	0x08003888
 8000b94:	08003898 	.word	0x08003898
 8000b98:	08003870 	.word	0x08003870
 8000b9c:	0800387c 	.word	0x0800387c
 8000ba0:	080038a0 	.word	0x080038a0
 8000ba4:	080038b0 	.word	0x080038b0

08000ba8 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void){
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b092      	sub	sp, #72	@ 0x48
 8000bac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bae:	f107 0314 	add.w	r3, r7, #20
 8000bb2:	2234      	movs	r2, #52	@ 0x34
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f002 f9a0 	bl	8002efc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bbc:	463b      	mov	r3, r7
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
 8000bc8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bca:	4b1d      	ldr	r3, [pc, #116]	@ (8000c40 <SystemClock_Config+0x98>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8000bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8000c40 <SystemClock_Config+0x98>)
 8000bd4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000bd8:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bde:	2301      	movs	r3, #1
 8000be0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000be2:	2310      	movs	r3, #16
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be6:	2302      	movs	r3, #2
 8000be8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bea:	2300      	movs	r3, #0
 8000bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000bee:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000bf2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000bf4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000bf8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfa:	f107 0314 	add.w	r3, r7, #20
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f001 fa30 	bl	8002064 <HAL_RCC_OscConfig>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c0a:	f000 f90f 	bl	8000e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0e:	230f      	movs	r3, #15
 8000c10:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c12:	2303      	movs	r3, #3
 8000c14:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c16:	2300      	movs	r3, #0
 8000c18:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c22:	463b      	mov	r3, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	4618      	mov	r0, r3
 8000c28:	f001 fd4c 	bl	80026c4 <HAL_RCC_ClockConfig>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000c32:	f000 f8fb 	bl	8000e2c <Error_Handler>
  }
}
 8000c36:	bf00      	nop
 8000c38:	3748      	adds	r7, #72	@ 0x48
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40007000 	.word	0x40007000

08000c44 <MX_I2C1_Init>:
/**
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void){
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c48:	4b12      	ldr	r3, [pc, #72]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c4a:	4a13      	ldr	r2, [pc, #76]	@ (8000c98 <MX_I2C1_Init+0x54>)
 8000c4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c50:	4a12      	ldr	r2, [pc, #72]	@ (8000c9c <MX_I2C1_Init+0x58>)
 8000c52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c68:	4b0a      	ldr	r3, [pc, #40]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c6e:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c74:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c7a:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c80:	4804      	ldr	r0, [pc, #16]	@ (8000c94 <MX_I2C1_Init+0x50>)
 8000c82:	f000 fd53 	bl	800172c <HAL_I2C_Init>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c8c:	f000 f8ce 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c90:	bf00      	nop
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20000078 	.word	0x20000078
 8000c98:	40005400 	.word	0x40005400
 8000c9c:	000186a0 	.word	0x000186a0

08000ca0 <MX_USART2_UART_Init>:
/**
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void){
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000ca6:	4a12      	ldr	r2, [pc, #72]	@ (8000cf0 <MX_USART2_UART_Init+0x50>)
 8000ca8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000caa:	4b10      	ldr	r3, [pc, #64]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000cac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cb0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cc4:	4b09      	ldr	r3, [pc, #36]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cca:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cd6:	4805      	ldr	r0, [pc, #20]	@ (8000cec <MX_USART2_UART_Init+0x4c>)
 8000cd8:	f001 ffba 	bl	8002c50 <HAL_UART_Init>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ce2:	f000 f8a3 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	200000d4 	.word	0x200000d4
 8000cf0:	40004400 	.word	0x40004400

08000cf4 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	@ 0x28
 8000cf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0a:	4b44      	ldr	r3, [pc, #272]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	4a43      	ldr	r2, [pc, #268]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d10:	f043 0304 	orr.w	r3, r3, #4
 8000d14:	61d3      	str	r3, [r2, #28]
 8000d16:	4b41      	ldr	r3, [pc, #260]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d18:	69db      	ldr	r3, [r3, #28]
 8000d1a:	f003 0304 	and.w	r3, r3, #4
 8000d1e:	613b      	str	r3, [r7, #16]
 8000d20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d22:	4b3e      	ldr	r3, [pc, #248]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	4a3d      	ldr	r2, [pc, #244]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d28:	f043 0320 	orr.w	r3, r3, #32
 8000d2c:	61d3      	str	r3, [r2, #28]
 8000d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	f003 0320 	and.w	r3, r3, #32
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	4b38      	ldr	r3, [pc, #224]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	4a37      	ldr	r2, [pc, #220]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	61d3      	str	r3, [r2, #28]
 8000d46:	4b35      	ldr	r3, [pc, #212]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d52:	4b32      	ldr	r3, [pc, #200]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d54:	69db      	ldr	r3, [r3, #28]
 8000d56:	4a31      	ldr	r2, [pc, #196]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d58:	f043 0302 	orr.w	r3, r3, #2
 8000d5c:	61d3      	str	r3, [r2, #28]
 8000d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e1c <MX_GPIO_Init+0x128>)
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	f003 0302 	and.w	r3, r3, #2
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	21a0      	movs	r1, #160	@ 0xa0
 8000d6e:	482c      	ldr	r0, [pc, #176]	@ (8000e20 <MX_GPIO_Init+0x12c>)
 8000d70:	f000 fcc3 	bl	80016fa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d7a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4826      	ldr	r0, [pc, #152]	@ (8000e24 <MX_GPIO_Init+0x130>)
 8000d8c:	f000 fb0e 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d90:	2302      	movs	r3, #2
 8000d92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	4619      	mov	r1, r3
 8000da2:	481f      	ldr	r0, [pc, #124]	@ (8000e20 <MX_GPIO_Init+0x12c>)
 8000da4:	f000 fb02 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7;
 8000da8:	23a0      	movs	r3, #160	@ 0xa0
 8000daa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dac:	2301      	movs	r3, #1
 8000dae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db4:	2300      	movs	r3, #0
 8000db6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4818      	ldr	r0, [pc, #96]	@ (8000e20 <MX_GPIO_Init+0x12c>)
 8000dc0:	f000 faf4 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000dc4:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 8000dc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4813      	ldr	r0, [pc, #76]	@ (8000e28 <MX_GPIO_Init+0x134>)
 8000dda:	f000 fae7 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000dde:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000de8:	2302      	movs	r3, #2
 8000dea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	4619      	mov	r1, r3
 8000df2:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <MX_GPIO_Init+0x12c>)
 8000df4:	f000 fada 	bl	80013ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000df8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e02:	2302      	movs	r3, #2
 8000e04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e06:	f107 0314 	add.w	r3, r7, #20
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4804      	ldr	r0, [pc, #16]	@ (8000e20 <MX_GPIO_Init+0x12c>)
 8000e0e:	f000 facd 	bl	80013ac <HAL_GPIO_Init>
}
 8000e12:	bf00      	nop
 8000e14:	3728      	adds	r7, #40	@ 0x28
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020000 	.word	0x40020000
 8000e24:	40020800 	.word	0x40020800
 8000e28:	40020400 	.word	0x40020400

08000e2c <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void){
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e30:	b672      	cpsid	i
}
 8000e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1);
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <Error_Handler+0x8>

08000e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000e3e:	4b15      	ldr	r3, [pc, #84]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e42:	4a14      	ldr	r2, [pc, #80]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e48:	6253      	str	r3, [r2, #36]	@ 0x24
 8000e4a:	4b12      	ldr	r3, [pc, #72]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e56:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e58:	6a1b      	ldr	r3, [r3, #32]
 8000e5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	6213      	str	r3, [r2, #32]
 8000e62:	4b0c      	ldr	r3, [pc, #48]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e64:	6a1b      	ldr	r3, [r3, #32]
 8000e66:	f003 0301 	and.w	r3, r3, #1
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e6e:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e72:	4a08      	ldr	r2, [pc, #32]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e78:	6253      	str	r3, [r2, #36]	@ 0x24
 8000e7a:	4b06      	ldr	r3, [pc, #24]	@ (8000e94 <HAL_MspInit+0x5c>)
 8000e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e82:	607b      	str	r3, [r7, #4]
 8000e84:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e86:	2007      	movs	r0, #7
 8000e88:	f000 fa5c 	bl	8001344 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40023800 	.word	0x40023800

08000e98 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]
 8000eae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a17      	ldr	r2, [pc, #92]	@ (8000f14 <HAL_I2C_MspInit+0x7c>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d127      	bne.n	8000f0a <HAL_I2C_MspInit+0x72>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <HAL_I2C_MspInit+0x80>)
 8000ebc:	69db      	ldr	r3, [r3, #28]
 8000ebe:	4a16      	ldr	r2, [pc, #88]	@ (8000f18 <HAL_I2C_MspInit+0x80>)
 8000ec0:	f043 0302 	orr.w	r3, r3, #2
 8000ec4:	61d3      	str	r3, [r2, #28]
 8000ec6:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <HAL_I2C_MspInit+0x80>)
 8000ec8:	69db      	ldr	r3, [r3, #28]
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ed2:	23c0      	movs	r3, #192	@ 0xc0
 8000ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ed6:	2312      	movs	r3, #18
 8000ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ee2:	2304      	movs	r3, #4
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	480b      	ldr	r0, [pc, #44]	@ (8000f1c <HAL_I2C_MspInit+0x84>)
 8000eee:	f000 fa5d 	bl	80013ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ef2:	4b09      	ldr	r3, [pc, #36]	@ (8000f18 <HAL_I2C_MspInit+0x80>)
 8000ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef6:	4a08      	ldr	r2, [pc, #32]	@ (8000f18 <HAL_I2C_MspInit+0x80>)
 8000ef8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000efc:	6253      	str	r3, [r2, #36]	@ 0x24
 8000efe:	4b06      	ldr	r3, [pc, #24]	@ (8000f18 <HAL_I2C_MspInit+0x80>)
 8000f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f0a:	bf00      	nop
 8000f0c:	3728      	adds	r7, #40	@ 0x28
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40005400 	.word	0x40005400
 8000f18:	40023800 	.word	0x40023800
 8000f1c:	40020400 	.word	0x40020400

08000f20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08a      	sub	sp, #40	@ 0x28
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]
 8000f32:	609a      	str	r2, [r3, #8]
 8000f34:	60da      	str	r2, [r3, #12]
 8000f36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a17      	ldr	r2, [pc, #92]	@ (8000f9c <HAL_UART_MspInit+0x7c>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d127      	bne.n	8000f92 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f42:	4b17      	ldr	r3, [pc, #92]	@ (8000fa0 <HAL_UART_MspInit+0x80>)
 8000f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f46:	4a16      	ldr	r2, [pc, #88]	@ (8000fa0 <HAL_UART_MspInit+0x80>)
 8000f48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f4c:	6253      	str	r3, [r2, #36]	@ 0x24
 8000f4e:	4b14      	ldr	r3, [pc, #80]	@ (8000fa0 <HAL_UART_MspInit+0x80>)
 8000f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	4b11      	ldr	r3, [pc, #68]	@ (8000fa0 <HAL_UART_MspInit+0x80>)
 8000f5c:	69db      	ldr	r3, [r3, #28]
 8000f5e:	4a10      	ldr	r2, [pc, #64]	@ (8000fa0 <HAL_UART_MspInit+0x80>)
 8000f60:	f043 0301 	orr.w	r3, r3, #1
 8000f64:	61d3      	str	r3, [r2, #28]
 8000f66:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa0 <HAL_UART_MspInit+0x80>)
 8000f68:	69db      	ldr	r3, [r3, #28]
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f72:	230c      	movs	r3, #12
 8000f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	2302      	movs	r3, #2
 8000f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f82:	2307      	movs	r3, #7
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4805      	ldr	r0, [pc, #20]	@ (8000fa4 <HAL_UART_MspInit+0x84>)
 8000f8e:	f000 fa0d 	bl	80013ac <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f92:	bf00      	nop
 8000f94:	3728      	adds	r7, #40	@ 0x28
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40004400 	.word	0x40004400
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	40020000 	.word	0x40020000

08000fa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <NMI_Handler+0x4>

08000fb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <HardFault_Handler+0x4>

08000fb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <MemManage_Handler+0x4>

08000fc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <BusFault_Handler+0x4>

08000fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <UsageFault_Handler+0x4>

08000fd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr

08000fdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff8:	f000 f8b6 	bl	8001168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001008:	4a14      	ldr	r2, [pc, #80]	@ (800105c <_sbrk+0x5c>)
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <_sbrk+0x60>)
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001014:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <_sbrk+0x64>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d102      	bne.n	8001022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <_sbrk+0x64>)
 800101e:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <_sbrk+0x68>)
 8001020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <_sbrk+0x64>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4413      	add	r3, r2
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	429a      	cmp	r2, r3
 800102e:	d207      	bcs.n	8001040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001030:	f001 ff6c 	bl	8002f0c <__errno>
 8001034:	4603      	mov	r3, r0
 8001036:	220c      	movs	r2, #12
 8001038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	e009      	b.n	8001054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001040:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <_sbrk+0x64>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	4a05      	ldr	r2, [pc, #20]	@ (8001064 <_sbrk+0x64>)
 8001050:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001052:	68fb      	ldr	r3, [r7, #12]
}
 8001054:	4618      	mov	r0, r3
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20014000 	.word	0x20014000
 8001060:	00000400 	.word	0x00000400
 8001064:	2000011c 	.word	0x2000011c
 8001068:	20000270 	.word	0x20000270

0800106c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001078:	f7ff fff8 	bl	800106c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800107c:	480b      	ldr	r0, [pc, #44]	@ (80010ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800107e:	490c      	ldr	r1, [pc, #48]	@ (80010b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001080:	4a0c      	ldr	r2, [pc, #48]	@ (80010b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001084:	e002      	b.n	800108c <LoopCopyDataInit>

08001086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800108a:	3304      	adds	r3, #4

0800108c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800108c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800108e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001090:	d3f9      	bcc.n	8001086 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001092:	4a09      	ldr	r2, [pc, #36]	@ (80010b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001094:	4c09      	ldr	r4, [pc, #36]	@ (80010bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001096:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001098:	e001      	b.n	800109e <LoopFillZerobss>

0800109a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800109a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800109c:	3204      	adds	r2, #4

0800109e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800109e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a0:	d3fb      	bcc.n	800109a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010a2:	f001 ff39 	bl	8002f18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010a6:	f7ff fb0f 	bl	80006c8 <main>
  bx lr
 80010aa:	4770      	bx	lr
  ldr r0, =_sdata
 80010ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80010b4:	08003928 	.word	0x08003928
  ldr r2, =_sbss
 80010b8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80010bc:	2000026c 	.word	0x2000026c

080010c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c0:	e7fe      	b.n	80010c0 <ADC1_IRQHandler>

080010c2 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010c8:	2300      	movs	r3, #0
 80010ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010cc:	2003      	movs	r0, #3
 80010ce:	f000 f939 	bl	8001344 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010d2:	2000      	movs	r0, #0
 80010d4:	f000 f80e 	bl	80010f4 <HAL_InitTick>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d002      	beq.n	80010e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	71fb      	strb	r3, [r7, #7]
 80010e2:	e001      	b.n	80010e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010e4:	f7ff fea8 	bl	8000e38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010e8:	79fb      	ldrb	r3, [r7, #7]
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010fc:	2300      	movs	r3, #0
 80010fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <HAL_InitTick+0x68>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d022      	beq.n	800114e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001108:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <HAL_InitTick+0x6c>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4b13      	ldr	r3, [pc, #76]	@ (800115c <HAL_InitTick+0x68>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001114:	fbb1 f3f3 	udiv	r3, r1, r3
 8001118:	fbb2 f3f3 	udiv	r3, r2, r3
 800111c:	4618      	mov	r0, r3
 800111e:	f000 f938 	bl	8001392 <HAL_SYSTICK_Config>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d10f      	bne.n	8001148 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b0f      	cmp	r3, #15
 800112c:	d809      	bhi.n	8001142 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112e:	2200      	movs	r2, #0
 8001130:	6879      	ldr	r1, [r7, #4]
 8001132:	f04f 30ff 	mov.w	r0, #4294967295
 8001136:	f000 f910 	bl	800135a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800113a:	4a0a      	ldr	r2, [pc, #40]	@ (8001164 <HAL_InitTick+0x70>)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	e007      	b.n	8001152 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	73fb      	strb	r3, [r7, #15]
 8001146:	e004      	b.n	8001152 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
 800114c:	e001      	b.n	8001152 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001152:	7bfb      	ldrb	r3, [r7, #15]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000008 	.word	0x20000008
 8001160:	20000000 	.word	0x20000000
 8001164:	20000004 	.word	0x20000004

08001168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800116c:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <HAL_IncTick+0x1c>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <HAL_IncTick+0x20>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4413      	add	r3, r2
 8001176:	4a03      	ldr	r2, [pc, #12]	@ (8001184 <HAL_IncTick+0x1c>)
 8001178:	6013      	str	r3, [r2, #0]
}
 800117a:	bf00      	nop
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	20000120 	.word	0x20000120
 8001188:	20000008 	.word	0x20000008

0800118c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return uwTick;
 8001190:	4b02      	ldr	r3, [pc, #8]	@ (800119c <HAL_GetTick+0x10>)
 8001192:	681b      	ldr	r3, [r3, #0]
}
 8001194:	4618      	mov	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr
 800119c:	20000120 	.word	0x20000120

080011a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a8:	f7ff fff0 	bl	800118c <HAL_GetTick>
 80011ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011b8:	d004      	beq.n	80011c4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ba:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <HAL_Delay+0x40>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	4413      	add	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011c4:	bf00      	nop
 80011c6:	f7ff ffe1 	bl	800118c <HAL_GetTick>
 80011ca:	4602      	mov	r2, r0
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d8f7      	bhi.n	80011c6 <HAL_Delay+0x26>
  {
  }
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000008 	.word	0x20000008

080011e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f003 0307 	and.w	r3, r3, #7
 80011f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001200:	4013      	ands	r3, r2
 8001202:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800120c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001216:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <__NVIC_SetPriorityGrouping+0x44>)
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	60d3      	str	r3, [r2, #12]
}
 800121c:	bf00      	nop
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	bc80      	pop	{r7}
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001230:	4b04      	ldr	r3, [pc, #16]	@ (8001244 <__NVIC_GetPriorityGrouping+0x18>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	f003 0307 	and.w	r3, r3, #7
}
 800123a:	4618      	mov	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	e000ed00 	.word	0xe000ed00

08001248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001258:	2b00      	cmp	r3, #0
 800125a:	db0a      	blt.n	8001272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	b2da      	uxtb	r2, r3
 8001260:	490c      	ldr	r1, [pc, #48]	@ (8001294 <__NVIC_SetPriority+0x4c>)
 8001262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001266:	0112      	lsls	r2, r2, #4
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	440b      	add	r3, r1
 800126c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001270:	e00a      	b.n	8001288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4908      	ldr	r1, [pc, #32]	@ (8001298 <__NVIC_SetPriority+0x50>)
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	3b04      	subs	r3, #4
 8001280:	0112      	lsls	r2, r2, #4
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	440b      	add	r3, r1
 8001286:	761a      	strb	r2, [r3, #24]
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	e000e100 	.word	0xe000e100
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800129c:	b480      	push	{r7}
 800129e:	b089      	sub	sp, #36	@ 0x24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f1c3 0307 	rsb	r3, r3, #7
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	bf28      	it	cs
 80012ba:	2304      	movcs	r3, #4
 80012bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3304      	adds	r3, #4
 80012c2:	2b06      	cmp	r3, #6
 80012c4:	d902      	bls.n	80012cc <NVIC_EncodePriority+0x30>
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3b03      	subs	r3, #3
 80012ca:	e000      	b.n	80012ce <NVIC_EncodePriority+0x32>
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d0:	f04f 32ff 	mov.w	r2, #4294967295
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43da      	mvns	r2, r3
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	401a      	ands	r2, r3
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012e4:	f04f 31ff 	mov.w	r1, #4294967295
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	fa01 f303 	lsl.w	r3, r1, r3
 80012ee:	43d9      	mvns	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f4:	4313      	orrs	r3, r2
         );
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3724      	adds	r7, #36	@ 0x24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr

08001300 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3b01      	subs	r3, #1
 800130c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001310:	d301      	bcc.n	8001316 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001312:	2301      	movs	r3, #1
 8001314:	e00f      	b.n	8001336 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001316:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <SysTick_Config+0x40>)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3b01      	subs	r3, #1
 800131c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800131e:	210f      	movs	r1, #15
 8001320:	f04f 30ff 	mov.w	r0, #4294967295
 8001324:	f7ff ff90 	bl	8001248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001328:	4b05      	ldr	r3, [pc, #20]	@ (8001340 <SysTick_Config+0x40>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800132e:	4b04      	ldr	r3, [pc, #16]	@ (8001340 <SysTick_Config+0x40>)
 8001330:	2207      	movs	r2, #7
 8001332:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	e000e010 	.word	0xe000e010

08001344 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff49 	bl	80011e4 <__NVIC_SetPriorityGrouping>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b086      	sub	sp, #24
 800135e:	af00      	add	r7, sp, #0
 8001360:	4603      	mov	r3, r0
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	607a      	str	r2, [r7, #4]
 8001366:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001368:	2300      	movs	r3, #0
 800136a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800136c:	f7ff ff5e 	bl	800122c <__NVIC_GetPriorityGrouping>
 8001370:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	68b9      	ldr	r1, [r7, #8]
 8001376:	6978      	ldr	r0, [r7, #20]
 8001378:	f7ff ff90 	bl	800129c <NVIC_EncodePriority>
 800137c:	4602      	mov	r2, r0
 800137e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff5f 	bl	8001248 <__NVIC_SetPriority>
}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffb0 	bl	8001300 <SysTick_Config>
 80013a0:	4603      	mov	r3, r0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b087      	sub	sp, #28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80013c2:	e160      	b.n	8001686 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	2101      	movs	r1, #1
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	fa01 f303 	lsl.w	r3, r1, r3
 80013d0:	4013      	ands	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f000 8152 	beq.w	8001680 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 0303 	and.w	r3, r3, #3
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d005      	beq.n	80013f4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d130      	bne.n	8001456 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	2203      	movs	r2, #3
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	4013      	ands	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	68da      	ldr	r2, [r3, #12]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4313      	orrs	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800142a:	2201      	movs	r2, #1
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43db      	mvns	r3, r3
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4013      	ands	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	091b      	lsrs	r3, r3, #4
 8001440:	f003 0201 	and.w	r2, r3, #1
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	4313      	orrs	r3, r2
 800144e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	2b03      	cmp	r3, #3
 8001460:	d017      	beq.n	8001492 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	2203      	movs	r2, #3
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	689a      	ldr	r2, [r3, #8]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	4313      	orrs	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f003 0303 	and.w	r3, r3, #3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d123      	bne.n	80014e6 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	08da      	lsrs	r2, r3, #3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	3208      	adds	r2, #8
 80014a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014aa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	220f      	movs	r2, #15
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	4013      	ands	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	691a      	ldr	r2, [r3, #16]
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	08da      	lsrs	r2, r3, #3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3208      	adds	r2, #8
 80014e0:	6939      	ldr	r1, [r7, #16]
 80014e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	2203      	movs	r2, #3
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	43db      	mvns	r3, r3
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	4013      	ands	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f003 0203 	and.w	r2, r3, #3
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 80ac 	beq.w	8001680 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001528:	4b5e      	ldr	r3, [pc, #376]	@ (80016a4 <HAL_GPIO_Init+0x2f8>)
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	4a5d      	ldr	r2, [pc, #372]	@ (80016a4 <HAL_GPIO_Init+0x2f8>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	6213      	str	r3, [r2, #32]
 8001534:	4b5b      	ldr	r3, [pc, #364]	@ (80016a4 <HAL_GPIO_Init+0x2f8>)
 8001536:	6a1b      	ldr	r3, [r3, #32]
 8001538:	f003 0301 	and.w	r3, r3, #1
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001540:	4a59      	ldr	r2, [pc, #356]	@ (80016a8 <HAL_GPIO_Init+0x2fc>)
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	089b      	lsrs	r3, r3, #2
 8001546:	3302      	adds	r3, #2
 8001548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800154c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	f003 0303 	and.w	r3, r3, #3
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	220f      	movs	r2, #15
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4013      	ands	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4a51      	ldr	r2, [pc, #324]	@ (80016ac <HAL_GPIO_Init+0x300>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d025      	beq.n	80015b8 <HAL_GPIO_Init+0x20c>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	4a50      	ldr	r2, [pc, #320]	@ (80016b0 <HAL_GPIO_Init+0x304>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d01f      	beq.n	80015b4 <HAL_GPIO_Init+0x208>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4a4f      	ldr	r2, [pc, #316]	@ (80016b4 <HAL_GPIO_Init+0x308>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d019      	beq.n	80015b0 <HAL_GPIO_Init+0x204>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a4e      	ldr	r2, [pc, #312]	@ (80016b8 <HAL_GPIO_Init+0x30c>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d013      	beq.n	80015ac <HAL_GPIO_Init+0x200>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a4d      	ldr	r2, [pc, #308]	@ (80016bc <HAL_GPIO_Init+0x310>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d00d      	beq.n	80015a8 <HAL_GPIO_Init+0x1fc>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	4a4c      	ldr	r2, [pc, #304]	@ (80016c0 <HAL_GPIO_Init+0x314>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d007      	beq.n	80015a4 <HAL_GPIO_Init+0x1f8>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a4b      	ldr	r2, [pc, #300]	@ (80016c4 <HAL_GPIO_Init+0x318>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d101      	bne.n	80015a0 <HAL_GPIO_Init+0x1f4>
 800159c:	2306      	movs	r3, #6
 800159e:	e00c      	b.n	80015ba <HAL_GPIO_Init+0x20e>
 80015a0:	2307      	movs	r3, #7
 80015a2:	e00a      	b.n	80015ba <HAL_GPIO_Init+0x20e>
 80015a4:	2305      	movs	r3, #5
 80015a6:	e008      	b.n	80015ba <HAL_GPIO_Init+0x20e>
 80015a8:	2304      	movs	r3, #4
 80015aa:	e006      	b.n	80015ba <HAL_GPIO_Init+0x20e>
 80015ac:	2303      	movs	r3, #3
 80015ae:	e004      	b.n	80015ba <HAL_GPIO_Init+0x20e>
 80015b0:	2302      	movs	r3, #2
 80015b2:	e002      	b.n	80015ba <HAL_GPIO_Init+0x20e>
 80015b4:	2301      	movs	r3, #1
 80015b6:	e000      	b.n	80015ba <HAL_GPIO_Init+0x20e>
 80015b8:	2300      	movs	r3, #0
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	f002 0203 	and.w	r2, r2, #3
 80015c0:	0092      	lsls	r2, r2, #2
 80015c2:	4093      	lsls	r3, r2
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80015ca:	4937      	ldr	r1, [pc, #220]	@ (80016a8 <HAL_GPIO_Init+0x2fc>)
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	089b      	lsrs	r3, r3, #2
 80015d0:	3302      	adds	r3, #2
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015d8:	4b3b      	ldr	r3, [pc, #236]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	43db      	mvns	r3, r3
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4013      	ands	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d003      	beq.n	80015fc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80015fc:	4a32      	ldr	r2, [pc, #200]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001602:	4b31      	ldr	r3, [pc, #196]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	43db      	mvns	r3, r3
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001626:	4a28      	ldr	r2, [pc, #160]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800162c:	4b26      	ldr	r3, [pc, #152]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	43db      	mvns	r3, r3
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d003      	beq.n	8001650 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001650:	4a1d      	ldr	r2, [pc, #116]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001656:	4b1c      	ldr	r3, [pc, #112]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	43db      	mvns	r3, r3
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	4313      	orrs	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800167a:	4a13      	ldr	r2, [pc, #76]	@ (80016c8 <HAL_GPIO_Init+0x31c>)
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	3301      	adds	r3, #1
 8001684:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	fa22 f303 	lsr.w	r3, r2, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	f47f ae97 	bne.w	80013c4 <HAL_GPIO_Init+0x18>
  }
}
 8001696:	bf00      	nop
 8001698:	bf00      	nop
 800169a:	371c      	adds	r7, #28
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40010000 	.word	0x40010000
 80016ac:	40020000 	.word	0x40020000
 80016b0:	40020400 	.word	0x40020400
 80016b4:	40020800 	.word	0x40020800
 80016b8:	40020c00 	.word	0x40020c00
 80016bc:	40021000 	.word	0x40021000
 80016c0:	40021400 	.word	0x40021400
 80016c4:	40021800 	.word	0x40021800
 80016c8:	40010400 	.word	0x40010400

080016cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	691a      	ldr	r2, [r3, #16]
 80016dc:	887b      	ldrh	r3, [r7, #2]
 80016de:	4013      	ands	r3, r2
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d002      	beq.n	80016ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016e4:	2301      	movs	r3, #1
 80016e6:	73fb      	strb	r3, [r7, #15]
 80016e8:	e001      	b.n	80016ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr

080016fa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	460b      	mov	r3, r1
 8001704:	807b      	strh	r3, [r7, #2]
 8001706:	4613      	mov	r3, r2
 8001708:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800170a:	787b      	ldrb	r3, [r7, #1]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d003      	beq.n	8001718 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001710:	887a      	ldrh	r2, [r7, #2]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001716:	e003      	b.n	8001720 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001718:	887b      	ldrh	r3, [r7, #2]
 800171a:	041a      	lsls	r2, r3, #16
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	619a      	str	r2, [r3, #24]
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
	...

0800172c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d101      	bne.n	800173e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e12b      	b.n	8001996 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001744:	b2db      	uxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	d106      	bne.n	8001758 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7ff fba0 	bl	8000e98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2224      	movs	r2, #36	@ 0x24
 800175c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f022 0201 	bic.w	r2, r2, #1
 800176e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800177e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800178e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001790:	f001 f9d6 	bl	8002b40 <HAL_RCC_GetPCLK1Freq>
 8001794:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4a81      	ldr	r2, [pc, #516]	@ (80019a0 <HAL_I2C_Init+0x274>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d807      	bhi.n	80017b0 <HAL_I2C_Init+0x84>
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	4a80      	ldr	r2, [pc, #512]	@ (80019a4 <HAL_I2C_Init+0x278>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	bf94      	ite	ls
 80017a8:	2301      	movls	r3, #1
 80017aa:	2300      	movhi	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	e006      	b.n	80017be <HAL_I2C_Init+0x92>
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4a7d      	ldr	r2, [pc, #500]	@ (80019a8 <HAL_I2C_Init+0x27c>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	bf94      	ite	ls
 80017b8:	2301      	movls	r3, #1
 80017ba:	2300      	movhi	r3, #0
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e0e7      	b.n	8001996 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4a78      	ldr	r2, [pc, #480]	@ (80019ac <HAL_I2C_Init+0x280>)
 80017ca:	fba2 2303 	umull	r2, r3, r2, r3
 80017ce:	0c9b      	lsrs	r3, r3, #18
 80017d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68ba      	ldr	r2, [r7, #8]
 80017e2:	430a      	orrs	r2, r1
 80017e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	4a6a      	ldr	r2, [pc, #424]	@ (80019a0 <HAL_I2C_Init+0x274>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d802      	bhi.n	8001800 <HAL_I2C_Init+0xd4>
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	3301      	adds	r3, #1
 80017fe:	e009      	b.n	8001814 <HAL_I2C_Init+0xe8>
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	4a69      	ldr	r2, [pc, #420]	@ (80019b0 <HAL_I2C_Init+0x284>)
 800180c:	fba2 2303 	umull	r2, r3, r2, r3
 8001810:	099b      	lsrs	r3, r3, #6
 8001812:	3301      	adds	r3, #1
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	430b      	orrs	r3, r1
 800181a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001826:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	495c      	ldr	r1, [pc, #368]	@ (80019a0 <HAL_I2C_Init+0x274>)
 8001830:	428b      	cmp	r3, r1
 8001832:	d819      	bhi.n	8001868 <HAL_I2C_Init+0x13c>
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	1e59      	subs	r1, r3, #1
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001842:	1c59      	adds	r1, r3, #1
 8001844:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001848:	400b      	ands	r3, r1
 800184a:	2b00      	cmp	r3, #0
 800184c:	d00a      	beq.n	8001864 <HAL_I2C_Init+0x138>
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	1e59      	subs	r1, r3, #1
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	fbb1 f3f3 	udiv	r3, r1, r3
 800185c:	3301      	adds	r3, #1
 800185e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001862:	e051      	b.n	8001908 <HAL_I2C_Init+0x1dc>
 8001864:	2304      	movs	r3, #4
 8001866:	e04f      	b.n	8001908 <HAL_I2C_Init+0x1dc>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d111      	bne.n	8001894 <HAL_I2C_Init+0x168>
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	1e58      	subs	r0, r3, #1
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6859      	ldr	r1, [r3, #4]
 8001878:	460b      	mov	r3, r1
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	440b      	add	r3, r1
 800187e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001882:	3301      	adds	r3, #1
 8001884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001888:	2b00      	cmp	r3, #0
 800188a:	bf0c      	ite	eq
 800188c:	2301      	moveq	r3, #1
 800188e:	2300      	movne	r3, #0
 8001890:	b2db      	uxtb	r3, r3
 8001892:	e012      	b.n	80018ba <HAL_I2C_Init+0x18e>
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	1e58      	subs	r0, r3, #1
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6859      	ldr	r1, [r3, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	440b      	add	r3, r1
 80018a2:	0099      	lsls	r1, r3, #2
 80018a4:	440b      	add	r3, r1
 80018a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80018aa:	3301      	adds	r3, #1
 80018ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	bf0c      	ite	eq
 80018b4:	2301      	moveq	r3, #1
 80018b6:	2300      	movne	r3, #0
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_I2C_Init+0x196>
 80018be:	2301      	movs	r3, #1
 80018c0:	e022      	b.n	8001908 <HAL_I2C_Init+0x1dc>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10e      	bne.n	80018e8 <HAL_I2C_Init+0x1bc>
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	1e58      	subs	r0, r3, #1
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6859      	ldr	r1, [r3, #4]
 80018d2:	460b      	mov	r3, r1
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	440b      	add	r3, r1
 80018d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80018dc:	3301      	adds	r3, #1
 80018de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018e6:	e00f      	b.n	8001908 <HAL_I2C_Init+0x1dc>
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	1e58      	subs	r0, r3, #1
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6859      	ldr	r1, [r3, #4]
 80018f0:	460b      	mov	r3, r1
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	0099      	lsls	r1, r3, #2
 80018f8:	440b      	add	r3, r1
 80018fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80018fe:	3301      	adds	r3, #1
 8001900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001904:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	6809      	ldr	r1, [r1, #0]
 800190c:	4313      	orrs	r3, r2
 800190e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69da      	ldr	r2, [r3, #28]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	431a      	orrs	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	430a      	orrs	r2, r1
 800192a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001936:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	6911      	ldr	r1, [r2, #16]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	68d2      	ldr	r2, [r2, #12]
 8001942:	4311      	orrs	r1, r2
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	6812      	ldr	r2, [r2, #0]
 8001948:	430b      	orrs	r3, r1
 800194a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	695a      	ldr	r2, [r3, #20]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	431a      	orrs	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	430a      	orrs	r2, r1
 8001966:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f042 0201 	orr.w	r2, r2, #1
 8001976:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2220      	movs	r2, #32
 8001982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	000186a0 	.word	0x000186a0
 80019a4:	001e847f 	.word	0x001e847f
 80019a8:	003d08ff 	.word	0x003d08ff
 80019ac:	431bde83 	.word	0x431bde83
 80019b0:	10624dd3 	.word	0x10624dd3

080019b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b088      	sub	sp, #32
 80019b8:	af02      	add	r7, sp, #8
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	607a      	str	r2, [r7, #4]
 80019be:	461a      	mov	r2, r3
 80019c0:	460b      	mov	r3, r1
 80019c2:	817b      	strh	r3, [r7, #10]
 80019c4:	4613      	mov	r3, r2
 80019c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80019c8:	f7ff fbe0 	bl	800118c <HAL_GetTick>
 80019cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b20      	cmp	r3, #32
 80019d8:	f040 80e0 	bne.w	8001b9c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	2319      	movs	r3, #25
 80019e2:	2201      	movs	r2, #1
 80019e4:	4970      	ldr	r1, [pc, #448]	@ (8001ba8 <HAL_I2C_Master_Transmit+0x1f4>)
 80019e6:	68f8      	ldr	r0, [r7, #12]
 80019e8:	f000 f964 	bl	8001cb4 <I2C_WaitOnFlagUntilTimeout>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80019f2:	2302      	movs	r3, #2
 80019f4:	e0d3      	b.n	8001b9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d101      	bne.n	8001a04 <HAL_I2C_Master_Transmit+0x50>
 8001a00:	2302      	movs	r3, #2
 8001a02:	e0cc      	b.n	8001b9e <HAL_I2C_Master_Transmit+0x1ea>
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d007      	beq.n	8001a2a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f042 0201 	orr.w	r2, r2, #1
 8001a28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a38:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2221      	movs	r2, #33	@ 0x21
 8001a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2210      	movs	r2, #16
 8001a46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	893a      	ldrh	r2, [r7, #8]
 8001a5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4a50      	ldr	r2, [pc, #320]	@ (8001bac <HAL_I2C_Master_Transmit+0x1f8>)
 8001a6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001a6c:	8979      	ldrh	r1, [r7, #10]
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	6a3a      	ldr	r2, [r7, #32]
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f000 f89c 	bl	8001bb0 <I2C_MasterRequestWrite>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e08d      	b.n	8001b9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a82:	2300      	movs	r3, #0
 8001a84:	613b      	str	r3, [r7, #16]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	695b      	ldr	r3, [r3, #20]
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	613b      	str	r3, [r7, #16]
 8001a96:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001a98:	e066      	b.n	8001b68 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	6a39      	ldr	r1, [r7, #32]
 8001a9e:	68f8      	ldr	r0, [r7, #12]
 8001aa0:	f000 fa22 	bl	8001ee8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d00d      	beq.n	8001ac6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	d107      	bne.n	8001ac2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ac0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e06b      	b.n	8001b9e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aca:	781a      	ldrb	r2, [r3, #0]
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad6:	1c5a      	adds	r2, r3, #1
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aee:	3b01      	subs	r3, #1
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	695b      	ldr	r3, [r3, #20]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d11b      	bne.n	8001b3c <HAL_I2C_Master_Transmit+0x188>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d017      	beq.n	8001b3c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b10:	781a      	ldrb	r2, [r3, #0]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1c:	1c5a      	adds	r2, r3, #1
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b34:	3b01      	subs	r3, #1
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	6a39      	ldr	r1, [r7, #32]
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f000 fa19 	bl	8001f78 <I2C_WaitOnBTFFlagUntilTimeout>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d00d      	beq.n	8001b68 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d107      	bne.n	8001b64 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b62:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e01a      	b.n	8001b9e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d194      	bne.n	8001a9a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2220      	movs	r2, #32
 8001b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2200      	movs	r2, #0
 8001b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	e000      	b.n	8001b9e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001b9c:	2302      	movs	r3, #2
  }
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	00100002 	.word	0x00100002
 8001bac:	ffff0000 	.word	0xffff0000

08001bb0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af02      	add	r7, sp, #8
 8001bb6:	60f8      	str	r0, [r7, #12]
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bc4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	2b08      	cmp	r3, #8
 8001bca:	d006      	beq.n	8001bda <I2C_MasterRequestWrite+0x2a>
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d003      	beq.n	8001bda <I2C_MasterRequestWrite+0x2a>
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001bd8:	d108      	bne.n	8001bec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	e00b      	b.n	8001c04 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf0:	2b12      	cmp	r3, #18
 8001bf2:	d107      	bne.n	8001c04 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c02:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f000 f84f 	bl	8001cb4 <I2C_WaitOnFlagUntilTimeout>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00d      	beq.n	8001c38 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c2a:	d103      	bne.n	8001c34 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e035      	b.n	8001ca4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c40:	d108      	bne.n	8001c54 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001c42:	897b      	ldrh	r3, [r7, #10]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	461a      	mov	r2, r3
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001c50:	611a      	str	r2, [r3, #16]
 8001c52:	e01b      	b.n	8001c8c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001c54:	897b      	ldrh	r3, [r7, #10]
 8001c56:	11db      	asrs	r3, r3, #7
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	f003 0306 	and.w	r3, r3, #6
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	f063 030f 	orn	r3, r3, #15
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	490e      	ldr	r1, [pc, #56]	@ (8001cac <I2C_MasterRequestWrite+0xfc>)
 8001c72:	68f8      	ldr	r0, [r7, #12]
 8001c74:	f000 f898 	bl	8001da8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e010      	b.n	8001ca4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001c82:	897b      	ldrh	r3, [r7, #10]
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	4907      	ldr	r1, [pc, #28]	@ (8001cb0 <I2C_MasterRequestWrite+0x100>)
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f000 f888 	bl	8001da8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e000      	b.n	8001ca4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3718      	adds	r7, #24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	00010008 	.word	0x00010008
 8001cb0:	00010002 	.word	0x00010002

08001cb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	603b      	str	r3, [r7, #0]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cc4:	e048      	b.n	8001d58 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ccc:	d044      	beq.n	8001d58 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cce:	f7ff fa5d 	bl	800118c <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d302      	bcc.n	8001ce4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d139      	bne.n	8001d58 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	0c1b      	lsrs	r3, r3, #16
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d10d      	bne.n	8001d0a <I2C_WaitOnFlagUntilTimeout+0x56>
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	43da      	mvns	r2, r3
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	bf0c      	ite	eq
 8001d00:	2301      	moveq	r3, #1
 8001d02:	2300      	movne	r3, #0
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	e00c      	b.n	8001d24 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	699b      	ldr	r3, [r3, #24]
 8001d10:	43da      	mvns	r2, r3
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	4013      	ands	r3, r2
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	bf0c      	ite	eq
 8001d1c:	2301      	moveq	r3, #1
 8001d1e:	2300      	movne	r3, #0
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	461a      	mov	r2, r3
 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d116      	bne.n	8001d58 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2220      	movs	r2, #32
 8001d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d44:	f043 0220 	orr.w	r2, r3, #32
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e023      	b.n	8001da0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	0c1b      	lsrs	r3, r3, #16
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d10d      	bne.n	8001d7e <I2C_WaitOnFlagUntilTimeout+0xca>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	43da      	mvns	r2, r3
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	bf0c      	ite	eq
 8001d74:	2301      	moveq	r3, #1
 8001d76:	2300      	movne	r3, #0
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	e00c      	b.n	8001d98 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	43da      	mvns	r2, r3
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	bf0c      	ite	eq
 8001d90:	2301      	moveq	r3, #1
 8001d92:	2300      	movne	r3, #0
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	461a      	mov	r2, r3
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d093      	beq.n	8001cc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
 8001db4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001db6:	e071      	b.n	8001e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc6:	d123      	bne.n	8001e10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001dd6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001de0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2200      	movs	r2, #0
 8001de6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2220      	movs	r2, #32
 8001dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfc:	f043 0204 	orr.w	r2, r3, #4
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e067      	b.n	8001ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e16:	d041      	beq.n	8001e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e18:	f7ff f9b8 	bl	800118c <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d302      	bcc.n	8001e2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d136      	bne.n	8001e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	0c1b      	lsrs	r3, r3, #16
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d10c      	bne.n	8001e52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	4013      	ands	r3, r2
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	bf14      	ite	ne
 8001e4a:	2301      	movne	r3, #1
 8001e4c:	2300      	moveq	r3, #0
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	e00b      	b.n	8001e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	43da      	mvns	r2, r3
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	bf14      	ite	ne
 8001e64:	2301      	movne	r3, #1
 8001e66:	2300      	moveq	r3, #0
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d016      	beq.n	8001e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2220      	movs	r2, #32
 8001e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e88:	f043 0220 	orr.w	r2, r3, #32
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e021      	b.n	8001ee0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	0c1b      	lsrs	r3, r3, #16
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d10c      	bne.n	8001ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	695b      	ldr	r3, [r3, #20]
 8001eac:	43da      	mvns	r2, r3
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	bf14      	ite	ne
 8001eb8:	2301      	movne	r3, #1
 8001eba:	2300      	moveq	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	e00b      	b.n	8001ed8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	43da      	mvns	r2, r3
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	bf14      	ite	ne
 8001ed2:	2301      	movne	r3, #1
 8001ed4:	2300      	moveq	r3, #0
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f47f af6d 	bne.w	8001db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3710      	adds	r7, #16
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ef4:	e034      	b.n	8001f60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f000 f886 	bl	8002008 <I2C_IsAcknowledgeFailed>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e034      	b.n	8001f70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f0c:	d028      	beq.n	8001f60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f0e:	f7ff f93d 	bl	800118c <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d302      	bcc.n	8001f24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d11d      	bne.n	8001f60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f2e:	2b80      	cmp	r3, #128	@ 0x80
 8001f30:	d016      	beq.n	8001f60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4c:	f043 0220 	orr.w	r2, r3, #32
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e007      	b.n	8001f70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6a:	2b80      	cmp	r3, #128	@ 0x80
 8001f6c:	d1c3      	bne.n	8001ef6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001f84:	e034      	b.n	8001ff0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f000 f83e 	bl	8002008 <I2C_IsAcknowledgeFailed>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e034      	b.n	8002000 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d028      	beq.n	8001ff0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f9e:	f7ff f8f5 	bl	800118c <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d302      	bcc.n	8001fb4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d11d      	bne.n	8001ff0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	695b      	ldr	r3, [r3, #20]
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	d016      	beq.n	8001ff0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fdc:	f043 0220 	orr.w	r2, r3, #32
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e007      	b.n	8002000 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d1c3      	bne.n	8001f86 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800201a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800201e:	d11b      	bne.n	8002058 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002028:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	f043 0204 	orr.w	r2, r3, #4
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e000      	b.n	800205a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr

08002064 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b088      	sub	sp, #32
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e31d      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002076:	4b94      	ldr	r3, [pc, #592]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f003 030c 	and.w	r3, r3, #12
 800207e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002080:	4b91      	ldr	r3, [pc, #580]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002088:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	d07b      	beq.n	800218e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	2b08      	cmp	r3, #8
 800209a:	d006      	beq.n	80020aa <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	2b0c      	cmp	r3, #12
 80020a0:	d10f      	bne.n	80020c2 <HAL_RCC_OscConfig+0x5e>
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020a8:	d10b      	bne.n	80020c2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020aa:	4b87      	ldr	r3, [pc, #540]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d06a      	beq.n	800218c <HAL_RCC_OscConfig+0x128>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d166      	bne.n	800218c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e2f7      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d106      	bne.n	80020d8 <HAL_RCC_OscConfig+0x74>
 80020ca:	4b7f      	ldr	r3, [pc, #508]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a7e      	ldr	r2, [pc, #504]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80020d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d4:	6013      	str	r3, [r2, #0]
 80020d6:	e02d      	b.n	8002134 <HAL_RCC_OscConfig+0xd0>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d10c      	bne.n	80020fa <HAL_RCC_OscConfig+0x96>
 80020e0:	4b79      	ldr	r3, [pc, #484]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a78      	ldr	r2, [pc, #480]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80020e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	4b76      	ldr	r3, [pc, #472]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a75      	ldr	r2, [pc, #468]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80020f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020f6:	6013      	str	r3, [r2, #0]
 80020f8:	e01c      	b.n	8002134 <HAL_RCC_OscConfig+0xd0>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b05      	cmp	r3, #5
 8002100:	d10c      	bne.n	800211c <HAL_RCC_OscConfig+0xb8>
 8002102:	4b71      	ldr	r3, [pc, #452]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a70      	ldr	r2, [pc, #448]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002108:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	4b6e      	ldr	r3, [pc, #440]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a6d      	ldr	r2, [pc, #436]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002114:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002118:	6013      	str	r3, [r2, #0]
 800211a:	e00b      	b.n	8002134 <HAL_RCC_OscConfig+0xd0>
 800211c:	4b6a      	ldr	r3, [pc, #424]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a69      	ldr	r2, [pc, #420]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002126:	6013      	str	r3, [r2, #0]
 8002128:	4b67      	ldr	r3, [pc, #412]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a66      	ldr	r2, [pc, #408]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 800212e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002132:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d013      	beq.n	8002164 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7ff f826 	bl	800118c <HAL_GetTick>
 8002140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002144:	f7ff f822 	bl	800118c <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b64      	cmp	r3, #100	@ 0x64
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e2ad      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002156:	4b5c      	ldr	r3, [pc, #368]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d0f0      	beq.n	8002144 <HAL_RCC_OscConfig+0xe0>
 8002162:	e014      	b.n	800218e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002164:	f7ff f812 	bl	800118c <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800216c:	f7ff f80e 	bl	800118c <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b64      	cmp	r3, #100	@ 0x64
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e299      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800217e:	4b52      	ldr	r3, [pc, #328]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f0      	bne.n	800216c <HAL_RCC_OscConfig+0x108>
 800218a:	e000      	b.n	800218e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800218c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d05a      	beq.n	8002250 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2b04      	cmp	r3, #4
 800219e:	d005      	beq.n	80021ac <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2b0c      	cmp	r3, #12
 80021a4:	d119      	bne.n	80021da <HAL_RCC_OscConfig+0x176>
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d116      	bne.n	80021da <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ac:	4b46      	ldr	r3, [pc, #280]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <HAL_RCC_OscConfig+0x160>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d001      	beq.n	80021c4 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e276      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021c4:	4b40      	ldr	r3, [pc, #256]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	691b      	ldr	r3, [r3, #16]
 80021d0:	021b      	lsls	r3, r3, #8
 80021d2:	493d      	ldr	r1, [pc, #244]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021d8:	e03a      	b.n	8002250 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d020      	beq.n	8002224 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021e2:	4b3a      	ldr	r3, [pc, #232]	@ (80022cc <HAL_RCC_OscConfig+0x268>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e8:	f7fe ffd0 	bl	800118c <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021f0:	f7fe ffcc 	bl	800118c <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e257      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002202:	4b31      	ldr	r3, [pc, #196]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0f0      	beq.n	80021f0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800220e:	4b2e      	ldr	r3, [pc, #184]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	492a      	ldr	r1, [pc, #168]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 800221e:	4313      	orrs	r3, r2
 8002220:	604b      	str	r3, [r1, #4]
 8002222:	e015      	b.n	8002250 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002224:	4b29      	ldr	r3, [pc, #164]	@ (80022cc <HAL_RCC_OscConfig+0x268>)
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222a:	f7fe ffaf 	bl	800118c <HAL_GetTick>
 800222e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002230:	e008      	b.n	8002244 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002232:	f7fe ffab 	bl	800118c <HAL_GetTick>
 8002236:	4602      	mov	r2, r0
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	2b02      	cmp	r3, #2
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e236      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002244:	4b20      	ldr	r3, [pc, #128]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1f0      	bne.n	8002232 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0310 	and.w	r3, r3, #16
 8002258:	2b00      	cmp	r3, #0
 800225a:	f000 80b8 	beq.w	80023ce <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d170      	bne.n	8002346 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002264:	4b18      	ldr	r3, [pc, #96]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800226c:	2b00      	cmp	r3, #0
 800226e:	d005      	beq.n	800227c <HAL_RCC_OscConfig+0x218>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d101      	bne.n	800227c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e21a      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a1a      	ldr	r2, [r3, #32]
 8002280:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8002288:	429a      	cmp	r2, r3
 800228a:	d921      	bls.n	80022d0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	4618      	mov	r0, r3
 8002292:	f000 fc7d 	bl	8002b90 <RCC_SetFlashLatencyFromMSIRange>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e208      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022a0:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	4906      	ldr	r1, [pc, #24]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022b2:	4b05      	ldr	r3, [pc, #20]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	061b      	lsls	r3, r3, #24
 80022c0:	4901      	ldr	r1, [pc, #4]	@ (80022c8 <HAL_RCC_OscConfig+0x264>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	604b      	str	r3, [r1, #4]
 80022c6:	e020      	b.n	800230a <HAL_RCC_OscConfig+0x2a6>
 80022c8:	40023800 	.word	0x40023800
 80022cc:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022d0:	4b99      	ldr	r3, [pc, #612]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a1b      	ldr	r3, [r3, #32]
 80022dc:	4996      	ldr	r1, [pc, #600]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022e2:	4b95      	ldr	r3, [pc, #596]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	061b      	lsls	r3, r3, #24
 80022f0:	4991      	ldr	r1, [pc, #580]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 fc48 	bl	8002b90 <RCC_SetFlashLatencyFromMSIRange>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e1d3      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	0b5b      	lsrs	r3, r3, #13
 8002310:	3301      	adds	r3, #1
 8002312:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800231a:	4a87      	ldr	r2, [pc, #540]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 800231c:	6892      	ldr	r2, [r2, #8]
 800231e:	0912      	lsrs	r2, r2, #4
 8002320:	f002 020f 	and.w	r2, r2, #15
 8002324:	4985      	ldr	r1, [pc, #532]	@ (800253c <HAL_RCC_OscConfig+0x4d8>)
 8002326:	5c8a      	ldrb	r2, [r1, r2]
 8002328:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800232a:	4a85      	ldr	r2, [pc, #532]	@ (8002540 <HAL_RCC_OscConfig+0x4dc>)
 800232c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800232e:	4b85      	ldr	r3, [pc, #532]	@ (8002544 <HAL_RCC_OscConfig+0x4e0>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe fede 	bl	80010f4 <HAL_InitTick>
 8002338:	4603      	mov	r3, r0
 800233a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d045      	beq.n	80023ce <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	e1b5      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d029      	beq.n	80023a2 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800234e:	4b7e      	ldr	r3, [pc, #504]	@ (8002548 <HAL_RCC_OscConfig+0x4e4>)
 8002350:	2201      	movs	r2, #1
 8002352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002354:	f7fe ff1a 	bl	800118c <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800235c:	f7fe ff16 	bl	800118c <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e1a1      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800236e:	4b72      	ldr	r3, [pc, #456]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800237a:	4b6f      	ldr	r3, [pc, #444]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	496c      	ldr	r1, [pc, #432]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002388:	4313      	orrs	r3, r2
 800238a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800238c:	4b6a      	ldr	r3, [pc, #424]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	061b      	lsls	r3, r3, #24
 800239a:	4967      	ldr	r1, [pc, #412]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 800239c:	4313      	orrs	r3, r2
 800239e:	604b      	str	r3, [r1, #4]
 80023a0:	e015      	b.n	80023ce <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80023a2:	4b69      	ldr	r3, [pc, #420]	@ (8002548 <HAL_RCC_OscConfig+0x4e4>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a8:	f7fe fef0 	bl	800118c <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023b0:	f7fe feec 	bl	800118c <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e177      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80023c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1f0      	bne.n	80023b0 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0308 	and.w	r3, r3, #8
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d030      	beq.n	800243c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d016      	beq.n	8002410 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023e2:	4b5a      	ldr	r3, [pc, #360]	@ (800254c <HAL_RCC_OscConfig+0x4e8>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e8:	f7fe fed0 	bl	800118c <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023f0:	f7fe fecc 	bl	800118c <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e157      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002402:	4b4d      	ldr	r3, [pc, #308]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0f0      	beq.n	80023f0 <HAL_RCC_OscConfig+0x38c>
 800240e:	e015      	b.n	800243c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002410:	4b4e      	ldr	r3, [pc, #312]	@ (800254c <HAL_RCC_OscConfig+0x4e8>)
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002416:	f7fe feb9 	bl	800118c <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800241e:	f7fe feb5 	bl	800118c <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e140      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002430:	4b41      	ldr	r3, [pc, #260]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d1f0      	bne.n	800241e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	2b00      	cmp	r3, #0
 8002446:	f000 80b5 	beq.w	80025b4 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800244a:	2300      	movs	r3, #0
 800244c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800244e:	4b3a      	ldr	r3, [pc, #232]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002452:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10d      	bne.n	8002476 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800245a:	4b37      	ldr	r3, [pc, #220]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 800245c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245e:	4a36      	ldr	r2, [pc, #216]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002464:	6253      	str	r3, [r2, #36]	@ 0x24
 8002466:	4b34      	ldr	r3, [pc, #208]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	60bb      	str	r3, [r7, #8]
 8002470:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002472:	2301      	movs	r3, #1
 8002474:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002476:	4b36      	ldr	r3, [pc, #216]	@ (8002550 <HAL_RCC_OscConfig+0x4ec>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247e:	2b00      	cmp	r3, #0
 8002480:	d118      	bne.n	80024b4 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002482:	4b33      	ldr	r3, [pc, #204]	@ (8002550 <HAL_RCC_OscConfig+0x4ec>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a32      	ldr	r2, [pc, #200]	@ (8002550 <HAL_RCC_OscConfig+0x4ec>)
 8002488:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800248e:	f7fe fe7d 	bl	800118c <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002496:	f7fe fe79 	bl	800118c <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b64      	cmp	r3, #100	@ 0x64
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e104      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a8:	4b29      	ldr	r3, [pc, #164]	@ (8002550 <HAL_RCC_OscConfig+0x4ec>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d106      	bne.n	80024ca <HAL_RCC_OscConfig+0x466>
 80024bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024c0:	4a1d      	ldr	r2, [pc, #116]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c6:	6353      	str	r3, [r2, #52]	@ 0x34
 80024c8:	e02d      	b.n	8002526 <HAL_RCC_OscConfig+0x4c2>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d10c      	bne.n	80024ec <HAL_RCC_OscConfig+0x488>
 80024d2:	4b19      	ldr	r3, [pc, #100]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d6:	4a18      	ldr	r2, [pc, #96]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80024dc:	6353      	str	r3, [r2, #52]	@ 0x34
 80024de:	4b16      	ldr	r3, [pc, #88]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024e2:	4a15      	ldr	r2, [pc, #84]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80024e8:	6353      	str	r3, [r2, #52]	@ 0x34
 80024ea:	e01c      	b.n	8002526 <HAL_RCC_OscConfig+0x4c2>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	d10c      	bne.n	800250e <HAL_RCC_OscConfig+0x4aa>
 80024f4:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 80024fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024fe:	6353      	str	r3, [r2, #52]	@ 0x34
 8002500:	4b0d      	ldr	r3, [pc, #52]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002504:	4a0c      	ldr	r2, [pc, #48]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002506:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800250a:	6353      	str	r3, [r2, #52]	@ 0x34
 800250c:	e00b      	b.n	8002526 <HAL_RCC_OscConfig+0x4c2>
 800250e:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002512:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002514:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002518:	6353      	str	r3, [r2, #52]	@ 0x34
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 800251c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800251e:	4a06      	ldr	r2, [pc, #24]	@ (8002538 <HAL_RCC_OscConfig+0x4d4>)
 8002520:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002524:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d024      	beq.n	8002578 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800252e:	f7fe fe2d 	bl	800118c <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002534:	e019      	b.n	800256a <HAL_RCC_OscConfig+0x506>
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800
 800253c:	080038cc 	.word	0x080038cc
 8002540:	20000000 	.word	0x20000000
 8002544:	20000004 	.word	0x20000004
 8002548:	42470020 	.word	0x42470020
 800254c:	42470680 	.word	0x42470680
 8002550:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002554:	f7fe fe1a 	bl	800118c <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002562:	4293      	cmp	r3, r2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e0a3      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800256a:	4b54      	ldr	r3, [pc, #336]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 800256c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800256e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0ee      	beq.n	8002554 <HAL_RCC_OscConfig+0x4f0>
 8002576:	e014      	b.n	80025a2 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002578:	f7fe fe08 	bl	800118c <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800257e:	e00a      	b.n	8002596 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002580:	f7fe fe04 	bl	800118c <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800258e:	4293      	cmp	r3, r2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e08d      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002596:	4b49      	ldr	r3, [pc, #292]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 8002598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800259a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1ee      	bne.n	8002580 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025a2:	7ffb      	ldrb	r3, [r7, #31]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d105      	bne.n	80025b4 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025a8:	4b44      	ldr	r3, [pc, #272]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 80025aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ac:	4a43      	ldr	r2, [pc, #268]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 80025ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025b2:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d079      	beq.n	80026b0 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	2b0c      	cmp	r3, #12
 80025c0:	d056      	beq.n	8002670 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d13b      	bne.n	8002642 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ca:	4b3d      	ldr	r3, [pc, #244]	@ (80026c0 <HAL_RCC_OscConfig+0x65c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d0:	f7fe fddc 	bl	800118c <HAL_GetTick>
 80025d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025d8:	f7fe fdd8 	bl	800118c <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e063      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80025ea:	4b34      	ldr	r3, [pc, #208]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025f6:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002606:	4319      	orrs	r1, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260c:	430b      	orrs	r3, r1
 800260e:	492b      	ldr	r1, [pc, #172]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 8002610:	4313      	orrs	r3, r2
 8002612:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002614:	4b2a      	ldr	r3, [pc, #168]	@ (80026c0 <HAL_RCC_OscConfig+0x65c>)
 8002616:	2201      	movs	r2, #1
 8002618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261a:	f7fe fdb7 	bl	800118c <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002620:	e008      	b.n	8002634 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002622:	f7fe fdb3 	bl	800118c <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b02      	cmp	r3, #2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e03e      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002634:	4b21      	ldr	r3, [pc, #132]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0f0      	beq.n	8002622 <HAL_RCC_OscConfig+0x5be>
 8002640:	e036      	b.n	80026b0 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002642:	4b1f      	ldr	r3, [pc, #124]	@ (80026c0 <HAL_RCC_OscConfig+0x65c>)
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002648:	f7fe fda0 	bl	800118c <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002650:	f7fe fd9c 	bl	800118c <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e027      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002662:	4b16      	ldr	r3, [pc, #88]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x5ec>
 800266e:	e01f      	b.n	80026b0 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e01a      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800267c:	4b0f      	ldr	r3, [pc, #60]	@ (80026bc <HAL_RCC_OscConfig+0x658>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268c:	429a      	cmp	r2, r3
 800268e:	d10d      	bne.n	80026ac <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800269a:	429a      	cmp	r2, r3
 800269c:	d106      	bne.n	80026ac <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d001      	beq.n	80026b0 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e000      	b.n	80026b2 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3720      	adds	r7, #32
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40023800 	.word	0x40023800
 80026c0:	42470060 	.word	0x42470060

080026c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e11a      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026d8:	4b8f      	ldr	r3, [pc, #572]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d919      	bls.n	800271a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d105      	bne.n	80026f8 <HAL_RCC_ClockConfig+0x34>
 80026ec:	4b8a      	ldr	r3, [pc, #552]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a89      	ldr	r2, [pc, #548]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 80026f2:	f043 0304 	orr.w	r3, r3, #4
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4b87      	ldr	r3, [pc, #540]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f023 0201 	bic.w	r2, r3, #1
 8002700:	4985      	ldr	r1, [pc, #532]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	4313      	orrs	r3, r2
 8002706:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002708:	4b83      	ldr	r3, [pc, #524]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d001      	beq.n	800271a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e0f9      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d008      	beq.n	8002738 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002726:	4b7d      	ldr	r3, [pc, #500]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	497a      	ldr	r1, [pc, #488]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002734:	4313      	orrs	r3, r2
 8002736:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 808e 	beq.w	8002862 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d107      	bne.n	800275e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800274e:	4b73      	ldr	r3, [pc, #460]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d121      	bne.n	800279e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e0d7      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b03      	cmp	r3, #3
 8002764:	d107      	bne.n	8002776 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002766:	4b6d      	ldr	r3, [pc, #436]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d115      	bne.n	800279e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e0cb      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d107      	bne.n	800278e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800277e:	4b67      	ldr	r3, [pc, #412]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d109      	bne.n	800279e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e0bf      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800278e:	4b63      	ldr	r3, [pc, #396]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e0b7      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800279e:	4b5f      	ldr	r3, [pc, #380]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f023 0203 	bic.w	r2, r3, #3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	495c      	ldr	r1, [pc, #368]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027b0:	f7fe fcec 	bl	800118c <HAL_GetTick>
 80027b4:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d112      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80027be:	e00a      	b.n	80027d6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c0:	f7fe fce4 	bl	800118c <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e09b      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80027d6:	4b51      	ldr	r3, [pc, #324]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d1ee      	bne.n	80027c0 <HAL_RCC_ClockConfig+0xfc>
 80027e2:	e03e      	b.n	8002862 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	2b03      	cmp	r3, #3
 80027ea:	d112      	bne.n	8002812 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027ec:	e00a      	b.n	8002804 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ee:	f7fe fccd 	bl	800118c <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e084      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002804:	4b45      	ldr	r3, [pc, #276]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 030c 	and.w	r3, r3, #12
 800280c:	2b0c      	cmp	r3, #12
 800280e:	d1ee      	bne.n	80027ee <HAL_RCC_ClockConfig+0x12a>
 8002810:	e027      	b.n	8002862 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d11d      	bne.n	8002856 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800281a:	e00a      	b.n	8002832 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800281c:	f7fe fcb6 	bl	800118c <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800282a:	4293      	cmp	r3, r2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e06d      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002832:	4b3a      	ldr	r3, [pc, #232]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 030c 	and.w	r3, r3, #12
 800283a:	2b04      	cmp	r3, #4
 800283c:	d1ee      	bne.n	800281c <HAL_RCC_ClockConfig+0x158>
 800283e:	e010      	b.n	8002862 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002840:	f7fe fca4 	bl	800118c <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800284e:	4293      	cmp	r3, r2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e05b      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002856:	4b31      	ldr	r3, [pc, #196]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1ee      	bne.n	8002840 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002862:	4b2d      	ldr	r3, [pc, #180]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d219      	bcs.n	80028a4 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d105      	bne.n	8002882 <HAL_RCC_ClockConfig+0x1be>
 8002876:	4b28      	ldr	r3, [pc, #160]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a27      	ldr	r2, [pc, #156]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 800287c:	f043 0304 	orr.w	r3, r3, #4
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	4b25      	ldr	r3, [pc, #148]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f023 0201 	bic.w	r2, r3, #1
 800288a:	4923      	ldr	r1, [pc, #140]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	4313      	orrs	r3, r2
 8002890:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002892:	4b21      	ldr	r3, [pc, #132]	@ (8002918 <HAL_RCC_ClockConfig+0x254>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	429a      	cmp	r2, r3
 800289e:	d001      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e034      	b.n	800290e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d008      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028b0:	4b1a      	ldr	r3, [pc, #104]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	4917      	ldr	r1, [pc, #92]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0308 	and.w	r3, r3, #8
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d009      	beq.n	80028e2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028ce:	4b13      	ldr	r3, [pc, #76]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	490f      	ldr	r1, [pc, #60]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028e2:	f000 f823 	bl	800292c <HAL_RCC_GetSysClockFreq>
 80028e6:	4602      	mov	r2, r0
 80028e8:	4b0c      	ldr	r3, [pc, #48]	@ (800291c <HAL_RCC_ClockConfig+0x258>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	091b      	lsrs	r3, r3, #4
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	490b      	ldr	r1, [pc, #44]	@ (8002920 <HAL_RCC_ClockConfig+0x25c>)
 80028f4:	5ccb      	ldrb	r3, [r1, r3]
 80028f6:	fa22 f303 	lsr.w	r3, r2, r3
 80028fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002924 <HAL_RCC_ClockConfig+0x260>)
 80028fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002928 <HAL_RCC_ClockConfig+0x264>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe fbf6 	bl	80010f4 <HAL_InitTick>
 8002908:	4603      	mov	r3, r0
 800290a:	72fb      	strb	r3, [r7, #11]

  return status;
 800290c:	7afb      	ldrb	r3, [r7, #11]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40023c00 	.word	0x40023c00
 800291c:	40023800 	.word	0x40023800
 8002920:	080038cc 	.word	0x080038cc
 8002924:	20000000 	.word	0x20000000
 8002928:	20000004 	.word	0x20000004

0800292c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800292c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002930:	b092      	sub	sp, #72	@ 0x48
 8002932:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002934:	4b79      	ldr	r3, [pc, #484]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800293a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800293c:	f003 030c 	and.w	r3, r3, #12
 8002940:	2b0c      	cmp	r3, #12
 8002942:	d00d      	beq.n	8002960 <HAL_RCC_GetSysClockFreq+0x34>
 8002944:	2b0c      	cmp	r3, #12
 8002946:	f200 80d5 	bhi.w	8002af4 <HAL_RCC_GetSysClockFreq+0x1c8>
 800294a:	2b04      	cmp	r3, #4
 800294c:	d002      	beq.n	8002954 <HAL_RCC_GetSysClockFreq+0x28>
 800294e:	2b08      	cmp	r3, #8
 8002950:	d003      	beq.n	800295a <HAL_RCC_GetSysClockFreq+0x2e>
 8002952:	e0cf      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002954:	4b72      	ldr	r3, [pc, #456]	@ (8002b20 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002956:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002958:	e0da      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800295a:	4b72      	ldr	r3, [pc, #456]	@ (8002b24 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800295c:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800295e:	e0d7      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002960:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002962:	0c9b      	lsrs	r3, r3, #18
 8002964:	f003 020f 	and.w	r2, r3, #15
 8002968:	4b6f      	ldr	r3, [pc, #444]	@ (8002b28 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800296a:	5c9b      	ldrb	r3, [r3, r2]
 800296c:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800296e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002970:	0d9b      	lsrs	r3, r3, #22
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	3301      	adds	r3, #1
 8002978:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800297a:	4b68      	ldr	r3, [pc, #416]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x1f0>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d05d      	beq.n	8002a42 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002988:	2200      	movs	r2, #0
 800298a:	4618      	mov	r0, r3
 800298c:	4611      	mov	r1, r2
 800298e:	4604      	mov	r4, r0
 8002990:	460d      	mov	r5, r1
 8002992:	4622      	mov	r2, r4
 8002994:	462b      	mov	r3, r5
 8002996:	f04f 0000 	mov.w	r0, #0
 800299a:	f04f 0100 	mov.w	r1, #0
 800299e:	0159      	lsls	r1, r3, #5
 80029a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029a4:	0150      	lsls	r0, r2, #5
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4621      	mov	r1, r4
 80029ac:	1a51      	subs	r1, r2, r1
 80029ae:	6139      	str	r1, [r7, #16]
 80029b0:	4629      	mov	r1, r5
 80029b2:	eb63 0301 	sbc.w	r3, r3, r1
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	f04f 0300 	mov.w	r3, #0
 80029c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029c4:	4659      	mov	r1, fp
 80029c6:	018b      	lsls	r3, r1, #6
 80029c8:	4651      	mov	r1, sl
 80029ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029ce:	4651      	mov	r1, sl
 80029d0:	018a      	lsls	r2, r1, #6
 80029d2:	46d4      	mov	ip, sl
 80029d4:	ebb2 080c 	subs.w	r8, r2, ip
 80029d8:	4659      	mov	r1, fp
 80029da:	eb63 0901 	sbc.w	r9, r3, r1
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029f2:	4690      	mov	r8, r2
 80029f4:	4699      	mov	r9, r3
 80029f6:	4623      	mov	r3, r4
 80029f8:	eb18 0303 	adds.w	r3, r8, r3
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	462b      	mov	r3, r5
 8002a00:	eb49 0303 	adc.w	r3, r9, r3
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a12:	4629      	mov	r1, r5
 8002a14:	024b      	lsls	r3, r1, #9
 8002a16:	4620      	mov	r0, r4
 8002a18:	4629      	mov	r1, r5
 8002a1a:	4604      	mov	r4, r0
 8002a1c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002a20:	4601      	mov	r1, r0
 8002a22:	024a      	lsls	r2, r1, #9
 8002a24:	4610      	mov	r0, r2
 8002a26:	4619      	mov	r1, r3
 8002a28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a34:	f7fd fba2 	bl	800017c <__aeabi_uldivmod>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a40:	e055      	b.n	8002aee <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a44:	2200      	movs	r2, #0
 8002a46:	623b      	str	r3, [r7, #32]
 8002a48:	627a      	str	r2, [r7, #36]	@ 0x24
 8002a4a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a4e:	4642      	mov	r2, r8
 8002a50:	464b      	mov	r3, r9
 8002a52:	f04f 0000 	mov.w	r0, #0
 8002a56:	f04f 0100 	mov.w	r1, #0
 8002a5a:	0159      	lsls	r1, r3, #5
 8002a5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a60:	0150      	lsls	r0, r2, #5
 8002a62:	4602      	mov	r2, r0
 8002a64:	460b      	mov	r3, r1
 8002a66:	46c4      	mov	ip, r8
 8002a68:	ebb2 0a0c 	subs.w	sl, r2, ip
 8002a6c:	4640      	mov	r0, r8
 8002a6e:	4649      	mov	r1, r9
 8002a70:	468c      	mov	ip, r1
 8002a72:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a82:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a86:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a8a:	ebb2 040a 	subs.w	r4, r2, sl
 8002a8e:	eb63 050b 	sbc.w	r5, r3, fp
 8002a92:	f04f 0200 	mov.w	r2, #0
 8002a96:	f04f 0300 	mov.w	r3, #0
 8002a9a:	00eb      	lsls	r3, r5, #3
 8002a9c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002aa0:	00e2      	lsls	r2, r4, #3
 8002aa2:	4614      	mov	r4, r2
 8002aa4:	461d      	mov	r5, r3
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	18e3      	adds	r3, r4, r3
 8002aaa:	603b      	str	r3, [r7, #0]
 8002aac:	460b      	mov	r3, r1
 8002aae:	eb45 0303 	adc.w	r3, r5, r3
 8002ab2:	607b      	str	r3, [r7, #4]
 8002ab4:	f04f 0200 	mov.w	r2, #0
 8002ab8:	f04f 0300 	mov.w	r3, #0
 8002abc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ac0:	4629      	mov	r1, r5
 8002ac2:	028b      	lsls	r3, r1, #10
 8002ac4:	4620      	mov	r0, r4
 8002ac6:	4629      	mov	r1, r5
 8002ac8:	4604      	mov	r4, r0
 8002aca:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002ace:	4601      	mov	r1, r0
 8002ad0:	028a      	lsls	r2, r1, #10
 8002ad2:	4610      	mov	r0, r2
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ad8:	2200      	movs	r2, #0
 8002ada:	61bb      	str	r3, [r7, #24]
 8002adc:	61fa      	str	r2, [r7, #28]
 8002ade:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ae2:	f7fd fb4b 	bl	800017c <__aeabi_uldivmod>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	460b      	mov	r3, r1
 8002aea:	4613      	mov	r3, r2
 8002aec:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8002aee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002af0:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002af2:	e00d      	b.n	8002b10 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002af4:	4b09      	ldr	r3, [pc, #36]	@ (8002b1c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	0b5b      	lsrs	r3, r3, #13
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b02:	3301      	adds	r3, #1
 8002b04:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8002b0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3748      	adds	r7, #72	@ 0x48
 8002b16:	46bd      	mov	sp, r7
 8002b18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	00f42400 	.word	0x00f42400
 8002b24:	007a1200 	.word	0x007a1200
 8002b28:	080038c0 	.word	0x080038c0

08002b2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b30:	4b02      	ldr	r3, [pc, #8]	@ (8002b3c <HAL_RCC_GetHCLKFreq+0x10>)
 8002b32:	681b      	ldr	r3, [r3, #0]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	20000000 	.word	0x20000000

08002b40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b44:	f7ff fff2 	bl	8002b2c <HAL_RCC_GetHCLKFreq>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	4b05      	ldr	r3, [pc, #20]	@ (8002b60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	0a1b      	lsrs	r3, r3, #8
 8002b50:	f003 0307 	and.w	r3, r3, #7
 8002b54:	4903      	ldr	r1, [pc, #12]	@ (8002b64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b56:	5ccb      	ldrb	r3, [r1, r3]
 8002b58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40023800 	.word	0x40023800
 8002b64:	080038dc 	.word	0x080038dc

08002b68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b6c:	f7ff ffde 	bl	8002b2c <HAL_RCC_GetHCLKFreq>
 8002b70:	4602      	mov	r2, r0
 8002b72:	4b05      	ldr	r3, [pc, #20]	@ (8002b88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	0adb      	lsrs	r3, r3, #11
 8002b78:	f003 0307 	and.w	r3, r3, #7
 8002b7c:	4903      	ldr	r1, [pc, #12]	@ (8002b8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b7e:	5ccb      	ldrb	r3, [r1, r3]
 8002b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	080038dc 	.word	0x080038dc

08002b90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b98:	2300      	movs	r3, #0
 8002b9a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002b9c:	4b29      	ldr	r3, [pc, #164]	@ (8002c44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d12c      	bne.n	8002c02 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ba8:	4b26      	ldr	r3, [pc, #152]	@ (8002c44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002bb4:	4b24      	ldr	r3, [pc, #144]	@ (8002c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002bbc:	617b      	str	r3, [r7, #20]
 8002bbe:	e016      	b.n	8002bee <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc0:	4b20      	ldr	r3, [pc, #128]	@ (8002c44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8002c44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002bc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bca:	6253      	str	r3, [r2, #36]	@ 0x24
 8002bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8002c44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002be0:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be2:	4b18      	ldr	r3, [pc, #96]	@ (8002c44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be6:	4a17      	ldr	r2, [pc, #92]	@ (8002c44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002be8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bec:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002bf4:	d105      	bne.n	8002c02 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002bfc:	d101      	bne.n	8002c02 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002bfe:	2301      	movs	r3, #1
 8002c00:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d105      	bne.n	8002c14 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002c08:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a0f      	ldr	r2, [pc, #60]	@ (8002c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c0e:	f043 0304 	orr.w	r3, r3, #4
 8002c12:	6013      	str	r3, [r2, #0]
 8002c14:	4b0d      	ldr	r3, [pc, #52]	@ (8002c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f023 0201 	bic.w	r2, r3, #1
 8002c1c:	490b      	ldr	r1, [pc, #44]	@ (8002c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c24:	4b09      	ldr	r3, [pc, #36]	@ (8002c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d001      	beq.n	8002c36 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	371c      	adds	r7, #28
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bc80      	pop	{r7}
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800
 8002c48:	40007000 	.word	0x40007000
 8002c4c:	40023c00 	.word	0x40023c00

08002c50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e042      	b.n	8002ce8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d106      	bne.n	8002c7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7fe f952 	bl	8000f20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2224      	movs	r2, #36	@ 0x24
 8002c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 f82b 	bl	8002cf0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	691a      	ldr	r2, [r3, #16]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002ca8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	695a      	ldr	r2, [r3, #20]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2220      	movs	r2, #32
 8002cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	691b      	ldr	r3, [r3, #16]
 8002cfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68da      	ldr	r2, [r3, #12]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	431a      	orrs	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002d30:	f023 030c 	bic.w	r3, r3, #12
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6812      	ldr	r2, [r2, #0]
 8002d38:	68b9      	ldr	r1, [r7, #8]
 8002d3a:	430b      	orrs	r3, r1
 8002d3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	699a      	ldr	r2, [r3, #24]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a55      	ldr	r2, [pc, #340]	@ (8002eb0 <UART_SetConfig+0x1c0>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d103      	bne.n	8002d66 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d5e:	f7ff ff03 	bl	8002b68 <HAL_RCC_GetPCLK2Freq>
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	e002      	b.n	8002d6c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d66:	f7ff feeb 	bl	8002b40 <HAL_RCC_GetPCLK1Freq>
 8002d6a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	69db      	ldr	r3, [r3, #28]
 8002d70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d74:	d14c      	bne.n	8002e10 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	009a      	lsls	r2, r3, #2
 8002d80:	441a      	add	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8c:	4a49      	ldr	r2, [pc, #292]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d92:	095b      	lsrs	r3, r3, #5
 8002d94:	0119      	lsls	r1, r3, #4
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	4613      	mov	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	009a      	lsls	r2, r3, #2
 8002da0:	441a      	add	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dac:	4b41      	ldr	r3, [pc, #260]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002dae:	fba3 0302 	umull	r0, r3, r3, r2
 8002db2:	095b      	lsrs	r3, r3, #5
 8002db4:	2064      	movs	r0, #100	@ 0x64
 8002db6:	fb00 f303 	mul.w	r3, r0, r3
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	00db      	lsls	r3, r3, #3
 8002dbe:	3332      	adds	r3, #50	@ 0x32
 8002dc0:	4a3c      	ldr	r2, [pc, #240]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002dce:	4419      	add	r1, r3
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	4413      	add	r3, r2
 8002dd8:	009a      	lsls	r2, r3, #2
 8002dda:	441a      	add	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	fbb2 f2f3 	udiv	r2, r2, r3
 8002de6:	4b33      	ldr	r3, [pc, #204]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002de8:	fba3 0302 	umull	r0, r3, r3, r2
 8002dec:	095b      	lsrs	r3, r3, #5
 8002dee:	2064      	movs	r0, #100	@ 0x64
 8002df0:	fb00 f303 	mul.w	r3, r0, r3
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	3332      	adds	r3, #50	@ 0x32
 8002dfa:	4a2e      	ldr	r2, [pc, #184]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002e00:	095b      	lsrs	r3, r3, #5
 8002e02:	f003 0207 	and.w	r2, r3, #7
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	440a      	add	r2, r1
 8002e0c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002e0e:	e04a      	b.n	8002ea6 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	009a      	lsls	r2, r3, #2
 8002e1a:	441a      	add	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e26:	4a23      	ldr	r2, [pc, #140]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	095b      	lsrs	r3, r3, #5
 8002e2e:	0119      	lsls	r1, r3, #4
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	009a      	lsls	r2, r3, #2
 8002e3a:	441a      	add	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e46:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002e48:	fba3 0302 	umull	r0, r3, r3, r2
 8002e4c:	095b      	lsrs	r3, r3, #5
 8002e4e:	2064      	movs	r0, #100	@ 0x64
 8002e50:	fb00 f303 	mul.w	r3, r0, r3
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	3332      	adds	r3, #50	@ 0x32
 8002e5a:	4a16      	ldr	r2, [pc, #88]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e60:	095b      	lsrs	r3, r3, #5
 8002e62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e66:	4419      	add	r1, r3
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4413      	add	r3, r2
 8002e70:	009a      	lsls	r2, r3, #2
 8002e72:	441a      	add	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002e80:	fba3 0302 	umull	r0, r3, r3, r2
 8002e84:	095b      	lsrs	r3, r3, #5
 8002e86:	2064      	movs	r0, #100	@ 0x64
 8002e88:	fb00 f303 	mul.w	r3, r0, r3
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	3332      	adds	r3, #50	@ 0x32
 8002e92:	4a08      	ldr	r2, [pc, #32]	@ (8002eb4 <UART_SetConfig+0x1c4>)
 8002e94:	fba2 2303 	umull	r2, r3, r2, r3
 8002e98:	095b      	lsrs	r3, r3, #5
 8002e9a:	f003 020f 	and.w	r2, r3, #15
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	440a      	add	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]
}
 8002ea6:	bf00      	nop
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40013800 	.word	0x40013800
 8002eb4:	51eb851f 	.word	0x51eb851f

08002eb8 <siprintf>:
 8002eb8:	b40e      	push	{r1, r2, r3}
 8002eba:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002ebe:	b510      	push	{r4, lr}
 8002ec0:	2400      	movs	r4, #0
 8002ec2:	b09d      	sub	sp, #116	@ 0x74
 8002ec4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002ec6:	9002      	str	r0, [sp, #8]
 8002ec8:	9006      	str	r0, [sp, #24]
 8002eca:	9107      	str	r1, [sp, #28]
 8002ecc:	9104      	str	r1, [sp, #16]
 8002ece:	4809      	ldr	r0, [pc, #36]	@ (8002ef4 <siprintf+0x3c>)
 8002ed0:	4909      	ldr	r1, [pc, #36]	@ (8002ef8 <siprintf+0x40>)
 8002ed2:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ed6:	9105      	str	r1, [sp, #20]
 8002ed8:	6800      	ldr	r0, [r0, #0]
 8002eda:	a902      	add	r1, sp, #8
 8002edc:	9301      	str	r3, [sp, #4]
 8002ede:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002ee0:	f000 f992 	bl	8003208 <_svfiprintf_r>
 8002ee4:	9b02      	ldr	r3, [sp, #8]
 8002ee6:	701c      	strb	r4, [r3, #0]
 8002ee8:	b01d      	add	sp, #116	@ 0x74
 8002eea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eee:	b003      	add	sp, #12
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	2000000c 	.word	0x2000000c
 8002ef8:	ffff0208 	.word	0xffff0208

08002efc <memset>:
 8002efc:	4603      	mov	r3, r0
 8002efe:	4402      	add	r2, r0
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d100      	bne.n	8002f06 <memset+0xa>
 8002f04:	4770      	bx	lr
 8002f06:	f803 1b01 	strb.w	r1, [r3], #1
 8002f0a:	e7f9      	b.n	8002f00 <memset+0x4>

08002f0c <__errno>:
 8002f0c:	4b01      	ldr	r3, [pc, #4]	@ (8002f14 <__errno+0x8>)
 8002f0e:	6818      	ldr	r0, [r3, #0]
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	2000000c 	.word	0x2000000c

08002f18 <__libc_init_array>:
 8002f18:	b570      	push	{r4, r5, r6, lr}
 8002f1a:	2600      	movs	r6, #0
 8002f1c:	4d0c      	ldr	r5, [pc, #48]	@ (8002f50 <__libc_init_array+0x38>)
 8002f1e:	4c0d      	ldr	r4, [pc, #52]	@ (8002f54 <__libc_init_array+0x3c>)
 8002f20:	1b64      	subs	r4, r4, r5
 8002f22:	10a4      	asrs	r4, r4, #2
 8002f24:	42a6      	cmp	r6, r4
 8002f26:	d109      	bne.n	8002f3c <__libc_init_array+0x24>
 8002f28:	f000 fc76 	bl	8003818 <_init>
 8002f2c:	2600      	movs	r6, #0
 8002f2e:	4d0a      	ldr	r5, [pc, #40]	@ (8002f58 <__libc_init_array+0x40>)
 8002f30:	4c0a      	ldr	r4, [pc, #40]	@ (8002f5c <__libc_init_array+0x44>)
 8002f32:	1b64      	subs	r4, r4, r5
 8002f34:	10a4      	asrs	r4, r4, #2
 8002f36:	42a6      	cmp	r6, r4
 8002f38:	d105      	bne.n	8002f46 <__libc_init_array+0x2e>
 8002f3a:	bd70      	pop	{r4, r5, r6, pc}
 8002f3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f40:	4798      	blx	r3
 8002f42:	3601      	adds	r6, #1
 8002f44:	e7ee      	b.n	8002f24 <__libc_init_array+0xc>
 8002f46:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f4a:	4798      	blx	r3
 8002f4c:	3601      	adds	r6, #1
 8002f4e:	e7f2      	b.n	8002f36 <__libc_init_array+0x1e>
 8002f50:	08003920 	.word	0x08003920
 8002f54:	08003920 	.word	0x08003920
 8002f58:	08003920 	.word	0x08003920
 8002f5c:	08003924 	.word	0x08003924

08002f60 <__retarget_lock_acquire_recursive>:
 8002f60:	4770      	bx	lr

08002f62 <__retarget_lock_release_recursive>:
 8002f62:	4770      	bx	lr

08002f64 <_free_r>:
 8002f64:	b538      	push	{r3, r4, r5, lr}
 8002f66:	4605      	mov	r5, r0
 8002f68:	2900      	cmp	r1, #0
 8002f6a:	d040      	beq.n	8002fee <_free_r+0x8a>
 8002f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f70:	1f0c      	subs	r4, r1, #4
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	bfb8      	it	lt
 8002f76:	18e4      	addlt	r4, r4, r3
 8002f78:	f000 f8de 	bl	8003138 <__malloc_lock>
 8002f7c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ff0 <_free_r+0x8c>)
 8002f7e:	6813      	ldr	r3, [r2, #0]
 8002f80:	b933      	cbnz	r3, 8002f90 <_free_r+0x2c>
 8002f82:	6063      	str	r3, [r4, #4]
 8002f84:	6014      	str	r4, [r2, #0]
 8002f86:	4628      	mov	r0, r5
 8002f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f8c:	f000 b8da 	b.w	8003144 <__malloc_unlock>
 8002f90:	42a3      	cmp	r3, r4
 8002f92:	d908      	bls.n	8002fa6 <_free_r+0x42>
 8002f94:	6820      	ldr	r0, [r4, #0]
 8002f96:	1821      	adds	r1, r4, r0
 8002f98:	428b      	cmp	r3, r1
 8002f9a:	bf01      	itttt	eq
 8002f9c:	6819      	ldreq	r1, [r3, #0]
 8002f9e:	685b      	ldreq	r3, [r3, #4]
 8002fa0:	1809      	addeq	r1, r1, r0
 8002fa2:	6021      	streq	r1, [r4, #0]
 8002fa4:	e7ed      	b.n	8002f82 <_free_r+0x1e>
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	b10b      	cbz	r3, 8002fb0 <_free_r+0x4c>
 8002fac:	42a3      	cmp	r3, r4
 8002fae:	d9fa      	bls.n	8002fa6 <_free_r+0x42>
 8002fb0:	6811      	ldr	r1, [r2, #0]
 8002fb2:	1850      	adds	r0, r2, r1
 8002fb4:	42a0      	cmp	r0, r4
 8002fb6:	d10b      	bne.n	8002fd0 <_free_r+0x6c>
 8002fb8:	6820      	ldr	r0, [r4, #0]
 8002fba:	4401      	add	r1, r0
 8002fbc:	1850      	adds	r0, r2, r1
 8002fbe:	4283      	cmp	r3, r0
 8002fc0:	6011      	str	r1, [r2, #0]
 8002fc2:	d1e0      	bne.n	8002f86 <_free_r+0x22>
 8002fc4:	6818      	ldr	r0, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4408      	add	r0, r1
 8002fca:	6010      	str	r0, [r2, #0]
 8002fcc:	6053      	str	r3, [r2, #4]
 8002fce:	e7da      	b.n	8002f86 <_free_r+0x22>
 8002fd0:	d902      	bls.n	8002fd8 <_free_r+0x74>
 8002fd2:	230c      	movs	r3, #12
 8002fd4:	602b      	str	r3, [r5, #0]
 8002fd6:	e7d6      	b.n	8002f86 <_free_r+0x22>
 8002fd8:	6820      	ldr	r0, [r4, #0]
 8002fda:	1821      	adds	r1, r4, r0
 8002fdc:	428b      	cmp	r3, r1
 8002fde:	bf01      	itttt	eq
 8002fe0:	6819      	ldreq	r1, [r3, #0]
 8002fe2:	685b      	ldreq	r3, [r3, #4]
 8002fe4:	1809      	addeq	r1, r1, r0
 8002fe6:	6021      	streq	r1, [r4, #0]
 8002fe8:	6063      	str	r3, [r4, #4]
 8002fea:	6054      	str	r4, [r2, #4]
 8002fec:	e7cb      	b.n	8002f86 <_free_r+0x22>
 8002fee:	bd38      	pop	{r3, r4, r5, pc}
 8002ff0:	20000268 	.word	0x20000268

08002ff4 <sbrk_aligned>:
 8002ff4:	b570      	push	{r4, r5, r6, lr}
 8002ff6:	4e0f      	ldr	r6, [pc, #60]	@ (8003034 <sbrk_aligned+0x40>)
 8002ff8:	460c      	mov	r4, r1
 8002ffa:	6831      	ldr	r1, [r6, #0]
 8002ffc:	4605      	mov	r5, r0
 8002ffe:	b911      	cbnz	r1, 8003006 <sbrk_aligned+0x12>
 8003000:	f000 fba8 	bl	8003754 <_sbrk_r>
 8003004:	6030      	str	r0, [r6, #0]
 8003006:	4621      	mov	r1, r4
 8003008:	4628      	mov	r0, r5
 800300a:	f000 fba3 	bl	8003754 <_sbrk_r>
 800300e:	1c43      	adds	r3, r0, #1
 8003010:	d103      	bne.n	800301a <sbrk_aligned+0x26>
 8003012:	f04f 34ff 	mov.w	r4, #4294967295
 8003016:	4620      	mov	r0, r4
 8003018:	bd70      	pop	{r4, r5, r6, pc}
 800301a:	1cc4      	adds	r4, r0, #3
 800301c:	f024 0403 	bic.w	r4, r4, #3
 8003020:	42a0      	cmp	r0, r4
 8003022:	d0f8      	beq.n	8003016 <sbrk_aligned+0x22>
 8003024:	1a21      	subs	r1, r4, r0
 8003026:	4628      	mov	r0, r5
 8003028:	f000 fb94 	bl	8003754 <_sbrk_r>
 800302c:	3001      	adds	r0, #1
 800302e:	d1f2      	bne.n	8003016 <sbrk_aligned+0x22>
 8003030:	e7ef      	b.n	8003012 <sbrk_aligned+0x1e>
 8003032:	bf00      	nop
 8003034:	20000264 	.word	0x20000264

08003038 <_malloc_r>:
 8003038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800303c:	1ccd      	adds	r5, r1, #3
 800303e:	f025 0503 	bic.w	r5, r5, #3
 8003042:	3508      	adds	r5, #8
 8003044:	2d0c      	cmp	r5, #12
 8003046:	bf38      	it	cc
 8003048:	250c      	movcc	r5, #12
 800304a:	2d00      	cmp	r5, #0
 800304c:	4606      	mov	r6, r0
 800304e:	db01      	blt.n	8003054 <_malloc_r+0x1c>
 8003050:	42a9      	cmp	r1, r5
 8003052:	d904      	bls.n	800305e <_malloc_r+0x26>
 8003054:	230c      	movs	r3, #12
 8003056:	6033      	str	r3, [r6, #0]
 8003058:	2000      	movs	r0, #0
 800305a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800305e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003134 <_malloc_r+0xfc>
 8003062:	f000 f869 	bl	8003138 <__malloc_lock>
 8003066:	f8d8 3000 	ldr.w	r3, [r8]
 800306a:	461c      	mov	r4, r3
 800306c:	bb44      	cbnz	r4, 80030c0 <_malloc_r+0x88>
 800306e:	4629      	mov	r1, r5
 8003070:	4630      	mov	r0, r6
 8003072:	f7ff ffbf 	bl	8002ff4 <sbrk_aligned>
 8003076:	1c43      	adds	r3, r0, #1
 8003078:	4604      	mov	r4, r0
 800307a:	d158      	bne.n	800312e <_malloc_r+0xf6>
 800307c:	f8d8 4000 	ldr.w	r4, [r8]
 8003080:	4627      	mov	r7, r4
 8003082:	2f00      	cmp	r7, #0
 8003084:	d143      	bne.n	800310e <_malloc_r+0xd6>
 8003086:	2c00      	cmp	r4, #0
 8003088:	d04b      	beq.n	8003122 <_malloc_r+0xea>
 800308a:	6823      	ldr	r3, [r4, #0]
 800308c:	4639      	mov	r1, r7
 800308e:	4630      	mov	r0, r6
 8003090:	eb04 0903 	add.w	r9, r4, r3
 8003094:	f000 fb5e 	bl	8003754 <_sbrk_r>
 8003098:	4581      	cmp	r9, r0
 800309a:	d142      	bne.n	8003122 <_malloc_r+0xea>
 800309c:	6821      	ldr	r1, [r4, #0]
 800309e:	4630      	mov	r0, r6
 80030a0:	1a6d      	subs	r5, r5, r1
 80030a2:	4629      	mov	r1, r5
 80030a4:	f7ff ffa6 	bl	8002ff4 <sbrk_aligned>
 80030a8:	3001      	adds	r0, #1
 80030aa:	d03a      	beq.n	8003122 <_malloc_r+0xea>
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	442b      	add	r3, r5
 80030b0:	6023      	str	r3, [r4, #0]
 80030b2:	f8d8 3000 	ldr.w	r3, [r8]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	bb62      	cbnz	r2, 8003114 <_malloc_r+0xdc>
 80030ba:	f8c8 7000 	str.w	r7, [r8]
 80030be:	e00f      	b.n	80030e0 <_malloc_r+0xa8>
 80030c0:	6822      	ldr	r2, [r4, #0]
 80030c2:	1b52      	subs	r2, r2, r5
 80030c4:	d420      	bmi.n	8003108 <_malloc_r+0xd0>
 80030c6:	2a0b      	cmp	r2, #11
 80030c8:	d917      	bls.n	80030fa <_malloc_r+0xc2>
 80030ca:	1961      	adds	r1, r4, r5
 80030cc:	42a3      	cmp	r3, r4
 80030ce:	6025      	str	r5, [r4, #0]
 80030d0:	bf18      	it	ne
 80030d2:	6059      	strne	r1, [r3, #4]
 80030d4:	6863      	ldr	r3, [r4, #4]
 80030d6:	bf08      	it	eq
 80030d8:	f8c8 1000 	streq.w	r1, [r8]
 80030dc:	5162      	str	r2, [r4, r5]
 80030de:	604b      	str	r3, [r1, #4]
 80030e0:	4630      	mov	r0, r6
 80030e2:	f000 f82f 	bl	8003144 <__malloc_unlock>
 80030e6:	f104 000b 	add.w	r0, r4, #11
 80030ea:	1d23      	adds	r3, r4, #4
 80030ec:	f020 0007 	bic.w	r0, r0, #7
 80030f0:	1ac2      	subs	r2, r0, r3
 80030f2:	bf1c      	itt	ne
 80030f4:	1a1b      	subne	r3, r3, r0
 80030f6:	50a3      	strne	r3, [r4, r2]
 80030f8:	e7af      	b.n	800305a <_malloc_r+0x22>
 80030fa:	6862      	ldr	r2, [r4, #4]
 80030fc:	42a3      	cmp	r3, r4
 80030fe:	bf0c      	ite	eq
 8003100:	f8c8 2000 	streq.w	r2, [r8]
 8003104:	605a      	strne	r2, [r3, #4]
 8003106:	e7eb      	b.n	80030e0 <_malloc_r+0xa8>
 8003108:	4623      	mov	r3, r4
 800310a:	6864      	ldr	r4, [r4, #4]
 800310c:	e7ae      	b.n	800306c <_malloc_r+0x34>
 800310e:	463c      	mov	r4, r7
 8003110:	687f      	ldr	r7, [r7, #4]
 8003112:	e7b6      	b.n	8003082 <_malloc_r+0x4a>
 8003114:	461a      	mov	r2, r3
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	42a3      	cmp	r3, r4
 800311a:	d1fb      	bne.n	8003114 <_malloc_r+0xdc>
 800311c:	2300      	movs	r3, #0
 800311e:	6053      	str	r3, [r2, #4]
 8003120:	e7de      	b.n	80030e0 <_malloc_r+0xa8>
 8003122:	230c      	movs	r3, #12
 8003124:	4630      	mov	r0, r6
 8003126:	6033      	str	r3, [r6, #0]
 8003128:	f000 f80c 	bl	8003144 <__malloc_unlock>
 800312c:	e794      	b.n	8003058 <_malloc_r+0x20>
 800312e:	6005      	str	r5, [r0, #0]
 8003130:	e7d6      	b.n	80030e0 <_malloc_r+0xa8>
 8003132:	bf00      	nop
 8003134:	20000268 	.word	0x20000268

08003138 <__malloc_lock>:
 8003138:	4801      	ldr	r0, [pc, #4]	@ (8003140 <__malloc_lock+0x8>)
 800313a:	f7ff bf11 	b.w	8002f60 <__retarget_lock_acquire_recursive>
 800313e:	bf00      	nop
 8003140:	20000260 	.word	0x20000260

08003144 <__malloc_unlock>:
 8003144:	4801      	ldr	r0, [pc, #4]	@ (800314c <__malloc_unlock+0x8>)
 8003146:	f7ff bf0c 	b.w	8002f62 <__retarget_lock_release_recursive>
 800314a:	bf00      	nop
 800314c:	20000260 	.word	0x20000260

08003150 <__ssputs_r>:
 8003150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003154:	461f      	mov	r7, r3
 8003156:	688e      	ldr	r6, [r1, #8]
 8003158:	4682      	mov	sl, r0
 800315a:	42be      	cmp	r6, r7
 800315c:	460c      	mov	r4, r1
 800315e:	4690      	mov	r8, r2
 8003160:	680b      	ldr	r3, [r1, #0]
 8003162:	d82d      	bhi.n	80031c0 <__ssputs_r+0x70>
 8003164:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003168:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800316c:	d026      	beq.n	80031bc <__ssputs_r+0x6c>
 800316e:	6965      	ldr	r5, [r4, #20]
 8003170:	6909      	ldr	r1, [r1, #16]
 8003172:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003176:	eba3 0901 	sub.w	r9, r3, r1
 800317a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800317e:	1c7b      	adds	r3, r7, #1
 8003180:	444b      	add	r3, r9
 8003182:	106d      	asrs	r5, r5, #1
 8003184:	429d      	cmp	r5, r3
 8003186:	bf38      	it	cc
 8003188:	461d      	movcc	r5, r3
 800318a:	0553      	lsls	r3, r2, #21
 800318c:	d527      	bpl.n	80031de <__ssputs_r+0x8e>
 800318e:	4629      	mov	r1, r5
 8003190:	f7ff ff52 	bl	8003038 <_malloc_r>
 8003194:	4606      	mov	r6, r0
 8003196:	b360      	cbz	r0, 80031f2 <__ssputs_r+0xa2>
 8003198:	464a      	mov	r2, r9
 800319a:	6921      	ldr	r1, [r4, #16]
 800319c:	f000 faf8 	bl	8003790 <memcpy>
 80031a0:	89a3      	ldrh	r3, [r4, #12]
 80031a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80031a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031aa:	81a3      	strh	r3, [r4, #12]
 80031ac:	6126      	str	r6, [r4, #16]
 80031ae:	444e      	add	r6, r9
 80031b0:	6026      	str	r6, [r4, #0]
 80031b2:	463e      	mov	r6, r7
 80031b4:	6165      	str	r5, [r4, #20]
 80031b6:	eba5 0509 	sub.w	r5, r5, r9
 80031ba:	60a5      	str	r5, [r4, #8]
 80031bc:	42be      	cmp	r6, r7
 80031be:	d900      	bls.n	80031c2 <__ssputs_r+0x72>
 80031c0:	463e      	mov	r6, r7
 80031c2:	4632      	mov	r2, r6
 80031c4:	4641      	mov	r1, r8
 80031c6:	6820      	ldr	r0, [r4, #0]
 80031c8:	f000 faaa 	bl	8003720 <memmove>
 80031cc:	2000      	movs	r0, #0
 80031ce:	68a3      	ldr	r3, [r4, #8]
 80031d0:	1b9b      	subs	r3, r3, r6
 80031d2:	60a3      	str	r3, [r4, #8]
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	4433      	add	r3, r6
 80031d8:	6023      	str	r3, [r4, #0]
 80031da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031de:	462a      	mov	r2, r5
 80031e0:	f000 fae4 	bl	80037ac <_realloc_r>
 80031e4:	4606      	mov	r6, r0
 80031e6:	2800      	cmp	r0, #0
 80031e8:	d1e0      	bne.n	80031ac <__ssputs_r+0x5c>
 80031ea:	4650      	mov	r0, sl
 80031ec:	6921      	ldr	r1, [r4, #16]
 80031ee:	f7ff feb9 	bl	8002f64 <_free_r>
 80031f2:	230c      	movs	r3, #12
 80031f4:	f8ca 3000 	str.w	r3, [sl]
 80031f8:	89a3      	ldrh	r3, [r4, #12]
 80031fa:	f04f 30ff 	mov.w	r0, #4294967295
 80031fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003202:	81a3      	strh	r3, [r4, #12]
 8003204:	e7e9      	b.n	80031da <__ssputs_r+0x8a>
	...

08003208 <_svfiprintf_r>:
 8003208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800320c:	4698      	mov	r8, r3
 800320e:	898b      	ldrh	r3, [r1, #12]
 8003210:	4607      	mov	r7, r0
 8003212:	061b      	lsls	r3, r3, #24
 8003214:	460d      	mov	r5, r1
 8003216:	4614      	mov	r4, r2
 8003218:	b09d      	sub	sp, #116	@ 0x74
 800321a:	d510      	bpl.n	800323e <_svfiprintf_r+0x36>
 800321c:	690b      	ldr	r3, [r1, #16]
 800321e:	b973      	cbnz	r3, 800323e <_svfiprintf_r+0x36>
 8003220:	2140      	movs	r1, #64	@ 0x40
 8003222:	f7ff ff09 	bl	8003038 <_malloc_r>
 8003226:	6028      	str	r0, [r5, #0]
 8003228:	6128      	str	r0, [r5, #16]
 800322a:	b930      	cbnz	r0, 800323a <_svfiprintf_r+0x32>
 800322c:	230c      	movs	r3, #12
 800322e:	603b      	str	r3, [r7, #0]
 8003230:	f04f 30ff 	mov.w	r0, #4294967295
 8003234:	b01d      	add	sp, #116	@ 0x74
 8003236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800323a:	2340      	movs	r3, #64	@ 0x40
 800323c:	616b      	str	r3, [r5, #20]
 800323e:	2300      	movs	r3, #0
 8003240:	9309      	str	r3, [sp, #36]	@ 0x24
 8003242:	2320      	movs	r3, #32
 8003244:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003248:	2330      	movs	r3, #48	@ 0x30
 800324a:	f04f 0901 	mov.w	r9, #1
 800324e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003252:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80033ec <_svfiprintf_r+0x1e4>
 8003256:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800325a:	4623      	mov	r3, r4
 800325c:	469a      	mov	sl, r3
 800325e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003262:	b10a      	cbz	r2, 8003268 <_svfiprintf_r+0x60>
 8003264:	2a25      	cmp	r2, #37	@ 0x25
 8003266:	d1f9      	bne.n	800325c <_svfiprintf_r+0x54>
 8003268:	ebba 0b04 	subs.w	fp, sl, r4
 800326c:	d00b      	beq.n	8003286 <_svfiprintf_r+0x7e>
 800326e:	465b      	mov	r3, fp
 8003270:	4622      	mov	r2, r4
 8003272:	4629      	mov	r1, r5
 8003274:	4638      	mov	r0, r7
 8003276:	f7ff ff6b 	bl	8003150 <__ssputs_r>
 800327a:	3001      	adds	r0, #1
 800327c:	f000 80a7 	beq.w	80033ce <_svfiprintf_r+0x1c6>
 8003280:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003282:	445a      	add	r2, fp
 8003284:	9209      	str	r2, [sp, #36]	@ 0x24
 8003286:	f89a 3000 	ldrb.w	r3, [sl]
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 809f 	beq.w	80033ce <_svfiprintf_r+0x1c6>
 8003290:	2300      	movs	r3, #0
 8003292:	f04f 32ff 	mov.w	r2, #4294967295
 8003296:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800329a:	f10a 0a01 	add.w	sl, sl, #1
 800329e:	9304      	str	r3, [sp, #16]
 80032a0:	9307      	str	r3, [sp, #28]
 80032a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80032a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80032a8:	4654      	mov	r4, sl
 80032aa:	2205      	movs	r2, #5
 80032ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032b0:	484e      	ldr	r0, [pc, #312]	@ (80033ec <_svfiprintf_r+0x1e4>)
 80032b2:	f000 fa5f 	bl	8003774 <memchr>
 80032b6:	9a04      	ldr	r2, [sp, #16]
 80032b8:	b9d8      	cbnz	r0, 80032f2 <_svfiprintf_r+0xea>
 80032ba:	06d0      	lsls	r0, r2, #27
 80032bc:	bf44      	itt	mi
 80032be:	2320      	movmi	r3, #32
 80032c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032c4:	0711      	lsls	r1, r2, #28
 80032c6:	bf44      	itt	mi
 80032c8:	232b      	movmi	r3, #43	@ 0x2b
 80032ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032ce:	f89a 3000 	ldrb.w	r3, [sl]
 80032d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80032d4:	d015      	beq.n	8003302 <_svfiprintf_r+0xfa>
 80032d6:	4654      	mov	r4, sl
 80032d8:	2000      	movs	r0, #0
 80032da:	f04f 0c0a 	mov.w	ip, #10
 80032de:	9a07      	ldr	r2, [sp, #28]
 80032e0:	4621      	mov	r1, r4
 80032e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032e6:	3b30      	subs	r3, #48	@ 0x30
 80032e8:	2b09      	cmp	r3, #9
 80032ea:	d94b      	bls.n	8003384 <_svfiprintf_r+0x17c>
 80032ec:	b1b0      	cbz	r0, 800331c <_svfiprintf_r+0x114>
 80032ee:	9207      	str	r2, [sp, #28]
 80032f0:	e014      	b.n	800331c <_svfiprintf_r+0x114>
 80032f2:	eba0 0308 	sub.w	r3, r0, r8
 80032f6:	fa09 f303 	lsl.w	r3, r9, r3
 80032fa:	4313      	orrs	r3, r2
 80032fc:	46a2      	mov	sl, r4
 80032fe:	9304      	str	r3, [sp, #16]
 8003300:	e7d2      	b.n	80032a8 <_svfiprintf_r+0xa0>
 8003302:	9b03      	ldr	r3, [sp, #12]
 8003304:	1d19      	adds	r1, r3, #4
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	9103      	str	r1, [sp, #12]
 800330a:	2b00      	cmp	r3, #0
 800330c:	bfbb      	ittet	lt
 800330e:	425b      	neglt	r3, r3
 8003310:	f042 0202 	orrlt.w	r2, r2, #2
 8003314:	9307      	strge	r3, [sp, #28]
 8003316:	9307      	strlt	r3, [sp, #28]
 8003318:	bfb8      	it	lt
 800331a:	9204      	strlt	r2, [sp, #16]
 800331c:	7823      	ldrb	r3, [r4, #0]
 800331e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003320:	d10a      	bne.n	8003338 <_svfiprintf_r+0x130>
 8003322:	7863      	ldrb	r3, [r4, #1]
 8003324:	2b2a      	cmp	r3, #42	@ 0x2a
 8003326:	d132      	bne.n	800338e <_svfiprintf_r+0x186>
 8003328:	9b03      	ldr	r3, [sp, #12]
 800332a:	3402      	adds	r4, #2
 800332c:	1d1a      	adds	r2, r3, #4
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	9203      	str	r2, [sp, #12]
 8003332:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003336:	9305      	str	r3, [sp, #20]
 8003338:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80033f0 <_svfiprintf_r+0x1e8>
 800333c:	2203      	movs	r2, #3
 800333e:	4650      	mov	r0, sl
 8003340:	7821      	ldrb	r1, [r4, #0]
 8003342:	f000 fa17 	bl	8003774 <memchr>
 8003346:	b138      	cbz	r0, 8003358 <_svfiprintf_r+0x150>
 8003348:	2240      	movs	r2, #64	@ 0x40
 800334a:	9b04      	ldr	r3, [sp, #16]
 800334c:	eba0 000a 	sub.w	r0, r0, sl
 8003350:	4082      	lsls	r2, r0
 8003352:	4313      	orrs	r3, r2
 8003354:	3401      	adds	r4, #1
 8003356:	9304      	str	r3, [sp, #16]
 8003358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800335c:	2206      	movs	r2, #6
 800335e:	4825      	ldr	r0, [pc, #148]	@ (80033f4 <_svfiprintf_r+0x1ec>)
 8003360:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003364:	f000 fa06 	bl	8003774 <memchr>
 8003368:	2800      	cmp	r0, #0
 800336a:	d036      	beq.n	80033da <_svfiprintf_r+0x1d2>
 800336c:	4b22      	ldr	r3, [pc, #136]	@ (80033f8 <_svfiprintf_r+0x1f0>)
 800336e:	bb1b      	cbnz	r3, 80033b8 <_svfiprintf_r+0x1b0>
 8003370:	9b03      	ldr	r3, [sp, #12]
 8003372:	3307      	adds	r3, #7
 8003374:	f023 0307 	bic.w	r3, r3, #7
 8003378:	3308      	adds	r3, #8
 800337a:	9303      	str	r3, [sp, #12]
 800337c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800337e:	4433      	add	r3, r6
 8003380:	9309      	str	r3, [sp, #36]	@ 0x24
 8003382:	e76a      	b.n	800325a <_svfiprintf_r+0x52>
 8003384:	460c      	mov	r4, r1
 8003386:	2001      	movs	r0, #1
 8003388:	fb0c 3202 	mla	r2, ip, r2, r3
 800338c:	e7a8      	b.n	80032e0 <_svfiprintf_r+0xd8>
 800338e:	2300      	movs	r3, #0
 8003390:	f04f 0c0a 	mov.w	ip, #10
 8003394:	4619      	mov	r1, r3
 8003396:	3401      	adds	r4, #1
 8003398:	9305      	str	r3, [sp, #20]
 800339a:	4620      	mov	r0, r4
 800339c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80033a0:	3a30      	subs	r2, #48	@ 0x30
 80033a2:	2a09      	cmp	r2, #9
 80033a4:	d903      	bls.n	80033ae <_svfiprintf_r+0x1a6>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d0c6      	beq.n	8003338 <_svfiprintf_r+0x130>
 80033aa:	9105      	str	r1, [sp, #20]
 80033ac:	e7c4      	b.n	8003338 <_svfiprintf_r+0x130>
 80033ae:	4604      	mov	r4, r0
 80033b0:	2301      	movs	r3, #1
 80033b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80033b6:	e7f0      	b.n	800339a <_svfiprintf_r+0x192>
 80033b8:	ab03      	add	r3, sp, #12
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	462a      	mov	r2, r5
 80033be:	4638      	mov	r0, r7
 80033c0:	4b0e      	ldr	r3, [pc, #56]	@ (80033fc <_svfiprintf_r+0x1f4>)
 80033c2:	a904      	add	r1, sp, #16
 80033c4:	f3af 8000 	nop.w
 80033c8:	1c42      	adds	r2, r0, #1
 80033ca:	4606      	mov	r6, r0
 80033cc:	d1d6      	bne.n	800337c <_svfiprintf_r+0x174>
 80033ce:	89ab      	ldrh	r3, [r5, #12]
 80033d0:	065b      	lsls	r3, r3, #25
 80033d2:	f53f af2d 	bmi.w	8003230 <_svfiprintf_r+0x28>
 80033d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80033d8:	e72c      	b.n	8003234 <_svfiprintf_r+0x2c>
 80033da:	ab03      	add	r3, sp, #12
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	462a      	mov	r2, r5
 80033e0:	4638      	mov	r0, r7
 80033e2:	4b06      	ldr	r3, [pc, #24]	@ (80033fc <_svfiprintf_r+0x1f4>)
 80033e4:	a904      	add	r1, sp, #16
 80033e6:	f000 f87d 	bl	80034e4 <_printf_i>
 80033ea:	e7ed      	b.n	80033c8 <_svfiprintf_r+0x1c0>
 80033ec:	080038e4 	.word	0x080038e4
 80033f0:	080038ea 	.word	0x080038ea
 80033f4:	080038ee 	.word	0x080038ee
 80033f8:	00000000 	.word	0x00000000
 80033fc:	08003151 	.word	0x08003151

08003400 <_printf_common>:
 8003400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003404:	4616      	mov	r6, r2
 8003406:	4698      	mov	r8, r3
 8003408:	688a      	ldr	r2, [r1, #8]
 800340a:	690b      	ldr	r3, [r1, #16]
 800340c:	4607      	mov	r7, r0
 800340e:	4293      	cmp	r3, r2
 8003410:	bfb8      	it	lt
 8003412:	4613      	movlt	r3, r2
 8003414:	6033      	str	r3, [r6, #0]
 8003416:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800341a:	460c      	mov	r4, r1
 800341c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003420:	b10a      	cbz	r2, 8003426 <_printf_common+0x26>
 8003422:	3301      	adds	r3, #1
 8003424:	6033      	str	r3, [r6, #0]
 8003426:	6823      	ldr	r3, [r4, #0]
 8003428:	0699      	lsls	r1, r3, #26
 800342a:	bf42      	ittt	mi
 800342c:	6833      	ldrmi	r3, [r6, #0]
 800342e:	3302      	addmi	r3, #2
 8003430:	6033      	strmi	r3, [r6, #0]
 8003432:	6825      	ldr	r5, [r4, #0]
 8003434:	f015 0506 	ands.w	r5, r5, #6
 8003438:	d106      	bne.n	8003448 <_printf_common+0x48>
 800343a:	f104 0a19 	add.w	sl, r4, #25
 800343e:	68e3      	ldr	r3, [r4, #12]
 8003440:	6832      	ldr	r2, [r6, #0]
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	42ab      	cmp	r3, r5
 8003446:	dc2b      	bgt.n	80034a0 <_printf_common+0xa0>
 8003448:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800344c:	6822      	ldr	r2, [r4, #0]
 800344e:	3b00      	subs	r3, #0
 8003450:	bf18      	it	ne
 8003452:	2301      	movne	r3, #1
 8003454:	0692      	lsls	r2, r2, #26
 8003456:	d430      	bmi.n	80034ba <_printf_common+0xba>
 8003458:	4641      	mov	r1, r8
 800345a:	4638      	mov	r0, r7
 800345c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003460:	47c8      	blx	r9
 8003462:	3001      	adds	r0, #1
 8003464:	d023      	beq.n	80034ae <_printf_common+0xae>
 8003466:	6823      	ldr	r3, [r4, #0]
 8003468:	6922      	ldr	r2, [r4, #16]
 800346a:	f003 0306 	and.w	r3, r3, #6
 800346e:	2b04      	cmp	r3, #4
 8003470:	bf14      	ite	ne
 8003472:	2500      	movne	r5, #0
 8003474:	6833      	ldreq	r3, [r6, #0]
 8003476:	f04f 0600 	mov.w	r6, #0
 800347a:	bf08      	it	eq
 800347c:	68e5      	ldreq	r5, [r4, #12]
 800347e:	f104 041a 	add.w	r4, r4, #26
 8003482:	bf08      	it	eq
 8003484:	1aed      	subeq	r5, r5, r3
 8003486:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800348a:	bf08      	it	eq
 800348c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003490:	4293      	cmp	r3, r2
 8003492:	bfc4      	itt	gt
 8003494:	1a9b      	subgt	r3, r3, r2
 8003496:	18ed      	addgt	r5, r5, r3
 8003498:	42b5      	cmp	r5, r6
 800349a:	d11a      	bne.n	80034d2 <_printf_common+0xd2>
 800349c:	2000      	movs	r0, #0
 800349e:	e008      	b.n	80034b2 <_printf_common+0xb2>
 80034a0:	2301      	movs	r3, #1
 80034a2:	4652      	mov	r2, sl
 80034a4:	4641      	mov	r1, r8
 80034a6:	4638      	mov	r0, r7
 80034a8:	47c8      	blx	r9
 80034aa:	3001      	adds	r0, #1
 80034ac:	d103      	bne.n	80034b6 <_printf_common+0xb6>
 80034ae:	f04f 30ff 	mov.w	r0, #4294967295
 80034b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034b6:	3501      	adds	r5, #1
 80034b8:	e7c1      	b.n	800343e <_printf_common+0x3e>
 80034ba:	2030      	movs	r0, #48	@ 0x30
 80034bc:	18e1      	adds	r1, r4, r3
 80034be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80034c2:	1c5a      	adds	r2, r3, #1
 80034c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80034c8:	4422      	add	r2, r4
 80034ca:	3302      	adds	r3, #2
 80034cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80034d0:	e7c2      	b.n	8003458 <_printf_common+0x58>
 80034d2:	2301      	movs	r3, #1
 80034d4:	4622      	mov	r2, r4
 80034d6:	4641      	mov	r1, r8
 80034d8:	4638      	mov	r0, r7
 80034da:	47c8      	blx	r9
 80034dc:	3001      	adds	r0, #1
 80034de:	d0e6      	beq.n	80034ae <_printf_common+0xae>
 80034e0:	3601      	adds	r6, #1
 80034e2:	e7d9      	b.n	8003498 <_printf_common+0x98>

080034e4 <_printf_i>:
 80034e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034e8:	7e0f      	ldrb	r7, [r1, #24]
 80034ea:	4691      	mov	r9, r2
 80034ec:	2f78      	cmp	r7, #120	@ 0x78
 80034ee:	4680      	mov	r8, r0
 80034f0:	460c      	mov	r4, r1
 80034f2:	469a      	mov	sl, r3
 80034f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80034f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80034fa:	d807      	bhi.n	800350c <_printf_i+0x28>
 80034fc:	2f62      	cmp	r7, #98	@ 0x62
 80034fe:	d80a      	bhi.n	8003516 <_printf_i+0x32>
 8003500:	2f00      	cmp	r7, #0
 8003502:	f000 80d1 	beq.w	80036a8 <_printf_i+0x1c4>
 8003506:	2f58      	cmp	r7, #88	@ 0x58
 8003508:	f000 80b8 	beq.w	800367c <_printf_i+0x198>
 800350c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003510:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003514:	e03a      	b.n	800358c <_printf_i+0xa8>
 8003516:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800351a:	2b15      	cmp	r3, #21
 800351c:	d8f6      	bhi.n	800350c <_printf_i+0x28>
 800351e:	a101      	add	r1, pc, #4	@ (adr r1, 8003524 <_printf_i+0x40>)
 8003520:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003524:	0800357d 	.word	0x0800357d
 8003528:	08003591 	.word	0x08003591
 800352c:	0800350d 	.word	0x0800350d
 8003530:	0800350d 	.word	0x0800350d
 8003534:	0800350d 	.word	0x0800350d
 8003538:	0800350d 	.word	0x0800350d
 800353c:	08003591 	.word	0x08003591
 8003540:	0800350d 	.word	0x0800350d
 8003544:	0800350d 	.word	0x0800350d
 8003548:	0800350d 	.word	0x0800350d
 800354c:	0800350d 	.word	0x0800350d
 8003550:	0800368f 	.word	0x0800368f
 8003554:	080035bb 	.word	0x080035bb
 8003558:	08003649 	.word	0x08003649
 800355c:	0800350d 	.word	0x0800350d
 8003560:	0800350d 	.word	0x0800350d
 8003564:	080036b1 	.word	0x080036b1
 8003568:	0800350d 	.word	0x0800350d
 800356c:	080035bb 	.word	0x080035bb
 8003570:	0800350d 	.word	0x0800350d
 8003574:	0800350d 	.word	0x0800350d
 8003578:	08003651 	.word	0x08003651
 800357c:	6833      	ldr	r3, [r6, #0]
 800357e:	1d1a      	adds	r2, r3, #4
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6032      	str	r2, [r6, #0]
 8003584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003588:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800358c:	2301      	movs	r3, #1
 800358e:	e09c      	b.n	80036ca <_printf_i+0x1e6>
 8003590:	6833      	ldr	r3, [r6, #0]
 8003592:	6820      	ldr	r0, [r4, #0]
 8003594:	1d19      	adds	r1, r3, #4
 8003596:	6031      	str	r1, [r6, #0]
 8003598:	0606      	lsls	r6, r0, #24
 800359a:	d501      	bpl.n	80035a0 <_printf_i+0xbc>
 800359c:	681d      	ldr	r5, [r3, #0]
 800359e:	e003      	b.n	80035a8 <_printf_i+0xc4>
 80035a0:	0645      	lsls	r5, r0, #25
 80035a2:	d5fb      	bpl.n	800359c <_printf_i+0xb8>
 80035a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80035a8:	2d00      	cmp	r5, #0
 80035aa:	da03      	bge.n	80035b4 <_printf_i+0xd0>
 80035ac:	232d      	movs	r3, #45	@ 0x2d
 80035ae:	426d      	negs	r5, r5
 80035b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035b4:	230a      	movs	r3, #10
 80035b6:	4858      	ldr	r0, [pc, #352]	@ (8003718 <_printf_i+0x234>)
 80035b8:	e011      	b.n	80035de <_printf_i+0xfa>
 80035ba:	6821      	ldr	r1, [r4, #0]
 80035bc:	6833      	ldr	r3, [r6, #0]
 80035be:	0608      	lsls	r0, r1, #24
 80035c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80035c4:	d402      	bmi.n	80035cc <_printf_i+0xe8>
 80035c6:	0649      	lsls	r1, r1, #25
 80035c8:	bf48      	it	mi
 80035ca:	b2ad      	uxthmi	r5, r5
 80035cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80035ce:	6033      	str	r3, [r6, #0]
 80035d0:	bf14      	ite	ne
 80035d2:	230a      	movne	r3, #10
 80035d4:	2308      	moveq	r3, #8
 80035d6:	4850      	ldr	r0, [pc, #320]	@ (8003718 <_printf_i+0x234>)
 80035d8:	2100      	movs	r1, #0
 80035da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80035de:	6866      	ldr	r6, [r4, #4]
 80035e0:	2e00      	cmp	r6, #0
 80035e2:	60a6      	str	r6, [r4, #8]
 80035e4:	db05      	blt.n	80035f2 <_printf_i+0x10e>
 80035e6:	6821      	ldr	r1, [r4, #0]
 80035e8:	432e      	orrs	r6, r5
 80035ea:	f021 0104 	bic.w	r1, r1, #4
 80035ee:	6021      	str	r1, [r4, #0]
 80035f0:	d04b      	beq.n	800368a <_printf_i+0x1a6>
 80035f2:	4616      	mov	r6, r2
 80035f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80035f8:	fb03 5711 	mls	r7, r3, r1, r5
 80035fc:	5dc7      	ldrb	r7, [r0, r7]
 80035fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003602:	462f      	mov	r7, r5
 8003604:	42bb      	cmp	r3, r7
 8003606:	460d      	mov	r5, r1
 8003608:	d9f4      	bls.n	80035f4 <_printf_i+0x110>
 800360a:	2b08      	cmp	r3, #8
 800360c:	d10b      	bne.n	8003626 <_printf_i+0x142>
 800360e:	6823      	ldr	r3, [r4, #0]
 8003610:	07df      	lsls	r7, r3, #31
 8003612:	d508      	bpl.n	8003626 <_printf_i+0x142>
 8003614:	6923      	ldr	r3, [r4, #16]
 8003616:	6861      	ldr	r1, [r4, #4]
 8003618:	4299      	cmp	r1, r3
 800361a:	bfde      	ittt	le
 800361c:	2330      	movle	r3, #48	@ 0x30
 800361e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003622:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003626:	1b92      	subs	r2, r2, r6
 8003628:	6122      	str	r2, [r4, #16]
 800362a:	464b      	mov	r3, r9
 800362c:	4621      	mov	r1, r4
 800362e:	4640      	mov	r0, r8
 8003630:	f8cd a000 	str.w	sl, [sp]
 8003634:	aa03      	add	r2, sp, #12
 8003636:	f7ff fee3 	bl	8003400 <_printf_common>
 800363a:	3001      	adds	r0, #1
 800363c:	d14a      	bne.n	80036d4 <_printf_i+0x1f0>
 800363e:	f04f 30ff 	mov.w	r0, #4294967295
 8003642:	b004      	add	sp, #16
 8003644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	f043 0320 	orr.w	r3, r3, #32
 800364e:	6023      	str	r3, [r4, #0]
 8003650:	2778      	movs	r7, #120	@ 0x78
 8003652:	4832      	ldr	r0, [pc, #200]	@ (800371c <_printf_i+0x238>)
 8003654:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	6831      	ldr	r1, [r6, #0]
 800365c:	061f      	lsls	r7, r3, #24
 800365e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003662:	d402      	bmi.n	800366a <_printf_i+0x186>
 8003664:	065f      	lsls	r7, r3, #25
 8003666:	bf48      	it	mi
 8003668:	b2ad      	uxthmi	r5, r5
 800366a:	6031      	str	r1, [r6, #0]
 800366c:	07d9      	lsls	r1, r3, #31
 800366e:	bf44      	itt	mi
 8003670:	f043 0320 	orrmi.w	r3, r3, #32
 8003674:	6023      	strmi	r3, [r4, #0]
 8003676:	b11d      	cbz	r5, 8003680 <_printf_i+0x19c>
 8003678:	2310      	movs	r3, #16
 800367a:	e7ad      	b.n	80035d8 <_printf_i+0xf4>
 800367c:	4826      	ldr	r0, [pc, #152]	@ (8003718 <_printf_i+0x234>)
 800367e:	e7e9      	b.n	8003654 <_printf_i+0x170>
 8003680:	6823      	ldr	r3, [r4, #0]
 8003682:	f023 0320 	bic.w	r3, r3, #32
 8003686:	6023      	str	r3, [r4, #0]
 8003688:	e7f6      	b.n	8003678 <_printf_i+0x194>
 800368a:	4616      	mov	r6, r2
 800368c:	e7bd      	b.n	800360a <_printf_i+0x126>
 800368e:	6833      	ldr	r3, [r6, #0]
 8003690:	6825      	ldr	r5, [r4, #0]
 8003692:	1d18      	adds	r0, r3, #4
 8003694:	6961      	ldr	r1, [r4, #20]
 8003696:	6030      	str	r0, [r6, #0]
 8003698:	062e      	lsls	r6, r5, #24
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	d501      	bpl.n	80036a2 <_printf_i+0x1be>
 800369e:	6019      	str	r1, [r3, #0]
 80036a0:	e002      	b.n	80036a8 <_printf_i+0x1c4>
 80036a2:	0668      	lsls	r0, r5, #25
 80036a4:	d5fb      	bpl.n	800369e <_printf_i+0x1ba>
 80036a6:	8019      	strh	r1, [r3, #0]
 80036a8:	2300      	movs	r3, #0
 80036aa:	4616      	mov	r6, r2
 80036ac:	6123      	str	r3, [r4, #16]
 80036ae:	e7bc      	b.n	800362a <_printf_i+0x146>
 80036b0:	6833      	ldr	r3, [r6, #0]
 80036b2:	2100      	movs	r1, #0
 80036b4:	1d1a      	adds	r2, r3, #4
 80036b6:	6032      	str	r2, [r6, #0]
 80036b8:	681e      	ldr	r6, [r3, #0]
 80036ba:	6862      	ldr	r2, [r4, #4]
 80036bc:	4630      	mov	r0, r6
 80036be:	f000 f859 	bl	8003774 <memchr>
 80036c2:	b108      	cbz	r0, 80036c8 <_printf_i+0x1e4>
 80036c4:	1b80      	subs	r0, r0, r6
 80036c6:	6060      	str	r0, [r4, #4]
 80036c8:	6863      	ldr	r3, [r4, #4]
 80036ca:	6123      	str	r3, [r4, #16]
 80036cc:	2300      	movs	r3, #0
 80036ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036d2:	e7aa      	b.n	800362a <_printf_i+0x146>
 80036d4:	4632      	mov	r2, r6
 80036d6:	4649      	mov	r1, r9
 80036d8:	4640      	mov	r0, r8
 80036da:	6923      	ldr	r3, [r4, #16]
 80036dc:	47d0      	blx	sl
 80036de:	3001      	adds	r0, #1
 80036e0:	d0ad      	beq.n	800363e <_printf_i+0x15a>
 80036e2:	6823      	ldr	r3, [r4, #0]
 80036e4:	079b      	lsls	r3, r3, #30
 80036e6:	d413      	bmi.n	8003710 <_printf_i+0x22c>
 80036e8:	68e0      	ldr	r0, [r4, #12]
 80036ea:	9b03      	ldr	r3, [sp, #12]
 80036ec:	4298      	cmp	r0, r3
 80036ee:	bfb8      	it	lt
 80036f0:	4618      	movlt	r0, r3
 80036f2:	e7a6      	b.n	8003642 <_printf_i+0x15e>
 80036f4:	2301      	movs	r3, #1
 80036f6:	4632      	mov	r2, r6
 80036f8:	4649      	mov	r1, r9
 80036fa:	4640      	mov	r0, r8
 80036fc:	47d0      	blx	sl
 80036fe:	3001      	adds	r0, #1
 8003700:	d09d      	beq.n	800363e <_printf_i+0x15a>
 8003702:	3501      	adds	r5, #1
 8003704:	68e3      	ldr	r3, [r4, #12]
 8003706:	9903      	ldr	r1, [sp, #12]
 8003708:	1a5b      	subs	r3, r3, r1
 800370a:	42ab      	cmp	r3, r5
 800370c:	dcf2      	bgt.n	80036f4 <_printf_i+0x210>
 800370e:	e7eb      	b.n	80036e8 <_printf_i+0x204>
 8003710:	2500      	movs	r5, #0
 8003712:	f104 0619 	add.w	r6, r4, #25
 8003716:	e7f5      	b.n	8003704 <_printf_i+0x220>
 8003718:	080038f5 	.word	0x080038f5
 800371c:	08003906 	.word	0x08003906

08003720 <memmove>:
 8003720:	4288      	cmp	r0, r1
 8003722:	b510      	push	{r4, lr}
 8003724:	eb01 0402 	add.w	r4, r1, r2
 8003728:	d902      	bls.n	8003730 <memmove+0x10>
 800372a:	4284      	cmp	r4, r0
 800372c:	4623      	mov	r3, r4
 800372e:	d807      	bhi.n	8003740 <memmove+0x20>
 8003730:	1e43      	subs	r3, r0, #1
 8003732:	42a1      	cmp	r1, r4
 8003734:	d008      	beq.n	8003748 <memmove+0x28>
 8003736:	f811 2b01 	ldrb.w	r2, [r1], #1
 800373a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800373e:	e7f8      	b.n	8003732 <memmove+0x12>
 8003740:	4601      	mov	r1, r0
 8003742:	4402      	add	r2, r0
 8003744:	428a      	cmp	r2, r1
 8003746:	d100      	bne.n	800374a <memmove+0x2a>
 8003748:	bd10      	pop	{r4, pc}
 800374a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800374e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003752:	e7f7      	b.n	8003744 <memmove+0x24>

08003754 <_sbrk_r>:
 8003754:	b538      	push	{r3, r4, r5, lr}
 8003756:	2300      	movs	r3, #0
 8003758:	4d05      	ldr	r5, [pc, #20]	@ (8003770 <_sbrk_r+0x1c>)
 800375a:	4604      	mov	r4, r0
 800375c:	4608      	mov	r0, r1
 800375e:	602b      	str	r3, [r5, #0]
 8003760:	f7fd fc4e 	bl	8001000 <_sbrk>
 8003764:	1c43      	adds	r3, r0, #1
 8003766:	d102      	bne.n	800376e <_sbrk_r+0x1a>
 8003768:	682b      	ldr	r3, [r5, #0]
 800376a:	b103      	cbz	r3, 800376e <_sbrk_r+0x1a>
 800376c:	6023      	str	r3, [r4, #0]
 800376e:	bd38      	pop	{r3, r4, r5, pc}
 8003770:	2000025c 	.word	0x2000025c

08003774 <memchr>:
 8003774:	4603      	mov	r3, r0
 8003776:	b510      	push	{r4, lr}
 8003778:	b2c9      	uxtb	r1, r1
 800377a:	4402      	add	r2, r0
 800377c:	4293      	cmp	r3, r2
 800377e:	4618      	mov	r0, r3
 8003780:	d101      	bne.n	8003786 <memchr+0x12>
 8003782:	2000      	movs	r0, #0
 8003784:	e003      	b.n	800378e <memchr+0x1a>
 8003786:	7804      	ldrb	r4, [r0, #0]
 8003788:	3301      	adds	r3, #1
 800378a:	428c      	cmp	r4, r1
 800378c:	d1f6      	bne.n	800377c <memchr+0x8>
 800378e:	bd10      	pop	{r4, pc}

08003790 <memcpy>:
 8003790:	440a      	add	r2, r1
 8003792:	4291      	cmp	r1, r2
 8003794:	f100 33ff 	add.w	r3, r0, #4294967295
 8003798:	d100      	bne.n	800379c <memcpy+0xc>
 800379a:	4770      	bx	lr
 800379c:	b510      	push	{r4, lr}
 800379e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037a2:	4291      	cmp	r1, r2
 80037a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037a8:	d1f9      	bne.n	800379e <memcpy+0xe>
 80037aa:	bd10      	pop	{r4, pc}

080037ac <_realloc_r>:
 80037ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037b0:	4607      	mov	r7, r0
 80037b2:	4614      	mov	r4, r2
 80037b4:	460d      	mov	r5, r1
 80037b6:	b921      	cbnz	r1, 80037c2 <_realloc_r+0x16>
 80037b8:	4611      	mov	r1, r2
 80037ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037be:	f7ff bc3b 	b.w	8003038 <_malloc_r>
 80037c2:	b92a      	cbnz	r2, 80037d0 <_realloc_r+0x24>
 80037c4:	f7ff fbce 	bl	8002f64 <_free_r>
 80037c8:	4625      	mov	r5, r4
 80037ca:	4628      	mov	r0, r5
 80037cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037d0:	f000 f81a 	bl	8003808 <_malloc_usable_size_r>
 80037d4:	4284      	cmp	r4, r0
 80037d6:	4606      	mov	r6, r0
 80037d8:	d802      	bhi.n	80037e0 <_realloc_r+0x34>
 80037da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80037de:	d8f4      	bhi.n	80037ca <_realloc_r+0x1e>
 80037e0:	4621      	mov	r1, r4
 80037e2:	4638      	mov	r0, r7
 80037e4:	f7ff fc28 	bl	8003038 <_malloc_r>
 80037e8:	4680      	mov	r8, r0
 80037ea:	b908      	cbnz	r0, 80037f0 <_realloc_r+0x44>
 80037ec:	4645      	mov	r5, r8
 80037ee:	e7ec      	b.n	80037ca <_realloc_r+0x1e>
 80037f0:	42b4      	cmp	r4, r6
 80037f2:	4622      	mov	r2, r4
 80037f4:	4629      	mov	r1, r5
 80037f6:	bf28      	it	cs
 80037f8:	4632      	movcs	r2, r6
 80037fa:	f7ff ffc9 	bl	8003790 <memcpy>
 80037fe:	4629      	mov	r1, r5
 8003800:	4638      	mov	r0, r7
 8003802:	f7ff fbaf 	bl	8002f64 <_free_r>
 8003806:	e7f1      	b.n	80037ec <_realloc_r+0x40>

08003808 <_malloc_usable_size_r>:
 8003808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800380c:	1f18      	subs	r0, r3, #4
 800380e:	2b00      	cmp	r3, #0
 8003810:	bfbc      	itt	lt
 8003812:	580b      	ldrlt	r3, [r1, r0]
 8003814:	18c0      	addlt	r0, r0, r3
 8003816:	4770      	bx	lr

08003818 <_init>:
 8003818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800381a:	bf00      	nop
 800381c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800381e:	bc08      	pop	{r3}
 8003820:	469e      	mov	lr, r3
 8003822:	4770      	bx	lr

08003824 <_fini>:
 8003824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003826:	bf00      	nop
 8003828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800382a:	bc08      	pop	{r3}
 800382c:	469e      	mov	lr, r3
 800382e:	4770      	bx	lr
