TimeQuest Timing Analyzer report for Z80_bridge
Tue Jun 23 15:18:14 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'gpu_clk'
 12. Slow 1200mV 85C Model Hold: 'gpu_clk'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'gpu_clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'gpu_clk'
 26. Slow 1200mV 0C Model Hold: 'gpu_clk'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'gpu_clk'
 39. Fast 1200mV 0C Model Hold: 'gpu_clk'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Fast 1200mV 0C Model Metastability Report
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Slow Corner Signal Integrity Metrics
 54. Fast Corner Signal Integrity Metrics
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; Z80_bridge                                                     ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5F256C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; gpu_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { gpu_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 284.33 MHz ; 250.0 MHz       ; gpu_clk    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; gpu_clk ; -2.517 ; -41.194          ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; gpu_clk ; 0.432 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; gpu_clk ; -3.000 ; -44.636                        ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'gpu_clk'                                                                                                             ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.517 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 3.439      ;
; -2.515 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 3.437      ;
; -2.443 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 3.362      ;
; -2.443 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 3.362      ;
; -2.443 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 3.362      ;
; -2.404 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.324      ;
; -2.404 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.324      ;
; -2.404 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.324      ;
; -2.404 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.324      ;
; -2.402 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.322      ;
; -2.400 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.320      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.270 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 3.190      ;
; -2.090 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.080     ; 3.011      ;
; -2.090 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.080     ; 3.011      ;
; -2.090 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.080     ; 3.011      ;
; -2.051 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.973      ;
; -2.051 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.973      ;
; -2.051 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.973      ;
; -2.051 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.973      ;
; -2.036 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.956      ;
; -2.034 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.954      ;
; -1.895 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.817      ;
; -1.895 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.817      ;
; -1.895 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.817      ;
; -1.895 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.817      ;
; -1.895 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.817      ;
; -1.895 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.817      ;
; -1.895 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.817      ;
; -1.836 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.756      ;
; -1.714 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 2.633      ;
; -1.714 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 2.633      ;
; -1.714 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 2.633      ;
; -1.692 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 2.611      ;
; -1.692 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 2.611      ;
; -1.692 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 2.611      ;
; -1.675 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.595      ;
; -1.675 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.595      ;
; -1.675 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.595      ;
; -1.675 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.595      ;
; -1.653 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.573      ;
; -1.653 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.573      ;
; -1.653 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.573      ;
; -1.653 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.573      ;
; -1.507 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.427      ;
; -1.507 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.427      ;
; -1.507 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.427      ;
; -1.507 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.427      ;
; -1.507 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.427      ;
; -1.507 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.427      ;
; -1.507 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.427      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.485 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.405      ;
; -1.440 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.079     ; 2.362      ;
; -1.156 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.076      ;
; -1.152 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.072      ;
; -1.123 ; Z80_bridge:inst|Z80_rData_ena   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 2.043      ;
; -0.993 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 1.913      ;
; -0.959 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 1.878      ;
; -0.951 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 1.871      ;
; -0.893 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 1.813      ;
; -0.875 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.081     ; 1.795      ;
; -0.636 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 1.555      ;
; -0.633 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 1.552      ;
; -0.616 ; Z80_bridge:inst|IO_245_DLY[5]   ; Z80_bridge:inst|IO_245_DLY[6]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.083     ; 1.534      ;
; 0.037  ; Z80_bridge:inst|IO_245_DLY[4]   ; Z80_bridge:inst|IO_245_DLY[5]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 0.882      ;
; 0.037  ; Z80_bridge:inst|IO_245_DLY[3]   ; Z80_bridge:inst|IO_245_DLY[4]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 0.882      ;
; 0.037  ; Z80_bridge:inst|IO_245_DLY[1]   ; Z80_bridge:inst|IO_245_DLY[2]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 0.882      ;
; 0.038  ; Z80_bridge:inst|IO_245_DLY[2]   ; Z80_bridge:inst|IO_245_DLY[3]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 0.881      ;
; 0.038  ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[1]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 0.881      ;
; 0.097  ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.082     ; 0.822      ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'gpu_clk'                                                                                                             ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.480 ; Z80_bridge:inst|IO_245_DLY[3]   ; Z80_bridge:inst|IO_245_DLY[4]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.480 ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[1]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.481 ; Z80_bridge:inst|IO_245_DLY[4]   ; Z80_bridge:inst|IO_245_DLY[5]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.481 ; Z80_bridge:inst|IO_245_DLY[2]   ; Z80_bridge:inst|IO_245_DLY[3]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.482 ; Z80_bridge:inst|IO_245_DLY[1]   ; Z80_bridge:inst|IO_245_DLY[2]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 0.796      ;
; 0.949 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.263      ;
; 0.956 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.270      ;
; 0.957 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.271      ;
; 1.040 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 1.356      ;
; 1.041 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 1.357      ;
; 1.069 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.383      ;
; 1.071 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.385      ;
; 1.094 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.409      ;
; 1.140 ; Z80_bridge:inst|IO_245_DLY[5]   ; Z80_bridge:inst|IO_245_DLY[6]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 1.453      ;
; 1.144 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.458      ;
; 1.164 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.478      ;
; 1.256 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.571      ;
; 1.282 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.597      ;
; 1.347 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.661      ;
; 1.352 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.666      ;
; 1.428 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.742      ;
; 1.467 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.781      ;
; 1.510 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.825      ;
; 1.511 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.826      ;
; 1.519 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.085      ; 1.836      ;
; 1.579 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.893      ;
; 1.609 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 1.925      ;
; 1.630 ; Z80_bridge:inst|Z80_rData_ena   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 1.943      ;
; 1.649 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.964      ;
; 1.672 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 1.986      ;
; 1.679 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.994      ;
; 1.680 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 1.995      ;
; 1.699 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.012      ;
; 1.702 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.018      ;
; 1.723 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.037      ;
; 1.723 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.037      ;
; 1.723 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.037      ;
; 1.726 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.040      ;
; 1.727 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.041      ;
; 1.795 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.109      ;
; 1.803 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.119      ;
; 1.880 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.194      ;
; 1.888 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.204      ;
; 1.892 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.206      ;
; 1.892 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.206      ;
; 1.892 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.206      ;
; 1.895 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.209      ;
; 1.896 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.210      ;
; 1.935 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.085      ; 2.252      ;
; 1.936 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.085      ; 2.253      ;
; 1.942 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 2.257      ;
; 1.950 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.085      ; 2.267      ;
; 2.088 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.402      ;
; 2.089 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.403      ;
; 2.097 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.411      ;
; 2.097 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.411      ;
; 2.097 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.411      ;
; 2.097 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.411      ;
; 2.148 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.464      ;
; 2.148 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.464      ;
; 2.148 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.464      ;
; 2.151 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.467      ;
; 2.152 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.468      ;
; 2.203 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.083      ; 2.518      ;
; 2.237 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.551      ;
; 2.237 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.551      ;
; 2.237 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.551      ;
; 2.301 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.614      ;
; 2.301 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.614      ;
; 2.301 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.614      ;
; 2.304 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.617      ;
; 2.305 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.618      ;
; 2.328 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.642      ;
; 2.329 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.643      ;
; 2.530 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.846      ;
; 2.530 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.084      ; 2.846      ;
; 2.584 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.897      ;
; 2.584 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.897      ;
; 2.584 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.897      ;
; 2.584 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 2.897      ;
; 2.684 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.082      ; 2.998      ;
; 2.718 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 3.031      ;
; 2.718 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 3.031      ;
; 2.718 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.081      ; 3.031      ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'gpu_clk'                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; gpu_clk ; Rise       ; gpu_clk                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; 0.302  ; 0.490        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[0]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[1]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[2]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[3]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[4]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[5]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[6]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_DATA_prev|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[0]~en|clk          ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[0]~reg0|clk        ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[1]~en|clk          ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[1]~reg0|clk        ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[2]~en|clk          ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[2]~reg0|clk        ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[3]~en|clk          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; 9.397 ; 9.388 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 6.509 ; 6.783 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 6.828 ; 7.144 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 7.215 ; 7.495 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 7.573 ; 7.829 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 9.131 ; 9.167 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 9.333 ; 9.245 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 9.397 ; 9.388 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 8.823 ; 8.777 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 5.455 ; 5.419 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 2.460 ; 2.713 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 5.875 ; 5.968 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 5.852 ; 5.948 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 5.924 ; 6.004 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 5.590 ; 5.619 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 3.689 ; 3.854 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 4.130 ; 4.251 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 3.618 ; 3.751 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 4.060 ; 4.229 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 0.429 ; 0.549 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 2.973 ; 3.347 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 3.131 ; 3.051 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 5.843 ; 6.359 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 6.845 ; 7.102 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 5.295 ; 5.539 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 6.044 ; 6.191 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 7.845 ; 8.092 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 2.637 ; 2.767 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; 0.026  ; -0.127 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -2.077 ; -2.320 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -2.379 ; -2.667 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -2.753 ; -3.004 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -2.897 ; -3.108 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -4.573 ; -4.624 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -4.770 ; -4.700 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -4.827 ; -4.838 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -4.277 ; -4.250 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -4.857 ; -4.806 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -1.980 ; -2.208 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -5.255 ; -5.332 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -5.233 ; -5.313 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -5.301 ; -5.367 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -4.981 ; -4.996 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -3.155 ; -3.305 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -2.456 ; -2.599 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -1.846 ; -2.089 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -2.268 ; -2.498 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 0.026  ; -0.127 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -1.605 ; -1.992 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -1.783 ; -1.682 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -4.338 ; -4.843 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -2.398 ; -2.626 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -3.325 ; -3.507 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -4.047 ; -4.290 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -3.353 ; -3.576 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -1.108 ; -1.408 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 7.706 ; 7.512 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 8.154 ; 8.154 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 6.822 ; 6.686 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.816 ; 6.816 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 7.883 ; 7.628 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 8.154 ; 8.154 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 6.927 ; 6.927 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 7.132 ; 7.019 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 7.023 ; 7.023 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 7.192 ; 7.192 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 7.725 ; 7.538 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 7.515 ; 7.327 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 5.882 ; 5.882 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 5.882 ; 5.882 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.009 ; 6.009 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 6.747 ; 6.747 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 7.160 ; 7.160 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 6.103 ; 6.103 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 6.199 ; 6.199 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 6.221 ; 6.221 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 6.348 ; 6.348 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 7.533 ; 7.352 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 302.3 MHz ; 250.0 MHz       ; gpu_clk    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; gpu_clk ; -2.308 ; -36.850         ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; gpu_clk ; 0.381 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; gpu_clk ; -3.000 ; -44.636                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'gpu_clk'                                                                                                              ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.308 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 3.241      ;
; -2.306 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 3.239      ;
; -2.202 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 3.131      ;
; -2.200 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 3.129      ;
; -2.163 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 3.091      ;
; -2.163 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 3.091      ;
; -2.163 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 3.091      ;
; -2.134 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 3.064      ;
; -2.134 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 3.064      ;
; -2.134 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 3.064      ;
; -2.134 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 3.064      ;
; -2.045 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.974      ;
; -2.045 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.974      ;
; -2.045 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.974      ;
; -2.045 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.974      ;
; -2.044 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.973      ;
; -2.039 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.968      ;
; -2.039 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.968      ;
; -2.039 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.968      ;
; -2.039 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.968      ;
; -1.909 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.838      ;
; -1.907 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.836      ;
; -1.844 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.070     ; 2.776      ;
; -1.844 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.070     ; 2.776      ;
; -1.844 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.070     ; 2.776      ;
; -1.815 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.068     ; 2.749      ;
; -1.815 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.068     ; 2.749      ;
; -1.815 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.068     ; 2.749      ;
; -1.815 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.068     ; 2.749      ;
; -1.726 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.659      ;
; -1.726 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.659      ;
; -1.726 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.659      ;
; -1.726 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.659      ;
; -1.725 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.658      ;
; -1.720 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.653      ;
; -1.720 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.653      ;
; -1.606 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.535      ;
; -1.562 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 2.490      ;
; -1.562 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 2.490      ;
; -1.562 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 2.490      ;
; -1.520 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.450      ;
; -1.520 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.450      ;
; -1.520 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.450      ;
; -1.520 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.450      ;
; -1.515 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 2.443      ;
; -1.515 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 2.443      ;
; -1.515 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 2.443      ;
; -1.473 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.403      ;
; -1.473 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.403      ;
; -1.473 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.403      ;
; -1.473 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 2.403      ;
; -1.363 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.292      ;
; -1.363 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.292      ;
; -1.363 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.292      ;
; -1.363 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.292      ;
; -1.362 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.291      ;
; -1.355 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.284      ;
; -1.355 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.284      ;
; -1.355 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.284      ;
; -1.355 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.284      ;
; -1.355 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.284      ;
; -1.355 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.284      ;
; -1.355 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.284      ;
; -1.308 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.237      ;
; -1.308 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.237      ;
; -1.308 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.237      ;
; -1.308 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 2.237      ;
; -1.251 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.069     ; 2.184      ;
; -1.039 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 1.969      ;
; -1.004 ; Z80_bridge:inst|Z80_rData_ena   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 1.933      ;
; -1.003 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 1.932      ;
; -0.841 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 1.770      ;
; -0.833 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 1.762      ;
; -0.772 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.072     ; 1.702      ;
; -0.768 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 1.696      ;
; -0.722 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 1.651      ;
; -0.531 ; Z80_bridge:inst|IO_245_DLY[5]   ; Z80_bridge:inst|IO_245_DLY[6]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.075     ; 1.458      ;
; -0.482 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 1.410      ;
; -0.480 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.074     ; 1.408      ;
; 0.133  ; Z80_bridge:inst|IO_245_DLY[4]   ; Z80_bridge:inst|IO_245_DLY[5]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 0.796      ;
; 0.133  ; Z80_bridge:inst|IO_245_DLY[3]   ; Z80_bridge:inst|IO_245_DLY[4]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 0.796      ;
; 0.133  ; Z80_bridge:inst|IO_245_DLY[1]   ; Z80_bridge:inst|IO_245_DLY[2]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 0.796      ;
; 0.134  ; Z80_bridge:inst|IO_245_DLY[2]   ; Z80_bridge:inst|IO_245_DLY[3]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 0.795      ;
; 0.134  ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[1]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 0.795      ;
; 0.184  ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.073     ; 0.745      ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'gpu_clk'                                                                                                              ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.449 ; Z80_bridge:inst|IO_245_DLY[2]   ; Z80_bridge:inst|IO_245_DLY[3]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.449 ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[1]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.450 ; Z80_bridge:inst|IO_245_DLY[4]   ; Z80_bridge:inst|IO_245_DLY[5]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.450 ; Z80_bridge:inst|IO_245_DLY[3]   ; Z80_bridge:inst|IO_245_DLY[4]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.450 ; Z80_bridge:inst|IO_245_DLY[1]   ; Z80_bridge:inst|IO_245_DLY[2]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.833 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.122      ;
; 0.835 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.124      ;
; 0.835 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.124      ;
; 0.931 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 1.223      ;
; 0.935 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 1.227      ;
; 0.972 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.262      ;
; 0.992 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.281      ;
; 0.995 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.284      ;
; 1.025 ; Z80_bridge:inst|IO_245_DLY[5]   ; Z80_bridge:inst|IO_245_DLY[6]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.072      ; 1.312      ;
; 1.040 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.329      ;
; 1.052 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.341      ;
; 1.106 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.396      ;
; 1.130 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.420      ;
; 1.256 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.545      ;
; 1.263 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.552      ;
; 1.277 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.566      ;
; 1.339 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.078      ; 1.632      ;
; 1.345 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.635      ;
; 1.346 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.636      ;
; 1.351 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.640      ;
; 1.421 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 1.713      ;
; 1.423 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.712      ;
; 1.458 ; Z80_bridge:inst|Z80_rData_ena   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.746      ;
; 1.478 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.768      ;
; 1.483 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.773      ;
; 1.484 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 1.774      ;
; 1.498 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.787      ;
; 1.526 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.815      ;
; 1.526 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.815      ;
; 1.526 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.815      ;
; 1.529 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.818      ;
; 1.529 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.818      ;
; 1.574 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 1.866      ;
; 1.580 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 1.868      ;
; 1.664 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.664 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.664 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.953      ;
; 1.667 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.956      ;
; 1.667 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.956      ;
; 1.673 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 1.965      ;
; 1.674 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 1.963      ;
; 1.712 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.078      ; 2.005      ;
; 1.713 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.078      ; 2.006      ;
; 1.745 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.037      ;
; 1.749 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.038      ;
; 1.800 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.078      ; 2.093      ;
; 1.804 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 2.094      ;
; 1.871 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.160      ;
; 1.872 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.161      ;
; 1.893 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.185      ;
; 1.893 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.185      ;
; 1.893 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.185      ;
; 1.896 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.188      ;
; 1.896 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.188      ;
; 1.922 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.211      ;
; 1.922 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.211      ;
; 1.922 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.211      ;
; 1.922 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.211      ;
; 2.013 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.075      ; 2.303      ;
; 2.040 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.329      ;
; 2.040 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.329      ;
; 2.040 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.329      ;
; 2.052 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.340      ;
; 2.052 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.340      ;
; 2.052 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.340      ;
; 2.055 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.343      ;
; 2.055 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.343      ;
; 2.073 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.362      ;
; 2.074 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.363      ;
; 2.296 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.588      ;
; 2.296 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.077      ; 2.588      ;
; 2.405 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.693      ;
; 2.405 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.693      ;
; 2.405 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.693      ;
; 2.405 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.693      ;
; 2.496 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.074      ; 2.785      ;
; 2.523 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.811      ;
; 2.523 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.811      ;
; 2.523 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.073      ; 2.811      ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; gpu_clk ; Rise       ; gpu_clk                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; 0.300  ; 0.484        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|mem_valid_range|clk          ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[0]|clk            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[1]|clk            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[2]|clk            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[3]|clk            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[4]|clk            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[5]|clk            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[6]|clk            ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_DATA_prev|clk             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[0]~en|clk          ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[0]~reg0|clk        ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[1]~en|clk          ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[1]~reg0|clk        ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[2]~en|clk          ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[2]~reg0|clk        ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; 8.787 ; 8.403 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 5.948 ; 6.109 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 6.263 ; 6.402 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 6.640 ; 6.781 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 6.926 ; 7.091 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 8.528 ; 8.208 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 8.720 ; 8.298 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 8.787 ; 8.403 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 8.238 ; 7.866 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 5.111 ; 4.724 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 2.180 ; 2.294 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 5.477 ; 5.213 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 5.452 ; 5.214 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 5.515 ; 5.256 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 5.218 ; 4.904 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 3.369 ; 3.298 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 3.788 ; 3.686 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 3.298 ; 3.212 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 3.729 ; 3.638 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 0.408 ; 0.613 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 2.675 ; 3.329 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 3.057 ; 2.821 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 5.211 ; 5.812 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 6.255 ; 6.419 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 4.846 ; 4.902 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 5.537 ; 5.529 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 7.210 ; 7.300 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 2.422 ; 2.712 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; 0.006  ; -0.226 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -1.838 ; -1.949 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -2.139 ; -2.231 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -2.503 ; -2.594 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -2.594 ; -2.691 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -4.270 ; -4.008 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -4.457 ; -4.093 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -4.518 ; -4.195 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -3.993 ; -3.680 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -4.561 ; -4.180 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -1.747 ; -1.846 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -4.910 ; -4.649 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -4.886 ; -4.650 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -4.946 ; -4.691 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -4.661 ; -4.352 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -2.886 ; -2.811 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -2.211 ; -2.224 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -1.624 ; -1.747 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -2.036 ; -2.112 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 0.006  ; -0.226 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -1.456 ; -2.049 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -1.786 ; -1.599 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -3.879 ; -4.398 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -2.133 ; -2.246 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -3.033 ; -3.022 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -3.680 ; -3.789 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -3.048 ; -3.093 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -0.976 ; -1.481 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 7.393 ; 7.077 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 7.599 ; 7.464 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 6.561 ; 6.335 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.254 ; 6.208 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 7.599 ; 7.191 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 7.464 ; 7.464 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 6.576 ; 6.316 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 6.894 ; 6.568 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 6.518 ; 6.369 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 6.742 ; 6.565 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 7.411 ; 7.101 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 7.216 ; 6.911 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 5.502 ; 5.502 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 5.502 ; 5.502 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 5.613 ; 5.613 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 6.304 ; 6.304 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 6.665 ; 6.665 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 5.696 ; 5.696 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 5.789 ; 5.789 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 5.792 ; 5.792 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 5.910 ; 5.910 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 7.234 ; 6.935 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; gpu_clk ; -0.469 ; -7.081          ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; gpu_clk ; 0.167 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; gpu_clk ; -3.000 ; -32.708                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'gpu_clk'                                                                                                              ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.469 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.423      ;
; -0.466 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.420      ;
; -0.463 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.038     ; 1.412      ;
; -0.463 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.038     ; 1.412      ;
; -0.463 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.038     ; 1.412      ;
; -0.448 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.399      ;
; -0.448 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.399      ;
; -0.448 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.399      ;
; -0.448 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.399      ;
; -0.420 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.371      ;
; -0.417 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.368      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.396 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.346      ;
; -0.330 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.281      ;
; -0.327 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.278      ;
; -0.315 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.034     ; 1.268      ;
; -0.315 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.034     ; 1.268      ;
; -0.315 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.034     ; 1.268      ;
; -0.300 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.032     ; 1.255      ;
; -0.300 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.032     ; 1.255      ;
; -0.300 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.032     ; 1.255      ;
; -0.300 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.032     ; 1.255      ;
; -0.248 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.202      ;
; -0.248 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.202      ;
; -0.248 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.202      ;
; -0.248 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.202      ;
; -0.248 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.202      ;
; -0.248 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.202      ;
; -0.248 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 1.202      ;
; -0.193 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.143      ;
; -0.170 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.120      ;
; -0.170 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.120      ;
; -0.170 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.120      ;
; -0.156 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.106      ;
; -0.156 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.106      ;
; -0.156 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 1.106      ;
; -0.150 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.102      ;
; -0.150 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.102      ;
; -0.150 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.102      ;
; -0.150 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.102      ;
; -0.136 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.088      ;
; -0.136 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.088      ;
; -0.136 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.088      ;
; -0.136 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 1.088      ;
; -0.104 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.055      ;
; -0.104 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.055      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.090 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 1.041      ;
; -0.014 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.033     ; 0.968      ;
; 0.048  ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.903      ;
; 0.053  ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 0.899      ;
; 0.068  ; Z80_bridge:inst|Z80_rData_ena   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 0.882      ;
; 0.130  ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.821      ;
; 0.141  ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.810      ;
; 0.142  ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 0.808      ;
; 0.183  ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.768      ;
; 0.188  ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.035     ; 0.764      ;
; 0.292  ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 0.658      ;
; 0.295  ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.037     ; 0.655      ;
; 0.313  ; Z80_bridge:inst|IO_245_DLY[5]   ; Z80_bridge:inst|IO_245_DLY[6]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.038     ; 0.636      ;
; 0.577  ; Z80_bridge:inst|IO_245_DLY[1]   ; Z80_bridge:inst|IO_245_DLY[2]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.374      ;
; 0.578  ; Z80_bridge:inst|IO_245_DLY[4]   ; Z80_bridge:inst|IO_245_DLY[5]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.373      ;
; 0.578  ; Z80_bridge:inst|IO_245_DLY[2]   ; Z80_bridge:inst|IO_245_DLY[3]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.373      ;
; 0.579  ; Z80_bridge:inst|IO_245_DLY[3]   ; Z80_bridge:inst|IO_245_DLY[4]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.372      ;
; 0.580  ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[1]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.371      ;
; 0.601  ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 1.000        ; -0.036     ; 0.350      ;
+--------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'gpu_clk'                                                                                                              ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.167 ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.174 ; Z80_bridge:inst|IO_245_DLY[4]   ; Z80_bridge:inst|IO_245_DLY[5]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; Z80_bridge:inst|IO_245_DLY[3]   ; Z80_bridge:inst|IO_245_DLY[4]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; Z80_bridge:inst|IO_245_DLY[2]   ; Z80_bridge:inst|IO_245_DLY[3]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; Z80_bridge:inst|IO_245_DLY[0]   ; Z80_bridge:inst|IO_245_DLY[1]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.176 ; Z80_bridge:inst|IO_245_DLY[1]   ; Z80_bridge:inst|IO_245_DLY[2]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.362 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.503      ;
; 0.364 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.506      ;
; 0.365 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.507      ;
; 0.392 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.040      ; 0.536      ;
; 0.396 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.040      ; 0.540      ;
; 0.417 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.559      ;
; 0.419 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.560      ;
; 0.421 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.562      ;
; 0.423 ; Z80_bridge:inst|IO_245_DLY[5]   ; Z80_bridge:inst|IO_245_DLY[6]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.035      ; 0.562      ;
; 0.445 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.586      ;
; 0.455 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.596      ;
; 0.472 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.614      ;
; 0.491 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|IO_245_DLY[0]     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.633      ;
; 0.526 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.667      ;
; 0.530 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.672      ;
; 0.545 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.687      ;
; 0.554 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.696      ;
; 0.585 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.727      ;
; 0.585 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.727      ;
; 0.593 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.738      ;
; 0.602 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.744      ;
; 0.618 ; Z80_bridge:inst|Z80_rData_ena   ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.759      ;
; 0.621 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.766      ;
; 0.632 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.773      ;
; 0.634 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.776      ;
; 0.640 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.782      ;
; 0.640 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData_ena     ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.801      ;
; 0.673 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.815      ;
; 0.674 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.816      ;
; 0.675 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.817      ;
; 0.675 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.817      ;
; 0.676 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.818      ;
; 0.689 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.040      ; 0.833      ;
; 0.725 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.867      ;
; 0.728 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.870      ;
; 0.729 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.871      ;
; 0.730 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.872      ;
; 0.730 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.872      ;
; 0.731 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.873      ;
; 0.736 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.881      ;
; 0.761 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.906      ;
; 0.761 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.906      ;
; 0.768 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.910      ;
; 0.779 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.924      ;
; 0.800 ; Z80_bridge:inst|IO_245_DLY[6]   ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.942      ;
; 0.800 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.941      ;
; 0.800 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 0.941      ;
; 0.811 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.956      ;
; 0.830 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.972      ;
; 0.830 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.972      ;
; 0.830 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.972      ;
; 0.830 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 0.972      ;
; 0.849 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.994      ;
; 0.850 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.995      ;
; 0.851 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.996      ;
; 0.851 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.996      ;
; 0.852 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 0.997      ;
; 0.881 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 1.023      ;
; 0.888 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.029      ;
; 0.889 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.030      ;
; 0.890 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.031      ;
; 0.890 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.031      ;
; 0.891 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~en   ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.032      ;
; 0.894 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.035      ;
; 0.894 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.035      ;
; 0.894 ; Z80_bridge:inst|IO_DATA_prev    ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.035      ;
; 0.910 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 1.052      ;
; 0.912 ; Z80_bridge:inst|bank_id_access  ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.038      ; 1.054      ;
; 1.012 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 1.157      ;
; 1.012 ; Z80_bridge:inst|mem_valid_range ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.041      ; 1.157      ;
; 1.051 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[7]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.192      ;
; 1.051 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[6]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.192      ;
; 1.051 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[5]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.192      ;
; 1.051 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[4]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.192      ;
; 1.096 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[3]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.037      ; 1.237      ;
; 1.114 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[2]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 1.254      ;
; 1.114 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[1]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 1.254      ;
; 1.114 ; Z80_bridge:inst|mem_window      ; Z80_bridge:inst|Z80_rData[0]~reg0 ; gpu_clk      ; gpu_clk     ; 0.000        ; 0.036      ; 1.254      ;
+-------+---------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'gpu_clk'                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; gpu_clk ; Rise       ; gpu_clk                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[6]     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_DATA_prev      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[4]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[5]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[6]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~en   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[7]~reg0 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData_ena     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|bank_id_access    ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_valid_range   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; gpu_clk ; Rise       ; Z80_bridge:inst|mem_window        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[0]|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[1]|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[2]|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[3]|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[4]|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[5]|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_245_DLY[6]|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|IO_DATA_prev|clk             ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[0]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[0]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[1]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[1]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[2]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[2]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[3]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[3]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[4]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[4]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[5]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[5]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[6]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[6]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[7]~en|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData[7]~reg0|clk        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|Z80_rData_ena|clk            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|bank_id_access|clk           ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|mem_valid_range|clk          ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; inst|mem_window|clk               ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; gpu_clk~input|o                   ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; gpu_clk~inputclkctrl|inclk[0]     ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; gpu_clk~inputclkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; gpu_clk ; Rise       ; gpu_clk~input|i                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; gpu_clk ; Rise       ; gpu_clk~input|i                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[0]     ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[1]     ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[2]     ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[3]     ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[4]     ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|IO_245_DLY[5]     ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[0]~en   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[1]~en   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[2]~en   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; gpu_clk ; Rise       ; Z80_bridge:inst|Z80_rData[3]~en   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; 4.035 ; 4.792 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 2.865 ; 3.481 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 2.986 ; 3.651 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 3.136 ; 3.798 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 3.303 ; 3.953 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 3.917 ; 4.688 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 3.983 ; 4.702 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 4.035 ; 4.792 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 3.791 ; 4.501 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 2.339 ; 3.135 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 1.140 ; 1.749 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 2.507 ; 3.359 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 2.520 ; 3.372 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 2.526 ; 3.381 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 2.376 ; 3.190 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 1.593 ; 2.289 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 1.778 ; 2.479 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 1.600 ; 2.271 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 1.755 ; 2.454 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 0.255 ; 0.526 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 1.484 ; 1.583 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 1.239 ; 1.790 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 2.822 ; 3.232 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 2.983 ; 3.576 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 2.315 ; 2.964 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 2.634 ; 3.267 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 3.433 ; 4.094 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 1.158 ; 1.401 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; -0.056 ; -0.340 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -0.991 ; -1.589 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -1.110 ; -1.755 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -1.253 ; -1.894 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -1.310 ; -1.946 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -1.994 ; -2.759 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -2.056 ; -2.771 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -2.108 ; -2.859 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -1.874 ; -2.580 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -2.080 ; -2.854 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -0.928 ; -1.522 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -2.244 ; -3.070 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -2.256 ; -3.083 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -2.262 ; -3.091 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -2.117 ; -2.908 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -1.367 ; -2.042 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -1.112 ; -1.707 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -0.905 ; -1.493 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -1.047 ; -1.643 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; -0.056 ; -0.340 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -0.819 ; -1.037 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -0.693 ; -1.128 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -2.090 ; -2.601 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -1.105 ; -1.681 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -1.450 ; -2.111 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -1.802 ; -2.421 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -1.541 ; -2.180 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -0.551 ; -0.783 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 3.537 ; 3.693 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 4.632 ; 4.632 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 3.927 ; 3.927 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 3.994 ; 3.994 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 4.447 ; 4.447 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 4.632 ; 4.632 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 4.038 ; 4.038 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 4.098 ; 4.098 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 4.107 ; 4.107 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 4.171 ; 4.171 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 3.557 ; 3.711 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 3.454 ; 3.604 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 2.966 ; 2.966 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 2.966 ; 2.966 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 2.990 ; 3.031 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 3.394 ; 3.394 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 3.478 ; 3.586 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 3.064 ; 3.064 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 3.113 ; 3.113 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 3.080 ; 3.113 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 3.161 ; 3.181 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 3.473 ; 3.621 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.517  ; 0.167 ; N/A      ; N/A     ; -3.000              ;
;  gpu_clk         ; -2.517  ; 0.167 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -41.194 ; 0.0   ; 0.0      ; 0.0     ; -44.636             ;
;  gpu_clk         ; -41.194 ; 0.000 ; N/A      ; N/A     ; -44.636             ;
+------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; 9.397 ; 9.388 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; 6.509 ; 6.783 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; 6.828 ; 7.144 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; 7.215 ; 7.495 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; 7.573 ; 7.829 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; 9.131 ; 9.167 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; 9.333 ; 9.245 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; 9.397 ; 9.388 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; 8.823 ; 8.777 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; 5.455 ; 5.419 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; 2.460 ; 2.713 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; 5.875 ; 5.968 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; 5.852 ; 5.948 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; 5.924 ; 6.004 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; 5.590 ; 5.619 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; 3.689 ; 3.854 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; 4.130 ; 4.251 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; 3.618 ; 3.751 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; 4.060 ; 4.229 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 0.429 ; 0.613 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; 2.973 ; 3.347 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; 3.131 ; 3.051 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; 5.843 ; 6.359 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; 6.845 ; 7.102 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; 5.295 ; 5.539 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; 6.044 ; 6.191 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; 7.845 ; 8.092 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; 2.637 ; 2.767 ; Rise       ; gpu_clk         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; z80_ADDR[*]   ; gpu_clk    ; 0.026  ; -0.127 ; Rise       ; gpu_clk         ;
;  z80_ADDR[0]  ; gpu_clk    ; -0.991 ; -1.589 ; Rise       ; gpu_clk         ;
;  z80_ADDR[1]  ; gpu_clk    ; -1.110 ; -1.755 ; Rise       ; gpu_clk         ;
;  z80_ADDR[2]  ; gpu_clk    ; -1.253 ; -1.894 ; Rise       ; gpu_clk         ;
;  z80_ADDR[3]  ; gpu_clk    ; -1.310 ; -1.946 ; Rise       ; gpu_clk         ;
;  z80_ADDR[4]  ; gpu_clk    ; -1.994 ; -2.759 ; Rise       ; gpu_clk         ;
;  z80_ADDR[5]  ; gpu_clk    ; -2.056 ; -2.771 ; Rise       ; gpu_clk         ;
;  z80_ADDR[6]  ; gpu_clk    ; -2.108 ; -2.859 ; Rise       ; gpu_clk         ;
;  z80_ADDR[7]  ; gpu_clk    ; -1.874 ; -2.580 ; Rise       ; gpu_clk         ;
;  z80_ADDR[8]  ; gpu_clk    ; -2.080 ; -2.854 ; Rise       ; gpu_clk         ;
;  z80_ADDR[9]  ; gpu_clk    ; -0.928 ; -1.522 ; Rise       ; gpu_clk         ;
;  z80_ADDR[10] ; gpu_clk    ; -2.244 ; -3.070 ; Rise       ; gpu_clk         ;
;  z80_ADDR[11] ; gpu_clk    ; -2.256 ; -3.083 ; Rise       ; gpu_clk         ;
;  z80_ADDR[12] ; gpu_clk    ; -2.262 ; -3.091 ; Rise       ; gpu_clk         ;
;  z80_ADDR[13] ; gpu_clk    ; -2.117 ; -2.908 ; Rise       ; gpu_clk         ;
;  z80_ADDR[14] ; gpu_clk    ; -1.367 ; -2.042 ; Rise       ; gpu_clk         ;
;  z80_ADDR[15] ; gpu_clk    ; -1.112 ; -1.707 ; Rise       ; gpu_clk         ;
;  z80_ADDR[16] ; gpu_clk    ; -0.905 ; -1.493 ; Rise       ; gpu_clk         ;
;  z80_ADDR[17] ; gpu_clk    ; -1.047 ; -1.643 ; Rise       ; gpu_clk         ;
;  z80_ADDR[18] ; gpu_clk    ; 0.026  ; -0.127 ; Rise       ; gpu_clk         ;
;  z80_ADDR[19] ; gpu_clk    ; -0.819 ; -1.037 ; Rise       ; gpu_clk         ;
;  z80_ADDR[20] ; gpu_clk    ; -0.693 ; -1.128 ; Rise       ; gpu_clk         ;
;  z80_ADDR[21] ; gpu_clk    ; -2.090 ; -2.601 ; Rise       ; gpu_clk         ;
; z80_IORQ      ; gpu_clk    ; -1.105 ; -1.681 ; Rise       ; gpu_clk         ;
; z80_M1        ; gpu_clk    ; -1.450 ; -2.111 ; Rise       ; gpu_clk         ;
; z80_MREQ      ; gpu_clk    ; -1.802 ; -2.421 ; Rise       ; gpu_clk         ;
; z80_RD        ; gpu_clk    ; -1.541 ; -2.180 ; Rise       ; gpu_clk         ;
; z80_WR        ; gpu_clk    ; -0.551 ; -0.783 ; Rise       ; gpu_clk         ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 7.706 ; 7.512 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 8.154 ; 8.154 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 6.822 ; 6.686 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 6.816 ; 6.816 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 7.883 ; 7.628 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 8.154 ; 8.154 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 6.927 ; 6.927 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 7.132 ; 7.019 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 7.023 ; 7.023 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 7.192 ; 7.192 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 7.725 ; 7.538 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; z80_BDIR_EN  ; gpu_clk    ; 3.454 ; 3.604 ; Rise       ; gpu_clk         ;
; z80_DATA[*]  ; gpu_clk    ; 2.966 ; 2.966 ; Rise       ; gpu_clk         ;
;  z80_DATA[0] ; gpu_clk    ; 2.966 ; 2.966 ; Rise       ; gpu_clk         ;
;  z80_DATA[1] ; gpu_clk    ; 2.990 ; 3.031 ; Rise       ; gpu_clk         ;
;  z80_DATA[2] ; gpu_clk    ; 3.394 ; 3.394 ; Rise       ; gpu_clk         ;
;  z80_DATA[3] ; gpu_clk    ; 3.478 ; 3.586 ; Rise       ; gpu_clk         ;
;  z80_DATA[4] ; gpu_clk    ; 3.064 ; 3.064 ; Rise       ; gpu_clk         ;
;  z80_DATA[5] ; gpu_clk    ; 3.113 ; 3.113 ; Rise       ; gpu_clk         ;
;  z80_DATA[6] ; gpu_clk    ; 3.080 ; 3.113 ; Rise       ; gpu_clk         ;
;  z80_DATA[7] ; gpu_clk    ; 3.161 ; 3.181 ; Rise       ; gpu_clk         ;
; z80_DATA_DIR ; gpu_clk    ; 3.473 ; 3.621 ; Rise       ; gpu_clk         ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; z80_DATA_DIR  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_OE_EN     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_BDIR_EN   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; z80_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_wDATA[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_RD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_IORQ                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_M1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_MREQ                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_WR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpu_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z80_ADDR[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; z80_DATA_DIR  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_OE_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_BDIR_EN   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; z80_DATA_DIR  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_OE_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_BDIR_EN   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; z80_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; z80_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; gpu_clk    ; gpu_clk  ; 168      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; gpu_clk    ; gpu_clk  ; 168      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 266   ; 266  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 23 15:18:11 2020
Info: Command: quartus_sta Z80_bridge -c Z80_bridge
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Z80_bridge.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name gpu_clk gpu_clk
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.517
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.517       -41.194 gpu_clk 
Info: Worst-case hold slack is 0.432
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.432         0.000 gpu_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -44.636 gpu_clk 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.308
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.308       -36.850 gpu_clk 
Info: Worst-case hold slack is 0.381
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.381         0.000 gpu_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -44.636 gpu_clk 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -rise_to [get_clocks {gpu_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {gpu_clk}] -fall_to [get_clocks {gpu_clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.469
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.469        -7.081 gpu_clk 
Info: Worst-case hold slack is 0.167
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.167         0.000 gpu_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -32.708 gpu_clk 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Tue Jun 23 15:18:14 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


