;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-3, 0
	SPL @100, 23
	MOV #16, @400
	SUB 816, @616
	CMP @127, 106
	SUB 12, @10
	SUB @127, 106
	MOV #16, @400
	MOV <-21, @-0
	SPL -7, @-20
	MOV -7, <-20
	JMP @16, #400
	SPL @100, 23
	ADD @80, -79
	CMP @127, 106
	SUB @121, 103
	CMP @127, 106
	CMP @127, 106
	JMN @111, 129
	SUB @127, 106
	SUB @121, 106
	SUB @816, @616
	MOV -7, <-20
	MOV #16, @400
	SLT 0, 990
	JMN @16, #400
	JMN @16, #400
	JMN @16, #400
	MOV #16, @420
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV #16, @420
	MOV #16, @420
	MOV #16, @420
	JMN @111, 129
	JMN @111, 129
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	JMZ 110, 290
	SPL 0, <792
	ADD @121, 106
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
