# NMR Pulse Sequence Specifications
## Resynant Harmonyzer NMR Spectrometer
### Detailed Waveform and Timing Requirements

**Document Version:** 2.0
**Date:** November 20, 2025 (Updated from v1.0, Nov 8, 2025)
**Customer:** Resynant, Inc.

**Update Summary:**
- Added Section 1.4: Phased Implementation (Prototype â†’ Beta â†’ Production)
- Prioritized pulse sequences by project phase (P0/P1/P2/P3)
- Mapped sequences to validation timeline (Mar-May 2026)
- Defined decision gates and acceptance criteria

---

## 1. Introduction

### 1.1 Purpose
This document provides detailed technical specifications for standard NMR pulse sequences to be implemented on the Per Vices Crimson TNG platform. It includes exact timing parameters, RF amplitudes, phases, and waveform definitions to guide FPGA development and system optimization.

### 1.2 Document Scope
- Standard solid-state NMR pulse sequences
- Waveform definitions with quantitative parameters
- RF channel coordination requirements
- Timing precision and synchronization specifications
- FPGA resource requirements for each sequence type

### 1.3 Notation and Conventions

**RF Pulse Notation:**
- **Flip angle:** 90Â°, 180Â°, etc. (nominal)
- **Phase:** 0Â°, 90Â°, 180Â°, 270Â° (TPPI convention: 0Â° = +x, 90Â° = +y, 180Â° = -x, 270Â° = -y)
- **Duration:** Typically specified in microseconds (Î¼s)
- **Power:** Specified in dBm or as attenuation relative to maximum

**Channel Notation:**
- **1H:** Proton channel (typically Tx B, high power)
- **13C:** Carbon channel (typically Tx A, medium power)
- **15N:** Nitrogen channel (typically Tx C or D, lower power)

### 1.4 Phased Implementation: Prototype â†’ Production

**Project Timeline:** 36 weeks (Dec 2025 - Aug 2026)
- **Prototype Delivery:** Feb 28, 2026
- **Validation Testing:** Mar 2 - May 15, 2026
- **Beta Testing (Indiana):** May 18 - Jun 30, 2026
- **Production Release:** Aug 1, 2026

This document specifies pulse sequences for implementation across multiple project phases. Not all sequences need to be implemented for prototype acceptance - focus on core functionality first, then expand in production.

#### Phase 1: Prototype (Feb-May 2026) - MUST-HAVE for Acceptance

**Goal:** Prove basic NMR functionality and multi-channel coordination

| Sequence | Section | Priority | Acceptance Criteria |
|----------|---------|----------|---------------------|
| **Single-Pulse Acquisition** | Section 2 | P0 (Critical) | SNR >50:1 on adamantane (13C) |
| **Basic Rectangular Pulses** | Section 2 | P0 (Critical) | 90Â° and 180Â° pulses, phase control |
| **Simple TPPM Decoupling** | Section 3 | P0 (Critical) | Multiplet collapse, SNR gain 2-4Ã— |
| **Cross-Polarization (Basic)** | Section 4 | P1 (High) | CP enhancement â‰¥2Ã— vs. direct |
| **Linear Ramp (CP contact)** | Section 4.5.1 | P1 (High) | Required for CP experiments |

**FPGA Requirements (Prototype):**
- Rectangular waveform generation (all channels)
- TPPM decoupling (basic 2-phase modulation)
- Linear amplitude ramps (for CP contact pulses)
- GPIO timing control (Â±100 ns precision)
- CIC decimation filters (mandatory for 10 GbE bandwidth)

**Software Requirements (Prototype):**
- UDP receiver (PVAN-11 packet parsing)
- Single-pulse sequence compiler
- Basic FIR filtering (host-side decimation)
- FFT for spectral analysis
- Phase control (0Â°, 90Â°, 180Â°, 270Â°)

**Validation Tests (Mar-May 2026):**
- Bench testing: GPIO timing, phase coherency (Mar 2-13)
- NMR integration: Single-pulse, SNR, dynamic range (Mar 16 - Apr 10)
- Multi-channel: CP experiments, decoupling (Apr 13 - May 8)

#### Phase 2: Beta Testing (May-Jun 2026) - SHOULD-HAVE for Production

**Goal:** Real-world testing with Indiana University customer

| Sequence | Section | Priority | Beta Test Focus |
|----------|---------|----------|-----------------|
| **SPINAL-64 Decoupling** | Section 5.3 | P1 (High) | Superior to TPPM, customer preference |
| **Gaussian Shaped Pulses** | Section 6.2 | P2 (Medium) | Selective excitation |
| **Complex Phase Cycling** | Sections 2.6, 4.8 | P2 (Medium) | Advanced artifact suppression |
| **Tangent Ramp (CP)** | Section 4.5.2 | P2 (Medium) | Optimized CP performance |

**Focus:** User experience, reliability, customer feedback on features

#### Phase 3: Production Release (Jul-Aug 2026) - NICE-TO-HAVE

**Goal:** Full feature set for production deployment

| Sequence | Section | Priority | Production Value |
|----------|---------|----------|-----------------|
| **XiX Decoupling** | Section 5.2 | P2 (Medium) | Advanced decoupling option |
| **Sinc Shaped Pulses** | Section 6.3 | P2 (Medium) | Frequency-selective excitation |
| **WURST Shaped Pulses** | Section 6.4 | P2 (Medium) | Broadband excitation |
| **Tanh/HSn Ramps (CP)** | Section 4.5.3-4 | P3 (Low) | Optimized for specific samples |
| **FPGA Waveform Looping** | Section 3.4.3 | P2 (Medium) | Performance optimization |

**FPGA Enhancements (Production):**
- Hardware waveform looping (for continuous decoupling)
- Advanced shaped pulse generation (sinc, Gaussian, WURST)
- Complex amplitude ramps (tanh, HSn)
- Additional decimation filter options
- Performance tuning based on beta feedback

**Software Enhancements (Production):**
- Advanced pulse sequence compiler (shaped pulses, complex phase cycling)
- Harmonyzer system integration
- User interface refinement
- Calibration and optimization tools

#### Implementation Priority Summary

**P0 (Critical - Prototype Acceptance):**
- Single-pulse acquisition (Section 2) âœ…
- TPPM decoupling (Section 3) âœ…
- Basic cross-polarization (Section 4.1-4.4, 4.5.1) âœ…
- Rectangular and linear ramp waveforms âœ…

**P1 (High - Beta Testing):**
- SPINAL-64 decoupling (Section 5.3) â³
- Gaussian shaped pulses (Section 6.2) â³
- Tangent ramp CP (Section 4.5.2) â³
- Complex phase cycling (Sections 2.6, 4.8) â³

**P2 (Medium - Production Release):**
- XiX decoupling (Section 5.2) ğŸ“‹
- Sinc/WURST shaped pulses (Sections 6.3-6.4) ğŸ“‹
- FPGA waveform looping optimization ğŸ“‹

**P3 (Low - Future Enhancement):**
- Tanh/HSn ramps (Sections 4.5.3-4.5.4) ğŸ’¡
- Additional advanced sequences ğŸ’¡

#### Decision Gates

**Prototype Acceptance (May 15, 2026):**
- **Pass Criteria:** All P0 sequences functional, acceptance criteria met
- **If Pass:** Proceed to beta testing (Indiana)
- **If Fail:** Identify issues, implement fixes, re-test (buffer: 2-4 weeks)

**Beta Testing Complete (Jun 30, 2026):**
- **Pass Criteria:** P0+P1 sequences validated in field, customer satisfaction
- **If Pass:** Proceed to production release
- **If Fail:** Address beta feedback, prioritize fixes

**Production Release (Aug 1, 2026):**
- **Deliverable:** P0+P1+P2 sequences implemented, production-ready system

---

## 2. Basic NMR Pulse Sequence: Single Pulse Acquisition

### 2.1 Sequence Overview

**Purpose:** Acquire FID following a single excitation pulse

**Pulse Sequence Diagram:**
```
1H:   [90Â°x] â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                â†‘
13C:  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ [acquire]
           Ï„dead
```

### 2.2 Detailed Timing Sequence

| Time (Î¼s) | 1H Channel (Tx B) | 13C Channel (Tx A) | Rx A | GPIO |
|-----------|-------------------|-------------------|------|------|
| 0 | Idle | Idle | Off | All low |
| 100 | Idle | **90Â°x pulse START** | Off | GPIO 0 HIGH (Tx A gate) |
| 105 | Idle | **90Â°x pulse END** | Off | GPIO 0 remain HIGH |
| 110 | Idle | Idle | Off | GPIO 0 LOW |
| 130 | Idle | Idle | Off | Dead time (probe recovery) |
| 135 | Idle | Idle | **Acquire START** | GPIO 4 HIGH (Rx A gate) |
| 100,135 | Idle | Idle | **Acquire END** | GPIO 4 remain HIGH |
| 100,140 | Idle | Idle | Off | GPIO 4 LOW |
| 100,150 | Idle | Idle | Off | Return to idle |

**Total Sequence Duration:** ~100 ms (dominated by acquisition time)

### 2.3 RF Pulse Parameters

**13C 90Â° Pulse:**
- **Type:** Rectangular (constant amplitude and phase)
- **Duration:** 5 Î¼s (typical for 50 kHz nutation frequency)
- **Phase:** 0Â° (x-axis)
- **Frequency:** 13C Larmor frequency (e.g., 100.6 MHz at 9.4T, 150.9 MHz at 14.1T)
- **Power Level:** +10 dBm from SDR â†’ 300W from external amplifier (typical)
- **Nutation Frequency:** 50 kHz (90Â° in 5 Î¼s)

**Calculation:**
- 90Â° pulse width = 1 / (4 Ã— nutation frequency)
- For 50 kHz nutation: 90Â° pulse = 1 / (4 Ã— 50 kHz) = 5 Î¼s

### 2.4 Acquisition Parameters

**13C Acquisition:**
- **Spectral Width:** 100 kHz (typical for solid-state 13C)
- **Dwell Time:** 10 Î¼s (= 1 / spectral width)
- **Number of Points:** 10,000 complex points
- **Acquisition Time:** 100 ms
- **Data Size:** 10,000 points Ã— 8 bytes (16-bit I + 16-bit Q) = 80 kB per FID

**FPGA Processing:**
- ADC sample rate: 325 MSPS
- CIC decimation: 325 MSPS â†’ 10 MHz (32.5Ã— decimation)
- Host FIR decimation: 10 MHz â†’ 100 kHz (100Ã— decimation)
- Total decimation: 3250Ã—

### 2.5 GPIO Timing Requirements

**Tx A Gate (GPIO 0):**
- **Activate:** 5 Î¼s before pulse
- **Hold:** 5 Î¼s after pulse (total ~15 Î¼s HIGH)
- **Purpose:** Gate external 13C power amplifier

**Rx A Gate (GPIO 4):**
- **Activate:** 5 Î¼s before acquisition
- **Hold:** Through entire acquisition + 5 Î¼s
- **Purpose:** Gate preamplifier protection circuitry

**Timing Precision:** Â±100 ns for all GPIO edges

### 2.6 Phase Cycling (Optional but Recommended)

**Two-Step Phase Cycle:**
```
Scan 1: 13C pulse = 0Â°,  Receiver = 0Â°
Scan 2: 13C pulse = 180Â°, Receiver = 180Â°
```
**Purpose:** Suppress DC offset and other artifacts

**Four-Step Phase Cycle (CYCLOPS):**
```
Scan 1: 13C pulse = 0Â°,   Receiver = 0Â°
Scan 2: 13C pulse = 90Â°,  Receiver = 90Â°
Scan 3: 13C pulse = 180Â°, Receiver = 180Â°
Scan 4: 13C pulse = 270Â°, Receiver = 270Â°
```
**Purpose:** Suppress quadrature image artifacts

### 2.7 Waveform Generation

**13C 90Â° Rectangular Pulse:**
```
I(t) = A Ã— cos(2Ï€ Ã— 0 Ã— t) = A     for 0 â‰¤ t â‰¤ 5 Î¼s
Q(t) = A Ã— sin(2Ï€ Ã— 0 Ã— t) = 0     for 0 â‰¤ t â‰¤ 5 Î¼s
```
Where A = amplitude (full scale for 0 dB attenuation)

**DAC Output:**
- Sample rate: 325 MSPS
- Number of samples: 325 samples/Î¼s Ã— 5 Î¼s = 1625 samples
- I values: [A, A, A, ... A] (1625 values)
- Q values: [0, 0, 0, ... 0] (1625 values)

**Storage Requirement:** Minimal (constant values)

---

## 3. Single-Pulse with Broadband Decoupling

### 3.1 Sequence Overview

**Purpose:** Acquire 13C FID with 1H decoupling to collapse multiplets

**Pulse Sequence Diagram:**
```
1H:   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ [TPPM decoupling]â”€â”€â”€â”€
                        (100 ms)
13C:  [90Â°x] â”€â”€â”€â”€â”€â”€ [acquire]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
           Ï„dead
```

### 3.2 Detailed Timing Sequence

| Time (Î¼s) | 1H Channel (Tx B) | 13C Channel (Tx A) | Rx A | GPIO |
|-----------|-------------------|-------------------|------|------|
| 0 | Idle | Idle | Off | All low |
| 100 | Idle | **90Â°x pulse START** | Off | GPIO 0 HIGH |
| 105 | Idle | **90Â°x pulse END** | Off | GPIO 0 LOW (after delay) |
| 110 | Idle | Idle | Off | Dead time |
| 128 | **TPPM decoupling START** | Idle | Off | GPIO 1 HIGH (1H gate) |
| 135 | TPPM continues | Idle | **Acquire START** | GPIO 4 HIGH |
| 100,135 | **TPPM decoupling END** | Idle | **Acquire END** | GPIO 1, 4 remain HIGH |
| 100,138 | Idle | Idle | Off | GPIO 1 LOW |
| 100,140 | Idle | Idle | Off | GPIO 4 LOW |

**Total Sequence Duration:** ~100 ms

### 3.3 13C Observation Pulse

**Same as Section 2.3** (single 90Â° rectangular pulse)

### 3.4 1H TPPM Decoupling Waveform

**TPPM = Two-Pulse Phase Modulation**

#### 3.4.1 TPPM Parameters

**Basic Element:**
```
[+Ï†, Ï„p] â†’ [-Ï†, Ï„p] â†’ repeat
```

**Standard Parameters:**
- **Pulse width (Ï„p):** 6-8 Î¼s
- **Phase angle (Ï†):** 10-20Â° (typically 15Â°)
- **RF amplitude:** Constant, corresponds to ~83-100 kHz nutation frequency
- **Cycle time:** 2 Ã— Ï„p = 12-16 Î¼s per cycle

**Example: TPPM-15 (Ï„p = 7 Î¼s, Ï† = 15Â°)**

| Time Segment | Phase | Duration | Cumulative Time |
|--------------|-------|----------|-----------------|
| Pulse 1 | +15Â° | 7 Î¼s | 0-7 Î¼s |
| Pulse 2 | -15Â° | 7 Î¼s | 7-14 Î¼s |
| Pulse 3 | +15Â° | 7 Î¼s | 14-21 Î¼s |
| Pulse 4 | -15Â° | 7 Î¼s | 21-28 Î¼s |
| ... | ... | ... | ... |

**For 100 ms acquisition:**
- Number of cycles: 100,000 Î¼s / 14 Î¼s â‰ˆ 7,143 cycles
- Total pulses: ~14,286 alternating phase pulses

#### 3.4.2 TPPM Waveform Generation

**Per-Pulse I/Q Values:**

For phase Ï† = +15Â°:
```
I(t) = A Ã— cos(15Â°) â‰ˆ 0.966 A
Q(t) = A Ã— sin(15Â°) â‰ˆ 0.259 A
```

For phase Ï† = -15Â°:
```
I(t) = A Ã— cos(-15Â°) â‰ˆ 0.966 A
Q(t) = A Ã— sin(-15Â°) â‰ˆ -0.259 A
```

**DAC Samples per Pulse:**
- Sample rate: 325 MSPS
- Pulse duration: 7 Î¼s
- Samples per pulse: 325 Ã— 7 = 2275 samples

**Basic TPPM Element (2 pulses, 14 Î¼s):**
- I values: [0.966A Ã— 2275 samples] + [0.966A Ã— 2275 samples] = 4550 samples
- Q values: [0.259A Ã— 2275 samples] + [-0.259A Ã— 2275 samples] = 4550 samples
- Total element size: 4550 complex samples Ã— 4 bytes = 18.2 kB

#### 3.4.3 FPGA Implementation Options

**Option 1: Real-Time Streaming from Host**
- Host generates full 100 ms waveform
- Stream via 10GbE to Crimson TNG
- Data rate: 325 MSPS Ã— 4 bytes Ã— 100 ms = 130 MB
- **Bandwidth:** 1.3 GB/s sustained (within 10GbE capacity)
- **Concern:** Latency, jitter, buffer underruns

**Option 2: FPGA Waveform Looping (Preferred)**
- Store basic TPPM element in FPGA block RAM (18.2 kB)
- Hardware loop counter repeats element 7,143 times
- **Advantage:** Zero jitter, minimal host bandwidth
- **FPGA Resources Required:**
  - Block RAM: ~20 kB per decoupling channel
  - Logic: Loop counter (16-bit), address generator, state machine
  - Estimated: <500 logic elements

**Option 3: Compressed Waveform with FPGA Decompression**
- Store only phase/amplitude changes, decompress on FPGA
- More complex but minimal memory
- **Consideration:** May not be necessary given small waveform size

**Recommendation:** Option 2 (FPGA looping) for production, Option 1 (streaming) acceptable for initial prototype

### 3.5 1H RF Power Requirements

**Decoupling Amplitude:**
- Nutation frequency: 83-100 kHz (typical for 1H decoupling)
- Corresponds to: -10 to -15 dB relative to maximum 1H power
- **Example:** If max 1H power is +10 dBm â†’ 1 kW from amplifier
  - Decoupling at -10 dB â†’ 0 dBm â†’ 100W from amplifier (typical)

**Power Calculation:**
- 90Â° pulse (maximum power): e.g., 2.5 Î¼s â†’ 100 kHz nutation
- Decoupling (reduced power): 83 kHz nutation
- Power ratio: (83/100)Â² â‰ˆ 0.69 â†’ -1.6 dB
- Attenuation: -10 dB setting achievable

---

## 4. Cross-Polarization with Decoupling

### 4.1 Sequence Overview

**Purpose:** Transfer magnetization from 1H to 13C, then acquire with 1H decoupling

**Pulse Sequence Diagram:**
```
1H:   [90Â°x]â”€â”€â”€â”€[CP spin-lock]â”€â”€â”€â”€â”€â”€[TPPM decoupling]â”€â”€â”€â”€
                    (2 ms)              (100 ms)
13C:  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[CP ramp]â”€â”€â”€â”€â”€â”€â”€â”€â”€[acquire]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                    (2 ms)              (100 ms)
```

### 4.2 Detailed Timing Sequence

| Time (Î¼s) | 1H Channel (Tx B) | 13C Channel (Tx A) | Rx A | GPIO |
|-----------|-------------------|-------------------|------|------|
| 0 | Idle | Idle | Off | All low |
| 100 | **90Â°y pulse START** | Idle | Off | GPIO 1 HIGH |
| 102.5 | **90Â°y pulse END** | Idle | Off | â€” |
| 102.5 | **CP spin-lock START** (phase +y) | **CP ramp START** (phase +x) | Off | GPIO 0 HIGH |
| 2,102.5 | **CP spin-lock END** | **CP ramp END** | Off | â€” |
| 2,102.5 | Idle | Idle | Off | GPIO 0, 1 LOW |
| 2,125 | **TPPM decoupling START** | Idle | Off | GPIO 1 HIGH |
| 2,135 | TPPM continues | Idle | **Acquire START** | GPIO 4 HIGH |
| 102,135 | **TPPM END** | Idle | **Acquire END** | â€” |
| 102,138 | Idle | Idle | Off | GPIO 1 LOW |
| 102,140 | Idle | Idle | Off | GPIO 4 LOW |

**Total Sequence Duration:** ~102 ms (dominated by acquisition)

### 4.3 1H Preparation Pulse (90Â°)

**Parameters:**
- **Duration:** 2.5 Î¼s (for 100 kHz nutation frequency)
- **Phase:** 90Â° (y-axis, to prepare for spin-lock along +y)
- **Power:** Maximum (0 dB attenuation) â†’ +10 dBm â†’ 1 kW from amplifier (typical)
- **Frequency:** 1H Larmor frequency (e.g., 400 MHz at 9.4T)

**Waveform:**
```
I(t) = A Ã— cos(90Â°) = 0
Q(t) = A Ã— sin(90Â°) = A     for 0 â‰¤ t â‰¤ 2.5 Î¼s
```

### 4.4 1H Cross-Polarization Spin-Lock

**Parameters:**
- **Duration:** 2000 Î¼s (2 ms)
- **Phase:** 90Â° (same as prep pulse, maintains spin-lock along +y)
- **RF Amplitude:** Constant, corresponds to 50-83 kHz nutation frequency
- **Power:** -10 to -15 dB attenuation
- **Purpose:** Maintain 1H magnetization in transverse plane during CP contact

**Waveform:**
```
I(t) = A_CP Ã— cos(90Â°) = 0
Q(t) = A_CP Ã— sin(90Â°) = A_CP     for 0 â‰¤ t â‰¤ 2000 Î¼s
```

Where A_CP = reduced amplitude (e.g., 50% of maximum for -6 dB)

**DAC Samples:**
- Sample rate: 325 MSPS
- Samples: 325 Ã— 2000 = 650,000 samples
- Storage: 650k samples Ã— 4 bytes = 2.6 MB (if stored)
- **Note:** Constant value waveform, can be generated in real-time on FPGA

### 4.5 13C Cross-Polarization Ramp

**Parameters:**
- **Duration:** 2000 Î¼s (2 ms, same as 1H spin-lock)
- **Phase:** 0Â° (constant throughout ramp)
- **RF Amplitude:** Variable (ramped)
  - **Start:** Corresponds to 40 kHz nutation frequency
  - **End:** Corresponds to 60 kHz nutation frequency
  - **Ramp Profile:** Linear or tangent (depending on Hartmann-Hahn matching optimization)
- **Power:** -20 to -25 dB attenuation range
- **Purpose:** Sweep through Hartmann-Hahn matching condition

#### 4.5.1 Linear Ramp Specification

**Amplitude Ramp:**
```
A(t) = A_start + (A_end - A_start) Ã— (t / T_ramp)
```

Where:
- A_start = amplitude for 40 kHz nutation (e.g., 0.4 Ã— A_max)
- A_end = amplitude for 60 kHz nutation (e.g., 0.6 Ã— A_max)
- T_ramp = 2000 Î¼s

**Waveform:**
```
I(t) = A(t) Ã— cos(0Â°) = A(t)
Q(t) = A(t) Ã— sin(0Â°) = 0     for 0 â‰¤ t â‰¤ 2000 Î¼s
```

#### 4.5.2 Waveform Generation for CP Ramp

**Discretization:**
- Update rate: Every 5-10 Î¼s (200-400 amplitude steps)
- **Example:** 400 steps over 2 ms â†’ 5 Î¼s per step

**Amplitude Calculation (400 steps):**
```
For step n = 0 to 399:
  t = n Ã— 5 Î¼s
  A[n] = A_start + (A_end - A_start) Ã— (n / 399)
  I[n] = A[n]
  Q[n] = 0
```

**DAC Samples:**
- 5 Î¼s per step Ã— 325 MSPS = 1625 samples per step
- Total samples: 400 steps Ã— 1625 = 650,000 samples
- For each amplitude step, repeat constant I/Q value 1625 times
- **Storage:** 400 unique amplitude values + interpolation logic

**FPGA Implementation:**
- **Option 1:** Store 400 amplitude values in block RAM, DAC outputs interpolated ramp
- **Option 2:** Real-time amplitude calculation via linear interpolator
- **Memory Required:** 400 Ã— 2 bytes = 800 bytes (minimal)

#### 4.5.3 Tangent Ramp (Alternative)

**Purpose:** Match Hartmann-Hahn condition over broader range

**Amplitude Function:**
```
A(t) = A_center + Î”A Ã— tan((t / T_ramp - 0.5) Ã— Ï€/2)
```

Where:
- A_center = center amplitude (e.g., 0.5 Ã— A_max for 50 kHz)
- Î”A = ramp range (e.g., 0.1 Ã— A_max for Â±10 kHz sweep)

**Discretization:** Same as linear ramp (400 steps)

### 4.6 1H Decoupling During Acquisition

**Same as Section 3.4** (TPPM decoupling for 100 ms)

### 4.7 Hartmann-Hahn Matching Condition

**Theory:**
In the rotating frame, CP transfer is efficient when:
```
Ï‰â‚(1H) = Ï‰â‚(13C)
```

Where Ï‰â‚ = Î³Bâ‚ is the nutation frequency in rad/s.

**In practice:**
- 1H spin-lock: Fixed at ~60-83 kHz nutation
- 13C ramp: Sweep from 40-60 kHz to ensure crossing of matching condition
- Ramp compensates for RF inhomogeneity and sample variations

**Optimization:**
- Acquire CP signal vs. 13C amplitude (Hartmann-Hahn profile)
- Identify matching condition (maximum signal)
- Fine-tune ramp center and width

### 4.8 Timing Synchronization Requirements

**Critical Timing:**
1. **1H 90Â° â†’ CP spin-lock transition:** Immediate (within 1 sample, <10 ns)
   - Phase must remain coherent (90Â° throughout)
   - No gap between pulses (continuous RF)

2. **1H CP spin-lock â†” 13C CP ramp synchronization:**
   - **Must start simultaneously** (within 100 ns)
   - **Must end simultaneously** (within 100 ns)
   - Duration exactly equal (2000 Î¼s Â± 100 ns)

3. **CP contact â†’ decoupling/acquisition transition:**
   - Brief gap (20-30 Î¼s) for switching transients
   - Not critical for phase coherency (different experiment phase)

**FPGA Coordination:**
- Single timed command triggers both 1H and 13C CP waveforms
- Hardware state machine ensures synchronized start/stop
- Separate GPIO triggers for each channel amplifier

---

## 5. Advanced Decoupling Sequences

### 5.1 SPINAL-64 Decoupling

**SPINAL = Small Phase Incremental Alternation**

#### 5.1.1 SPINAL-64 Structure

**Basic Element (64 pulses):**
```
[Ï†â‚, Ï„] [Ï†â‚‚, Ï„] [Ï†â‚, Ï„] [Ï†â‚‚, Ï„] ... repeated 32 times
```

Where:
- Ï†â‚ = +Î± (e.g., +10Â° to +15Â°)
- Ï†â‚‚ = -Î± (e.g., -10Â° to -15Â°)
- Ï„ = pulse width (typically 5-10 Î¼s)

**Variations:**
- **SPINAL-64:** 64-pulse element, Î± = 10-15Â°
- **SPINAL-32:** 32-pulse element, faster cycling
- **XiX:** More complex phase pattern for improved performance

#### 5.1.2 SPINAL-64 Parameters

**Example: SPINAL-64 with Ï„ = 8 Î¼s, Î± = 12Â°**

| Pulse # | Phase | Duration | Cumulative Time |
|---------|-------|----------|-----------------|
| 1 | +12Â° | 8 Î¼s | 0-8 Î¼s |
| 2 | -12Â° | 8 Î¼s | 8-16 Î¼s |
| 3 | +12Â° | 8 Î¼s | 16-24 Î¼s |
| ... | ... | ... | ... |
| 64 | -12Â° | 8 Î¼s | 504-512 Î¼s |

**Element Duration:** 64 Ã— 8 Î¼s = 512 Î¼s
**For 100 ms acquisition:** 100,000 / 512 â‰ˆ 195 repetitions

#### 5.1.3 SPINAL-64 Waveform Generation

**I/Q Values:**

For phase +12Â°:
```
I = A Ã— cos(12Â°) â‰ˆ 0.978 A
Q = A Ã— sin(12Â°) â‰ˆ 0.208 A
```

For phase -12Â°:
```
I = A Ã— cos(-12Â°) â‰ˆ 0.978 A
Q = A Ã— sin(-12Â°) â‰ˆ -0.208 A
```

**DAC Samples per Element:**
- Samples per pulse: 325 MSPS Ã— 8 Î¼s = 2600 samples
- Total element: 64 Ã— 2600 = 166,400 samples
- Memory: 166,400 Ã— 4 bytes = 665.6 kB

**FPGA Implementation:**
- Store 64-pulse element in block RAM (~666 kB)
- Hardware loop counter repeats 195 times
- **Memory requirement significant but feasible** for Arria V ST (check available block RAM)

### 5.2 SWf-TPPM (Swept-Frequency TPPM)

**Purpose:** Improved decoupling over broad bandwidth

**Concept:** Sweep 1H carrier frequency during decoupling to average over RF inhomogeneity

**Implementation:**
- Baseband TPPM waveform (as in Section 3.4)
- Modulate carrier frequency by Â±5 to Â±10 kHz
- Sweep period: 100-500 Î¼s

**Complexity:** Higher; may defer to future development

---

## 6. Shaped Pulses

### 6.1 Gaussian Pulse

**Purpose:** Frequency-selective 90Â° or 180Â° pulse

#### 6.1.1 Gaussian Pulse Parameters

**Example: Gaussian 180Â° Pulse**
- **Duration:** 1000 Î¼s (1 ms)
- **Selectivity:** 1 kHz bandwidth (full width at half maximum)
- **Truncation:** Gaussian truncated at Â±3Ïƒ

**Gaussian Function:**
```
A(t) = A_max Ã— exp(-((t - t_center) / Ïƒ)Â²)
```

Where:
- t_center = 500 Î¼s (center of pulse)
- Ïƒ = 170 Î¼s (for 1 kHz bandwidth: FWHM â‰ˆ 2.355Ïƒ)
- A_max = peak amplitude

**Phase:** Constant (0Â°) for on-resonance pulse

#### 6.1.2 Gaussian Pulse Waveform

**Discretization:**
- Sample interval: 200 ns (5 MHz effective rate)
- Number of points: 1000 Î¼s / 200 ns = 5000 points

**Amplitude Calculation:**
```
For point n = 0 to 4999:
  t[n] = n Ã— 0.2 Î¼s
  A[n] = A_max Ã— exp(-((t[n] - 500) / 170)Â²)
  I[n] = A[n] Ã— cos(0Â°) = A[n]
  Q[n] = A[n] Ã— sin(0Â°) = 0
```

**DAC Samples:**
- DAC rate: 325 MSPS
- Upsample 5000 points to 325 MSPS (65Ã— interpolation)
- Total DAC samples: 1000 Î¼s Ã— 325 MSPS = 325,000 samples
- **Interpolation:** Linear or sinc interpolation on FPGA

**Storage:**
- Baseband waveform: 5000 points Ã— 4 bytes = 20 kB
- **FPGA:** Store baseband, interpolate in real-time to DAC rate

#### 6.1.3 Adiabatic Gaussian Pulse (Frequency Sweep)

**Purpose:** Robust inversion over broad bandwidth

**Modification:** Add linear frequency sweep

**Phase Function:**
```
Ï†(t) = 2Ï€ Ã— Î”f Ã— (t - t_center)
```

Where Î”f = sweep range (e.g., Â±10 kHz over 1 ms)

**I/Q Waveform:**
```
I[n] = A[n] Ã— cos(Ï†[n])
Q[n] = A[n] Ã— sin(Ï†[n])
```

**Storage:** Same (5000 points Ã— 4 bytes Ã— 2 channels = 40 kB)

### 6.2 Sinc Pulse

**Purpose:** Frequency-selective excitation with flat excitation profile

#### 6.2.1 Sinc Pulse Parameters

**Example: Sinc 90Â° Pulse**
- **Duration:** 500 Î¼s
- **Selectivity:** 2 kHz bandwidth
- **Lobes:** Truncated sinc with Hamming window

**Sinc Function:**
```
A(t) = A_max Ã— sinc(2Ï€ Ã— BW Ã— (t - t_center)) Ã— Hamming(t)
```

Where:
- BW = bandwidth = 2 kHz
- sinc(x) = sin(x) / x
- Hamming(t) = 0.54 - 0.46 Ã— cos(2Ï€ Ã— t / T)

**Phase:** Constant (0Â°)

#### 6.2.2 Sinc Pulse Waveform

**Discretization:** Same as Gaussian (5000 points over 1 ms, or 2500 points over 500 Î¼s)

**Storage:** 2500 points Ã— 4 bytes = 10 kB

---

## 7. FPGA Resource Summary

### 7.1 Block RAM Requirements

**Per-Channel Waveform Storage:**

| Waveform Type | Size | Channels | Total |
|--------------|------|----------|-------|
| TPPM element | 18 kB | 1 (1H decoupling) | 18 kB |
| SPINAL-64 element | 666 kB | 1 (1H decoupling) | 666 kB |
| CP ramp | 0.8 kB | 1 (13C) | 0.8 kB |
| Gaussian shaped pulse | 20 kB | 1 (as needed) | 20 kB |
| **Total (worst case)** | | | **~700 kB** |

**Arria V ST Block RAM:**
- Typical: 10-20 Mb (1.25-2.5 MB) total on-chip memory
- **Assessment:** 700 kB is feasible (<30% of typical block RAM)

**Recommendation:**
- Prioritize TPPM storage (18 kB) for initial implementation
- Defer SPINAL-64 (666 kB) if block RAM constrained; use streaming

### 7.2 Logic Element Requirements

**Per-Channel Processing:**

| Function | Logic Elements (estimate) |
|----------|--------------------------|
| CIC decimation filter (4-stage, 32Ã— decimation) | 500-1000 per Rx channel |
| Waveform address generator and loop control | 200-500 per Tx channel |
| Interpolator for shaped pulses | 500-1000 per Tx channel |
| GPIO timing controller | 200-500 total |
| **Total (4 Rx + 4 Tx + GPIO)** | **~8,000-15,000 LE** |

**Arria V ST Logic Elements:**
- Typical: 100,000-200,000 logic elements depending on specific model
- **Assessment:** 15,000 LE is <15% of typical resources â†’ feasible

### 7.3 FPGA Development Priority

**Phase 1 (Critical for Prototype):**
1. CIC decimation filters (4Ã— Rx channels) â†’ Dynamic range requirement
2. Basic GPIO timing control â†’ Timing precision requirement
3. Basic waveform playback from host streaming â†’ Functional baseline

**Phase 2 (Optimization):**
4. TPPM waveform buffering and loop control â†’ Reduce bandwidth, improve stability
5. CP ramp waveform storage and playback â†’ Complex sequence support

**Phase 3 (Advanced):**
6. SPINAL-64 buffering (if block RAM available)
7. Shaped pulse interpolation and playback
8. Real-time amplitude/frequency modulation

---

## 8. Pulse Sequence Parameter Tables

### 8.1 Typical NMR Frequencies (at Different Field Strengths)

| Nucleus | 9.4 T | 14.1 T | 18.8 T | 21.1 T |
|---------|-------|--------|--------|--------|
| Â¹H | 400 MHz | 600 MHz | 800 MHz | 900 MHz |
| Â¹Â³C | 100.6 MHz | 150.9 MHz | 201.2 MHz | 226.3 MHz |
| Â¹âµN | 40.5 MHz | 60.8 MHz | 81.1 MHz | 91.2 MHz |

**Crimson TNG Frequency Range:** 20-1400 MHz (pending confirmation)
**Assessment:** Covers all nuclei at all relevant field strengths âœ“

### 8.2 Typical RF Power Levels

| Application | Nutation Freq. | 90Â° Pulse Width | Attenuation | Power from SDR | Amplifier Output |
|-------------|---------------|-----------------|-------------|----------------|------------------|
| Â¹H 90Â° pulse | 100 kHz | 2.5 Î¼s | 0 dB | +10 dBm | 1000 W |
| Â¹H CP spin-lock | 60-83 kHz | â€” | -10 dB | 0 dBm | 100 W |
| Â¹H decoupling | 83-100 kHz | â€” | -10 dB | 0 dBm | 100 W |
| Â¹Â³C 90Â° pulse | 50 kHz | 5 Î¼s | 0 dB | +10 dBm | 300 W |
| Â¹Â³C CP ramp | 40-60 kHz | â€” | -20 dB | -10 dBm | 30 W |
| Â¹âµN 90Â° pulse | 50 kHz | 5 Î¼s | 0 dB | +10 dBm | 100 W |

**Note:** Amplifier output powers are representative; actual values depend on probe tuning and sample.

### 8.3 Typical Timing Parameters

| Parameter | Typical Range | Precision Required |
|-----------|--------------|-------------------|
| Pulse width (hard pulse) | 1-10 Î¼s | Â±50 ns |
| Pulse width (shaped pulse) | 0.1-10 ms | Â±1 Î¼s |
| Dead time (Tx â†’ Rx) | 10-100 Î¼s | Â±1 Î¼s |
| CP contact time | 0.1-10 ms | Â±1 Î¼s |
| Decoupling duration | 10-500 ms | Â±10 Î¼s |
| Acquisition time | 10-500 ms | Â±10 Î¼s |
| Recycle delay | 0.1-60 seconds | Â±1 ms |

### 8.4 Typical Data Acquisition Parameters

| Parameter | Solid-State NMR | Solution NMR | Notes |
|-----------|----------------|--------------|-------|
| Spectral width | 50-500 kHz | 10-50 kHz | Solid-state broader due to anisotropy |
| Acquisition time | 10-100 ms | 0.5-5 s | Solid-state shorter (faster decay) |
| Number of points | 1,000-20,000 | 16,000-256,000 | Depends on resolution needs |
| Dwell time | 2-20 Î¼s | 20-100 Î¼s | = 1 / spectral width |
| Data size per FID | 8-160 kB | 128 kB-2 MB | 8 bytes per complex point |

**Crimson TNG Match:** Excellent for solid-state NMR (primary target)

---

## 9. Software Interface Requirements

### 9.1 Pulse Sequence Programming Interface

**Required Functionality:**
1. **Waveform Upload:** Send arbitrary I/Q waveforms to Crimson TNG
2. **Timed Command Execution:** Trigger waveform playback at precise times
3. **GPIO Control:** Set GPIO states synchronized with RF events
4. **Phase/Amplitude Control:** Real-time adjustment of RF parameters
5. **Acquisition Control:** Define acquisition windows and data routing

### 9.2 Data Structures

**Pulse Sequence Definition (Conceptual):**
```python
class PulseSequenceEvent:
    time: float          # Event time in microseconds
    channel: str         # 'TxA', 'TxB', 'RxA', etc.
    event_type: str      # 'pulse', 'acquire', 'gpio', etc.
    parameters: dict     # Event-specific parameters

class PulseSequence:
    events: List[PulseSequenceEvent]
    waveforms: Dict[str, Waveform]  # Pre-loaded waveforms

    def compile(self) -> bytes:
        """Compile sequence to Crimson TNG command format"""

    def upload(self, crimson: CrimsonTNG):
        """Upload sequence to hardware"""

    def execute(self):
        """Trigger sequence execution"""
```

**Example: Single-Pulse Sequence**
```python
seq = PulseSequence()

# Upload waveforms
seq.add_waveform('C13_90x', rectangular_pulse(duration_us=5, phase_deg=0))

# Define events
seq.add_event(time_us=100, channel='GPIO_0', event_type='set_high')
seq.add_event(time_us=100, channel='TxA', event_type='pulse', waveform='C13_90x')
seq.add_event(time_us=105, channel='GPIO_0', event_type='set_low')
seq.add_event(time_us=135, channel='GPIO_4', event_type='set_high')
seq.add_event(time_us=135, channel='RxA', event_type='acquire', duration_us=100000, points=10000)
seq.add_event(time_us=100140, channel='GPIO_4', event_type='set_low')

# Compile and execute
seq.compile()
seq.upload(crimson_tng)
seq.execute()
```

### 9.3 Integration with Resynant Harmonyzer Software

**Required Development (Resynant Responsibility):**
1. Pulse sequence compiler (translate high-level NMR sequences â†’ Crimson TNG commands)
2. UDP packet receiver and parser (Per Vices PVAN-11 format)
3. Real-time data processing (decimation, filtering, Fourier transform)
4. User interface for pulse sequence programming
5. Data storage and archival (NMR-standard formats)

**Interfaces to Per Vices Crimson TNG:**
1. 10GbE data interface (UDP packets)
2. 1GbE command interface (configuration, control)
3. Timed command API (precise sequence execution)

---

## 10. Validation and Calibration Procedures

### 10.1 Pulse Width Calibration

**Nutation Curve Measurement:**
1. Vary pulse width from 0 to 20 Î¼s in 1 Î¼s steps
2. Acquire signal intensity for each pulse width
3. Fit to: Signal = A Ã— |sin(Î¸)|, where Î¸ = Ï‰â‚ Ã— t
4. Determine 90Â° pulse width (maximum signal)
5. Verify 180Â° pulse width = 2 Ã— 90Â° pulse width (null)

**Expected Result:**
- Sinusoidal intensity modulation
- 90Â° pulse: 5 Î¼s (for 50 kHz nutation)
- 180Â° pulse: 10 Î¼s
- 360Â° pulse: 20 Î¼s (return to zero)

### 10.2 Phase Calibration

**Phase Increment Test:**
1. Acquire FID with pulse phase = 0Â°
2. Repeat with phase = 90Â°, 180Â°, 270Â°
3. Measure receiver phase for each
4. Verify 90Â° increments in receiver phase

**Expected Result:**
- Linear phase relationship between transmit and receive
- Slope = 1.0 (or -1.0 depending on phase convention)

### 10.3 Cross-Polarization Optimization

**Hartmann-Hahn Matching:**
1. Fix 1H CP spin-lock amplitude
2. Vary 13C CP amplitude from -30 dB to -10 dB in 1 dB steps
3. Measure 13C signal intensity vs. 13C amplitude
4. Identify matching condition (maximum signal)

**Contact Time Optimization:**
1. Set 13C amplitude to matching condition
2. Vary CP contact time: 0.1, 0.25, 0.5, 1, 2, 3, 5, 8, 10 ms
3. Measure 13C signal intensity vs. contact time
4. Fit to exponential model: I(t) = Iâ‚€(1 - exp(-t/T_CP))
5. Extract T_CP (CP transfer time constant)

**Expected Results:**
- Hartmann-Hahn profile: Bell-shaped curve with clear maximum
- Optimal contact time: 1-3 ms (typical for glycine, alanine)
- CP enhancement: 2-10Ã— relative to direct 13C excitation

---

## 11. Conclusion

This document provides comprehensive technical specifications for implementing standard NMR pulse sequences on the Per Vices Crimson TNG platform across a **phased development timeline** (Prototype â†’ Beta â†’ Production, Dec 2025 - Aug 2026).

### 11.1 Key Technical Requirements

1. **Precise timing control:** Â±100 ns precision for GPIO triggers, Â±1 Î¼s for pulse sequences
2. **Multi-channel coordination:** Synchronized Tx/Rx operation with deterministic phase relationships (<2Â° std dev)
3. **Waveform generation:** Rectangular pulses (P0), shaped pulses (P1-P2), complex modulation (P2)
4. **FPGA capabilities:** CIC decimation (P0, mandatory), waveform looping (P2, optimization)
5. **Software integration:** Pulse sequence compiler (P0-P1), Harmonyzer integration (P2)

### 11.2 Phased Implementation Strategy

**Phase 1: Prototype (Feb-May 2026) - P0 Priority**
- **Focus:** Prove basic NMR functionality
- **Sequences:** Single-pulse, TPPM decoupling, basic CP (Sections 2-4)
- **FPGA:** Rectangular waveforms, linear ramps, GPIO control, CIC decimation
- **Acceptance:** SNR >50:1, CP enhancement â‰¥2Ã—, decoupling gain 2-4Ã—

**Phase 2: Beta Testing (May-Jun 2026) - P1 Priority**
- **Focus:** Real-world validation at Indiana University
- **Sequences:** SPINAL-64 decoupling, Gaussian pulses, complex phase cycling
- **Customer Feedback:** User experience, reliability, feature requests
- **Decision Gate:** Production release approval (Jun 30, 2026)

**Phase 3: Production (Jul-Aug 2026) - P2 Priority**
- **Focus:** Full feature set for production deployment
- **Sequences:** XiX/SPINAL decoupling, sinc/WURST pulses, FPGA looping
- **Enhancements:** Performance tuning, Harmonyzer integration, calibration tools
- **Release:** Aug 1, 2026 (36 weeks from requirements complete)

### 11.3 Critical Success Factors

**Prototype Must-Haves (P0):**
- âœ… Rectangular pulse generation (all channels)
- âœ… TPPM decoupling (basic 2-phase modulation)
- âœ… Linear amplitude ramps (CP contact pulses)
- âœ… GPIO timing control (Â±100 ns)
- âœ… CIC decimation filters (mandatory for 10 GbE bandwidth)

**Watch-Outs (Lessons from Tabor Project):**
- âš ï¸ Avoid complex abstraction layers in software
- âš ï¸ Keep FPGA scope well-defined (no "unknowns" in SOW)
- âš ï¸ Validate incrementally (don't wait for complete implementation)
- âš ï¸ Prioritize P0 sequences - defer P2/P3 if needed for timeline

### 11.4 Resource Planning

**FPGA Development (Per Vices):**
- **Prototype (P0):** CIC decimation, rectangular waveforms, GPIO control â†’ Feb 28, 2026
- **Production (P2):** Waveform looping, shaped pulses, advanced ramps â†’ Jul-Aug 2026

**Software Development (Resynant):**
- **Dec 2025 - Jan 2026:** UDP receiver (PVAN-11), pulse compiler (P0 sequences)
- **Feb 2026 - May 2026:** Integration testing, validation support
- **Jun 2026 - Aug 2026:** Harmonyzer integration, production release

---

**Document Status:** Technical specification for phased FPGA/software development (v2.0, Nov 20, 2025)

**Next Steps (Nov 21-25, 2025):**
1. **Submit to Per Vices** with SOW request (target: Dec 6 SOW draft, Dec 13 approval)
2. **Clarify FPGA scope:** Which P0 features in prototype? P1/P2 timeline?
3. **Begin software development:** UDP receiver, pulse compiler (Dec 2025 start)
4. **Prepare validation plan:** Map test sequences to Mar-May 2026 timeline

**Decision Gates:**
- **Dec 13, 2025:** SOW approval (FPGA scope, prototype delivery Feb 28)
- **May 15, 2026:** Prototype acceptance (P0 sequences functional)
- **Jun 30, 2026:** Beta testing complete (P0+P1 validated)
- **Aug 1, 2026:** Production release (P0+P1+P2 ready)

**Contact Information:**
Chad M. Rienstra, Ph.D.
President & CEO
Resynant, Inc.
chad@resynant.com
