<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>Plagiarism Checking Result for your Document</title>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<link href="http://plagiarismcheckerx.com/css/jatt.css" rel="stylesheet">
<div id="div_wait" style="display: none; font-size: 14px;">Please wait, Your report is being rendered.</div>
<script type="text/javascript" src="http://plagiarismcheckerx.com/js/jquery-1.4.2.min.js"></script>
<script src="http://plagiarismcheckerx.com/js/jquery.jatt.js"></script>
</head>
<body onload="document.getElementById('div_wait').style.display='none';"> <!--oncontextmenu="return false"-->
<div id="wrap">
<div class="header_report">
<div class="content_box">
<h1 style="padding-left: 40px;font-size:28px;">Plagiarism Checker X Originality Report</h1>
<!--Trial_Info
<p style="padding-left: 70px">This report is generated by the Unregistered PlagiarismCheckerX <b>Demo version!</b></p>
Trial_Info-->

<!--Trial_Info
<p style="padding-left:120px;padding-top: 10px;"><a href="http://plagiarismcheckerx.com" target="_blank">Register the software</a> and get the complete functionality!</p>
Trial_Info-->

<table border="0">
<tr>
<td style="padding-left: 70px; padding-top: 15px;"><a href="http://plagiarismcheckerx.com" target="_blank"><img width="128px" height="93px" src="http://plagiarismcheckerx.com/images/PlagiarismCheckerX-Icon.png" / ></a></td>
<td align="middle"><h4> Plagiarism Quantity: 18% Duplicate</h4></td>
</tr>	
</table>

<div class="primary">
<div id="content">
<div class="textarea-wrapper">
<table width="100%" border="1" id="newspaper-c">
<tr>
<td width="90px"> Date </td>
<td width="650px"> Saturday, May 02, 2020</td>
</tr>
<tr>
<td> Words </td>
<td> 3851 Plagiarized Words / Total 21268 Words</td>
</tr>

<tr>
<td> Sources </td>
<td> More than 180 Sources Identified.</td>
</tr>

<tr>
<td> Remarks </td>
<td> Low Plagiarism Detected - Your Document needs Optional Improvement. </td>
</tr>
</table>
<div class="txt_check_plag">
<p>
<!--Header_End-->
<input type="hidden" id="version"  value="1.0">

<span id="n0" class="tooltip null_selection" title=" "> Generic IP independent BIOS Signing and Parsing Submitted by Gahan Saraiya 18MCEC10 Department of Computer Science & Engineering, Institute of Technology, Nirma</span><span id="n1" class="tooltip null_selection" title=" "> University, Ahmedabad, Gujarat - 382481, India.</span><span id="n2" class="tooltip red_selection" title=" "> May, 2020 Generic IP independent BIOS Signing and Parsing Major Project Submitted in partial ful?llment of the requirements for the degree of Master of Technologyin</span><span id="n3" class="tooltip null_selection" title=" "> Computer Science & Engineering with specialization in Computer Science & Engineering Submitted by Gahan Saraiya 18MCEC10 Department of Computer Science & Engineering,</span><span id="n4" class="tooltip red_selection" title=" "> Institute of Technology, Nirma University, Ahmedabad, Gujarat - 382481, India.<br /><br /></span><span id="n5" class="tooltip null_selection" title=" "> Declaration I hereby declare that the dissertation Generic IP independent BIOS Signing and Parsing submitted by me to the Institute of Technology, Nirma University,</span><span id="n6" class="tooltip red_selection" title=" "> Ahmedabad, 382481 in partial ful?llment of the requirements for the award of Mas- ter of Technology in Computer Science & Engineeringwith specialization in Computer</span><span id="n7" class="tooltip null_selection" title=" "> Science & Engineering is a bona-?de record of the work carried out by me under the supervision of Prof. Dvijesh Bhatt.</span><span id="n8" class="tooltip red_selection" title=" "> I further declare that the work reported in this dissertation, has not been submitted and will not be submitted, either in part or in full, for the award of any</span><span id="n9" class="tooltip null_selection" title=" "> other degree or diploma of this institute or of any other institute or University. Sign: Name & Roll. No.:<br /><br /></span><span id="n10" class="tooltip null_selection" title=" "> Date: Computer Science & Engineering Certi?cate This is to certify that the dissertation entitled Generic IP independent BIOS Signing and Parsing submitted by Gahan</span><span id="n11" class="tooltip null_selection" title=" "> Saraiy a (Roll No.</span><span id="n12" class="tooltip red_selection" title=" "> 18MCEC10) to Nirma UniversityAhmedabad, in partial ful?llment of the requirement for the award of the degree of Master of Technology in Computer Science & Engi-</span><span id="n13" class="tooltip red_selection" title=" "> neering with specialization in Computer Science & Engineering is a bona- ?de work carried out under my supervision.<br /><br /></span><span id="n14" class="tooltip null_selection" title=" "> The dissertation ful?lls the require- ments as per the regulations of this University and in my opinion meets the nec- essary standards for submission.</span><span id="n8" class="tooltip red_selection" title=" "> The contents of this dissertation have not been submitted and will not be submitted either in part or in full, for the award of any other degree or diploma and the</span><span id="n16" class="tooltip null_selection" title=" "> same is certi?ed. Prof. Dvijesh Bhatt Dr. Priyanka Sharma Guide & Assistant Professor, Professor, CSE Department, Coordinator M.Tech</span><span id="n17" class="tooltip null_selection" title=" "> - CSE (CSE) Institute of Technology, Institute of Technology, Nirma University, Ahmedabad. Nirma University, Ahmedabad Dr. Madhuri Bhavsar Dr.<br /><br /></span><span id="n18" class="tooltip null_selection" title=" "> Alka Mahajan Professor and Head, Director, CSE Department, Institute of Technology, Institute of Technology, Nirma University, Ahmedabad Nirma University, Ahmedabad.</span><span id="n19" class="tooltip red_selection" title=" "> Abstract Intel System on a Chip (SoC) features a new set of Intel Intellectual Property (IP) for every generation.</span><span id="n20" class="tooltip null_selection" title=" "> BIOS involves development of major individual components such as Processor, Graphics/Memory Controller, Input/Output Controller hub, Sys- tem Monitor/Management</span><span id="n21" class="tooltip null_selection" title=" "> Bus, Direct Media Interface, SATA/IDE/USB, Peripheral Component Interconnect (PCI), Voltage Regulator and Advanced Con?guration and Power Interface (ACPI) for every</span><span id="n22" class="tooltip null_selection" title=" "> Intel System on a Chip (SoC). Section 1. describes all the basic information required on the Intel SoC. Section 2.<br /><br /></span><span id="n23" class="tooltip null_selection" title=" "> involves the design of the Basic Boot Flow of the BIOS followed by Section 3. and Section 4.</span><span id="n24" class="tooltip null_selection" title=" "> explains the architecture and protocols which are the concept used to build the proposed framework which is described under Section 5.</span><span id="n25" class="tooltip null_selection" title=" "> to aid the development and debugging iteration for various stakeholders including but not limited to BIOS Developers, Validation Engineers, Automation team.</span><span id="n26" class="tooltip null_selection" title=" "> The framework is designed and implemented to aid the development process by eliminating longer duration of common debugging steps and providing a sophisti- cated</span><span id="n27" class="tooltip null_selection" title=" "> way to build and test the various scenarios includes but not limited to Setup Options, Firmware Flashing, UEFI Variable Creation.<br /><br /></span><span id="n12" class="tooltip red_selection" title=" "> Acknowledgements It gives me immense pleasure in expressing thanks and profound gratitude to Prof.</span><span id="n29" class="tooltip null_selection" title=" "> Dvijesh Bhatt, Assistant Professor, Computer Engineering Department, Institute of Technology, Nirma University, Ahmedabad for his valuable guidance and continual</span><span id="n30" class="tooltip red_selection" title=" "> encouragement throughout this work. The appreciation and continual support he has imparted has been a great motivation to me in reaching a higher goal.</span><span id="n6" class="tooltip red_selection" title=" "> His guidance has triggered and nourished my intellectual maturity that I will bene?t from, for a long time to come. It gives me an immense pleasure to thank Dr.<br /><br /></span><span id="n32" class="tooltip null_selection" title=" "> Madhuri Bhavsar, Honorable Head of Computer Science And Engineering Department, Institute of Technology, Nirma University, Ahmedabad for her kind support and providing</span><span id="n33" class="tooltip null_selection" title=" "> basic infrastructure and healthy research environment. A special thank you is expressed whole heartedly to Dr.</span><span id="n34" class="tooltip null_selection" title=" "> Alka Mahajan, Honorable Director, Institute of Technology, Nirma University, Ahmedabad for the unmention- able motivation she has extended throughout course of this</span><span id="n35" class="tooltip null_selection" title=" "> work.<br /><br /></span><span id="n12" class="tooltip red_selection" title=" "> I would also thank the Institution, all faculty members of Computer Engineering Department, Nirma University, Ahmedabad for their special attention and suggestions</span><span id="n37" class="tooltip null_selection" title=" "> towards the project work. Gahan Saraiya 18MCEC10 v Contents Declaration ii Certi?cate iii Abstract iv Acknowledgements v List of Figures ix 1. Introduction . . .</span><span id="n38" class="tooltip null_selection" title=" "> . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.1 Uncore Intellectual Properties . . . . . . . . . . . . . . . . . . . . 1 1.2</span><span id="n39" class="tooltip null_selection" title=" "> Legacy BIOS and UEFI . . . . . . . . . . . . . . . . . . . . . . . . 1 BIOS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.2.1<br /><br /></span><span id="n40" class="tooltip null_selection" title=" "> Background of Legacy BIOS . . . . . . . . . . . . . . . 2 1.2.2 Limitations of legacy BIOS . . . . . . . . . . . . . . . . 2 1.3</span><span id="n41" class="tooltip null_selection" title=" "> Uni?ed Extensible Firmware Interface (UEFI) . . . . . . . . . . 2 1.3.1 UEFI Driver Model Extension . . . . . . . . . . . . . . 3 1.3.2</span><span id="n42" class="tooltip null_selection" title=" "> UEFI’s Role in boot process . . . . . . . . . . . . . . . . 4 1.4 Comparing of Legacy BIOS and UEFI . . . . . . . . . . . . . . . 5 1.5</span><span id="n43" class="tooltip null_selection" title=" "> Advanced Con?guration and Power Interface (ACPI) . . . . . . 5 1.5.1 Overview of ACPICA Subsystem . . . . . . . . . . . . . 6 1.5.2<br /><br /></span><span id="n44" class="tooltip null_selection" title=" "> OS-independent ACPICA Subsystem . . . . . . . . . . 7 1.5.3 Operating System Services Layer . . . . . . . . . . . . 7 1.5.4 ACPICA Subsystem Interaction . . . .</span><span id="n45" class="tooltip null_selection" title=" "> . . . . . . . . . 8 1.6 Peripheral Component Interconnect Express (PCIe) . . . . . . 9 1.6.1 Functional Description . . . . . . . . . . . . . . . . . . . 10 1.6.2</span><span id="n46" class="tooltip null_selection" title=" "> UEFI PCI Services . . . . . . . . . . . . . . . . . . . . . 10 1.6.3 UEFI Driver Model . . . . . . . . . . . . . . . . . . . . . 11 1.6.4</span><span id="n47" class="tooltip null_selection" title=" "> Graphics Output Protocol (GOP) . . . . . . . . . . . . . 12 1.6.5 BUS Performances and Number of Slots Compared . 12 1.7 Graphics Controller . . . . . . . . . .<br /><br /></span><span id="n48" class="tooltip null_selection" title=" "> . . . . . . . . . . . . . . . . 12 1.7.1 Graphics Output Protocol . . . . . . . . . . . . . . . . . 14 vi vii 1.7.2 GOP Overview . . . . . . . . . . . . . . . .</span><span id="n49" class="tooltip null_selection" title=" "> . . . . . . . . 14 1.7.3 GOP DRIVER . . . . . . . . . . . . . . . . . . . . . . . . 14 1.7.4 GOP Integration . . . . . . . . . . . . . . . . . . . . . . 14 2.</span><span id="n50" class="tooltip null_selection" title=" "> Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.1 UEFI Design Overview . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="n51" class="tooltip null_selection" title=" "> 17 2.1.1 UEFI Driver Goals . . . . . . . . . . . . . . . . . . . . . 18 2.2 UEFI/PI Firmware Images . . . . . . . . . . . . . . . . . . . . . . 19 2.3<br /><br /></span><span id="n52" class="tooltip null_selection" title=" "> Platform Initialization PI Boot Sequence . . . . . . . . . . . . . 21 2.4 Security (SEC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 2.5</span><span id="n53" class="tooltip null_selection" title=" "> Pre-EFI Initialization (PEI) . . . . . . . . . . . . . . . . . . . . . 23 2.5.1 PEI Services . . . . . . . . . . . . . . . . . . . . . . . . . 24 2.5.2</span><span id="n54" class="tooltip null_selection" title=" "> PEI Foundation . . . . . . . . . . . . . . . . . . . . . . . 24 2.6 PEI Dispatcher . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 2.7</span><span id="n55" class="tooltip null_selection" title=" "> Drive Execution Environment (DXE) . . . . . . . . . . . . . . . 26 2.8 Boot Device Selection (BDS) . . . . . . . . . . . . . . . . . . . . . 26 2.9<br /><br /></span><span id="n56" class="tooltip null_selection" title=" "> Transient System Load (TSL) and Runtime (RT) . . . . . . . . 27 2.10 After Life (AL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 2.11</span><span id="n57" class="tooltip null_selection" title=" "> Generic Build Process . . . . . . . . . . . . . . . . . . . . . . . . . 27 2.11.1 EFI Section Files . . . . . . . . . . . . . . . . . . . . . . 28 2.12</span><span id="n58" class="tooltip null_selection" title=" "> Cross Compatibility of CPUs . . . . . . . . . . . . . . . . . . . . 28 3. Architecture of BIOS Firmware . . . . . . . . . . . . . . . . . . . . . . . 31 3.1</span><span id="n59" class="tooltip null_selection" title=" "> Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 3.2 Design of Firmware Storage . . . . . . . . . . . . . . . . . . . . .<br /><br /></span><span id="n60" class="tooltip null_selection" title=" "> 31 Firmware Device . . . . . . . . . . . . . . . . . . . . . . . . 31 Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 3.3</span><span id="n61" class="tooltip null_selection" title=" "> Firmware Volumes (FV) . . . . . . . . . . . . . . . . . . . . . . . 32 3.4 Firmware File System (FFS) . . . . . . . . . . . . . . . . . . . . . 32 3.4.1</span><span id="n62" class="tooltip null_selection" title=" "> Firmware File Types . . . . . . . . . . . . . . . . . . . . 34 3.5 Firmware File Sections . . . . . . . . . . . . . . . . . . . . . . . . 34 3.6</span><span id="n63" class="tooltip null_selection" title=" "> Firmware File Section Types . . . . . . . . . . . . . . . . . . . . 36 3.7 PI Architecture Firmware File System Format . . . . . . . . . . 36 3.7.1<br /><br /></span><span id="n64" class="tooltip null_selection" title=" "> Firmware Volume Format . . . . . . . . . . . . . . . . . 39 3.7.2 Firmware File System Format . . . . . . . . . . . . . . 39 Firmware File System GUID . . . . .</span><span id="n65" class="tooltip null_selection" title=" "> . . . . . . . . . . . 39 Volume Top File . . . . . . . . . . . . . . . . . . . . . . . . 40 3.8 Firmware File Format (FFS) . . . . . . . . . . . . . . . . . . .</span><span id="n66" class="tooltip null_selection" title=" "> . . 40 3.9 Firmware File Section Format . . . . . . . . . . . . . . . . . . . . 40 3.10 File System Initialization . . . . . . . . . . . . . . . . . . . . . .</span><span id="n67" class="tooltip null_selection" title=" "> 42 3.11 Traversal and Access to Files . . . . . . . . . . . . . . . . . . . . 47 Note . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 3.12<br /><br /></span><span id="n68" class="tooltip null_selection" title=" "> File Integrity and State . . . . . . . . . . . . . . . . . . . . . . . . 48 4. System Management Mode (SMM) . . . . . . . . . . . . . . . . . . . . . 50 4.1</span><span id="n69" class="tooltip null_selection" title=" "> Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 viii 4.2 System Management System Table (SMST) . . . . . . . . . . . 50 4.3</span><span id="n70" class="tooltip null_selection" title=" "> SMM and Available Services . . . . . . . . . . . . . . . . . . . . . 51 4.3.1 SMM Services . . . . . . . . . . . . . . . . . . . . . . . . 51 4.3.2</span><span id="n71" class="tooltip null_selection" title=" "> SMM Library (SMLib Services) . . . . . . . . . . . . . 51 4.4 SMM Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 4.4.1<br /><br /></span><span id="n72" class="tooltip null_selection" title=" "> Loading Drivers into SMM . . . . . . . . . . . . . . . . 52 4.4.2 IA-32 SMM Drivers . . . . . . . . . . . . . . . . . . . . . 52 4.4.3</span><span id="n73" class="tooltip null_selection" title=" "> Itanium® Processor Family SMM Drivers . . . . . . . 53 4.5 SMM Protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 4.5.1</span><span id="n74" class="tooltip null_selection" title=" "> SMM Protocols for IA-32 . . . . . . . . . . . . . . . . . . 53 4.5.2 SMM Protocols for Itanium®-Based Systems . . . . . 54 4.6</span><span id="n75" class="tooltip null_selection" title=" "> SMM Infrastructure Code and Dispatcher . . . . . . . . . . . . 54 4.7 Initializing SMM Phase . . . . . . . . . . . . . . . . . . . . . . . 54 4.8<br /><br /></span><span id="n76" class="tooltip null_selection" title=" "> Relation of System Management RAM (SMRAM) to main mem- ory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 4.9</span><span id="n77" class="tooltip null_selection" title=" "> Processor Execution Mode . . . . . . . . . . . . . . . . . . . . . . 55 4.10 Access to Platform Resources . . . . . . . . . . . . . . . . . . . . 56 5.</span><span id="n78" class="tooltip null_selection" title=" "> Proposed Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 5.1 Stake holders . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="n79" class="tooltip null_selection" title=" "> 57 5.2 Issues . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 5.3 Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .<br /><br /></span><span id="n80" class="tooltip null_selection" title=" "> 58 5.3.1 Software Requirements . . . . . . . . . . . . . . . . . . 58 5.4 Development Process of Modules . . . . . . . . . . . . . . . . . . 58 5.5</span><span id="n81" class="tooltip null_selection" title=" "> Module: Setup Knob modi?cation . . . . . . . . . . . . . . . . . . 58 5.5.1 Processing Unsigned debug BIOS . . . . . . . . . . . . 58 5.5.2</span><span id="n82" class="tooltip null_selection" title=" "> Additional Tech Stack Used . . . . . . . . . . . . . . . . 59 5.5.3 Flow of the module . . . . . . . . . . . . . . . . . . . . . 59 5.5.4 Screenshots of Module .</span><span id="n83" class="tooltip null_selection" title=" "> . . . . . . . . . . . . . . . . . . 59 5.5.5 Outcome of Module . . . . . . . . . . . . . . . . . . . . . 61 5.6 Module: Parsing . . . . . . . . . . . . . . . . .<br /><br /></span><span id="n84" class="tooltip null_selection" title=" "> . . . . . . . . . . . 62 5.6.1 Additional Tech Stack Used . . . . . . . . . . . . . . . . 62 5.6.2 Flow of the module . . . . . . . . . . . . . . . . . . . . .</span><span id="n85" class="tooltip null_selection" title=" "> 64 5.6.3 Outcome of Module . . . . . . . . . . . . . . . . . . . . . 64 5.7 Module: Runtime UEFI variable Creation . . . . . . . . . . . . 65 5.7.1</span><span id="n86" class="tooltip null_selection" title=" "> Additional Tech Stack Used . . . . . . . . . . . . . . . . 65 5.7.2 Flow of the module . . . . . . . . . . . . . . . . . . . . . 65 5.7.3 Screenshots of Module .</span><span id="n87" class="tooltip null_selection" title=" "> . . . . . . . . . . . . . . . . . . 66 5.7.4 Outcome of the module . . . . . . . . . . . . . . . . . . . 70 6. Future Scope of Work . . . . . . . . . . . . . . .<br /><br /></span><span id="n88" class="tooltip null_selection" title=" "> . . . . . . . . . . . . . . 73 List of Figures 1 Board of Directors of UEFI Forum . . . . . . . . . . . . . . . . . . . . . 3 2 The ACPI Component Architecture .</span><span id="n89" class="tooltip null_selection" title=" "> . . . . . . . . . . . . . . . . . . . . 6 3 ACPICA Subsystem Architecture . . . . . . . . . . . . . . . . . . . . . .</span><span id="n90" class="tooltip null_selection" title=" "> 8 4 Interaction between the Architectural Components . . . . . . . . . . . 9 5 UEFI Conceptual Overview . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="n91" class="tooltip null_selection" title=" "> 17 6 UEFI/PI Firmware Image Creation . . . . . . . . . . . . . . . . . . . . . 20 7 UEFI/PI Firmware Image Creation . . . . . . . . . . . . . . . . . . . . .<br /><br /></span><span id="n92" class="tooltip null_selection" title=" "> 21 8 PI Boot Phases . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 9 Diagram of PI Operations . . . . . . . . . . . . . . . . . . . . . . .</span><span id="n93" class="tooltip null_selection" title=" "> . . . . 24 10 General EFI Section Format for large size Sections(greater then 16 MB) 28 11 General EFI Section Format (less then 16 MB) . . . . . . . . . . . . .</span><span id="n94" class="tooltip null_selection" title=" "> . 28 12 Cross Compatibility Design . . . . . . . . . . . . . . . . . . . . . . . . . . 29 13 BIOS Support for Cross Compatibility . . . . . . . . . . . . . . . .</span><span id="n95" class="tooltip null_selection" title=" "> . . . 29 14 Integrated Firmware Image . . . . . . . . . . . . . . . . . . . . . . . . . 30 15 Example File System Image . . . . . . . . . . . . . . . . . . . . .<br /><br /></span><span id="n96" class="tooltip null_selection" title=" "> . . . . 38 16 The Firmware Volume Format . . . . . . . . . . . . . . . . . . . . . . . . 39 17 Typical FFS File Layout . . . . . . . . . . . . . . . . . . . . .</span><span id="n97" class="tooltip null_selection" title=" "> . . . . . . 41 18 File Header 2 layout for ?les larger than 16 M b . . . . . . . . . . . . . 41 19 Format of a Section below 16 M b . . . . . . . . . . . . . . .</span><span id="n98" class="tooltip null_selection" title=" "> . . . . . . . . 42 20 Format of a Section using Extended Length ?eld 16 M b . . . . . . . . . 42 21 SMM Framework Architecture . . . . . . . . . . . . . . . . .</span><span id="n99" class="tooltip null_selection" title=" "> . . . . . . 50 22 Protocols Published for IA-32 Systems . . . . . . . . . . . . . . . . . . . 53 23 Protocols Published for Itanium®-Based Systems . . . . . . .<br /><br /></span><span id="n100" class="tooltip null_selection" title=" "> . . . . . 54 24 SMRAM relationship to main memory . . . . . . . . . . . . . . . . . . . 55 25 Flow of Setup Knobs Modi?cation . . . . . . . . . . . . . . . . . .</span><span id="n101" class="tooltip null_selection" title=" "> . . . . 60 26 Menu to Select initial con?guration for work . . . . . . . . . . . . . . . 61 27 Available work mode for the system: Online and Of?ine . . . . . .</span><span id="n102" class="tooltip null_selection" title=" "> . . 61 28 Overview of BIOS image as a File System . . . . . . . . . . . . . . . . . 63 29 Flow of Parser . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="n103" class="tooltip null_selection" title=" "> . . . . . . 64 30 Flow of Nvar Web GUI . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 31 Home Page to Create UEFI Variable . . . . . . . . . . . . .<br /><br /></span><span id="n104" class="tooltip null_selection" title=" "> . . . . . . . 67 32 Variables created or exists on SUT . . . . . . . . . . . . . . . . . . . . . 68 33 Create new UEFI Variable on SUT . . . . . . . . . . . . .</span><span id="n105" class="tooltip null_selection" title=" "> . . . . . . . . 68 34 Options listed under Variable . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="n106" class="tooltip null_selection" title=" "> 69 ix x 35 Edit the Existing Option Created under Variable SUT . . . . . . . . . 69 36 Create New Option(s) under Variable - Oneof Type . . . . . . . . . . .</span><span id="n107" class="tooltip null_selection" title=" "> 70 37 Create New Option(s) under Variable - String Type . . . . . . . . . . . 70 38 Create New Option(s) under Variable - Numeric Type . . . . . . . . . .<br /><br /></span><span id="n108" class="tooltip null_selection" title=" "> 71 39 Create Reserved Space for future use under Variable . . . . . . . . . . 71 40 Generate XML SUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="n109" class="tooltip null_selection" title=" "> 72 41 Generate XML SUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 1 1.</span><span id="n110" class="tooltip null_selection" title=" "> Introduction Intel System on a Chip (SoC) features a new set of Intel Uncore Intellectual Prop- erty (IP) for every generation. Section 1.</span><span id="n111" class="tooltip null_selection" title=" "> covers the introduction and overview of BIOS, UEFI and it’s role and major components - Advanced Con?guration and Power Interface (ACPI), Peripheral Component Interconnect</span><span id="n112" class="tooltip null_selection" title=" "> Express (PCIe) and Graphics Controller. Section 2. describes the design of UEFI and the boot phases in detail.<br /><br /></span><span id="n113" class="tooltip null_selection" title=" "> The study of the BIOS binary structure and mapping of each components byte and alignment is described in Section 3..</span><span id="n114" class="tooltip null_selection" title=" "> Proposed work to reducing the pro- cess of build iteration described in Section 5.. 1.1</span><span id="n115" class="tooltip null_selection" title=" "> Uncore Intellectual Properties The Uncore encompasses system agent (SA), memory and Uncore agents such as graphics controller, display controller, memory controller</span><span id="n116" class="tooltip null_selection" title=" "> and Input Output (IO).<br /><br /></span><span id="n117" class="tooltip null_selection" title=" "> The Uncore IPs are Peripheral Component Interface Express (PCIe), Graphics Pro- cessing Engine (GPE), Thunderbolt, Imaging Processing Agent (IPU), North Peak (NPK),</span><span id="n118" class="tooltip null_selection" title=" "> Virtualization Technology for directed-IO (Vt-d), Volume Management De- vice (VMD).</span><span id="n119" class="tooltip null_selection" title=" "> PCI Express abbreviated as PCI or PCIe, is designed to replace the older PCI stan- dards.</span><span id="n120" class="tooltip red_selection" title=" "> A data communication system is developed for use the transfer data be- tween the host and the peripheral devices via PCIe.<br /><br /></span><span id="n121" class="tooltip red_selection" title=" "> Thunderbolt is the brand name of a hardware interface developed by Intel that allows the connection of external peripherals to a computer.</span><span id="n122" class="tooltip null_selection" title=" "> Thunderbolt combines PCI Express (PCIe) and Dis- playPort (DP) into two serial signals, and additionally provides DC power, all in one cable.</span><span id="n123" class="tooltip null_selection" title=" "> Graphics Processing Engine (GPE), Integrated graphics, shared graph- ics solutions, integrated graphics processors (IGP) or uni?ed memory architecture (UMA) utilize</span><span id="n124" class="tooltip red_selection" title=" "> a portion of a computer’s system RAM rather than dedicated graphics memory. GPEs can be integrated onto the motherboard as part of the chipset.<br /><br /></span><span id="n125" class="tooltip red_selection" title=" "> Vir- tual Technology for Directed-IO (Vt-d) is an input/output memory management unit (IOMMU) allows guest virtual machines to directly use peripheral devices, such</span><span id="n126" class="tooltip red_selection" title=" "> as Ethernet, accelerated graphics cards, and hard-drive controllers, through DMA and interrupt remapping. 1.2</span><span id="n127" class="tooltip null_selection" title=" "> Legacy BIOS and UEFI BIOS is the dominant standard which de?nes a ?rmware interface.</span><span id="n128" class="tooltip null_selection" title=" "> "Legacy" (as in Legacy BIOS), in the context of ?rmware speci?cations, refer to an older, widely used speci?cation.<br /><br /></span><span id="n129" class="tooltip red_selection" title=" "> Major responsibility of BIOS is to set up the hardware, load and start an OS.</span><span id="n130" class="tooltip null_selection" title=" "> When the system boots, the BIOS initializes and identi?es system devices including video display card, mouse, hard disk drive, key- board, solid state drive and</span><span id="n131" class="tooltip null_selection" title=" "> other hardware followed by locating software held on a 2 boot device i.e.</span><span id="n132" class="tooltip null_selection" title=" "> a hard disk or removable storage such as CD/DVD or USB and loads and executes that software, giving it control of the computer.<br /><br /></span><span id="n133" class="tooltip null_selection" title=" "> This process is also referred to as "booting" or "boot strapping". 1.2.1</span><span id="n134" class="tooltip null_selection" title=" "> Background of Legacy BIOS In 1980s, IBM developed the personal computer with a 16-bit BIOS with the aim of ending the BIOS after the ?rst 250,000 products.</span><span id="n135" class="tooltip null_selection" title=" "> Legacy BIOS is based upon In- tel’s original 16-bit architecture, ordinarily referred to as "8086" architecture.</span><span id="n136" class="tooltip null_selection" title=" "> And as technology advanced, Intel extended that 8086 architecture from 16 to 32-bit.<br /><br /></span><span id="n137" class="tooltip null_selection" title=" "> Legacy BIOS is able to run different OS, such as MS-DOS, equally well on systems other than IBM.</span><span id="n138" class="tooltip null_selection" title=" "> Additionally, Legacy BIOS has a de?ned OS-independent interface for hardware that enables interrupts to communicate with video, disk and keyboard services along</span><span id="n139" class="tooltip null_selection" title=" "> with the BIOS ROM loader and bootstrap loader, to name a few. Use of legacy BIOS is diminishing and is expected to be phased out in new systems by the year 2020.</span><span id="n140" class="tooltip null_selection" title=" "> 1.2.2<br /><br /></span><span id="n43" class="tooltip null_selection" title=" "> Limitations of legacy BIOS Over the years, many new con?guration and power management technologies were integrated into BIOS implementations as well as support for</span><span id="n142" class="tooltip null_selection" title=" "> many generations of Intel® architecture hardware.</span><span id="n143" class="tooltip null_selection" title=" "> However certain limitations of BIOS implementa- tions such as 16-bit addressing mode, 1 MB addressable space, PC AT hardware dependencies and upper memory block</span><span id="n144" class="tooltip red_selection" title=" "> (UMB) dependencies persisted throughout the years.<br /><br /></span><span id="n144" class="tooltip red_selection" title=" "> The industry also began to have need for methods to ensure quality of individual ?rmware modules as well as the ability to quickly integrate libraries of third-party</span><span id="n144" class="tooltip red_selection" title=" "> ?rmware modules into a single platform solution across multiple prod- uct lines.</span><span id="n144" class="tooltip red_selection" title=" "> These inherent limitations and existing market demands opened the opportunity for a fresh BIOS architecture to be developed and introduced to the market.</span><span id="n148" class="tooltip null_selection" title=" "> The UEFI speci?cations and resulting implementations have begun to ef- fectively address these persisting market needs.<br /><br /></span><span id="n149" class="tooltip null_selection" title=" "> One of the critical maintenance challenges for BIOS is that each implementation has tended to be highly customized for the speci?c motherboard on which it is de-</span><span id="n150" class="tooltip null_selection" title=" "> ployed. Moving component modules across designs typically requires signi?cant porting, integration, testing and debug work.</span><span id="n144" class="tooltip red_selection" title=" "> This is one of the markets challenges the UEFI architecture promises to address. 1.3</span><span id="n152" class="tooltip null_selection" title=" "> Uni?ed Extensible Firmware Interface (UEFI) UEFI was developed as a replacement for legacy BIOS to streamline the boot- ing process, and act as the interface between</span><span id="n153" class="tooltip null_selection" title=" "> a operating system and its platform 3 ?rmware.<br /><br /></span><span id="n154" class="tooltip null_selection" title=" "> It not only replaces most BIOS functions, but also offers a rich extensible pre-OS environment with advanced boot and runtime services.</span><span id="n155" class="tooltip null_selection" title=" "> Uni?ed Extensible Firmware Interface (UEFI) is grounded in Intel’s initial Extensible Firmware Inter- face (EFI) speci?cation 1.10,</span><span id="n156" class="tooltip red_selection" title=" "> which de?nes a software interface between an operat- ing system and platform ?rmware.</span><span id="n157" class="tooltip red_selection" title=" "> The UEFI architecture allows users to execute applications on a command line interface.<br /><br /></span><span id="n158" class="tooltip null_selection" title=" "> It has intrinsic networking capabilities and is designed to work with multi-processors (MP) systems.</span><span id="n159" class="tooltip null_selection" title=" "> FIGURE 1: Board of Directors of UEFI Forum The UEFI Forum board of directors consists of representatives from 11 industry leaders as described in Figure 1.</span><span id="n160" class="tooltip null_selection" title=" "> These involved organizations work to ensure that the UEFI speci?cations meet industry needs.</span><span id="n161" class="tooltip red_selection" title=" "> UEFI uses a different interface for boot services and runtime services but UEFI does not specify how "Power On Self Test" (POST) and Setup are implemented - those</span><span id="n162" class="tooltip red_selection" title=" "> are BIOS’ primary functions. 1.3.1 UEFI Driver Model Extension Access to boot devices is provided through a set of protocol interfaces.<br /><br /></span><span id="n162" class="tooltip red_selection" title=" "> One purpose of the UEFI Driver Model is to provide a replacement for PC-AT-style option ROMs.</span><span id="n162" class="tooltip red_selection" title=" "> It is important to point out that drivers written to the UEFI Driver Model are de- signed to access boot devices in the pre-boot environment.</span><span id="n165" class="tooltip null_selection" title=" "> They are not designed to replace the high-performance, OS-speci?c drivers.</span><span id="n166" class="tooltip null_selection" title=" "> 4 The UEFI Driver Model is designed to support the execution of modular pieces of code, also known as drivers, that run in the pre-boot environment.<br /><br /></span><span id="n162" class="tooltip red_selection" title=" "> These drivers may manage or control hardware buses and devices on the platform, or they may provide some software-derived, platform speci?c service.</span><span id="n162" class="tooltip red_selection" title=" "> The UEFI Driver Model also contains information required by UEFI driver writers to design and implement any combination of bus drivers and device drivers that a</span><span id="n162" class="tooltip red_selection" title=" "> platform might need to boot a UEFI-compliant OS. The UEFI Driver Model is designed to be generic and can be adapted to any type of bus or device.</span><span id="n170" class="tooltip null_selection" title=" "> The UEFI Speci?cation describes how to write PCI bus drivers, PCI device drivers, USB bus drivers, USB device drivers, and SCSI drivers.<br /><br /></span><span id="n162" class="tooltip red_selection" title=" "> Additional details are provided that allow UEFI drivers to be stored in PCI option ROMs, while maintaining compatibility with legacy option ROM images.</span><span id="n162" class="tooltip red_selection" title=" "> One of the design goals in the UEFI Speci?cation is keeping the driver images as small as possible.</span><span id="n173" class="tooltip null_selection" title=" "> However, if a driver is required to support multiple processor architectures, a driver object ?le would also be required to be shipped for each sup- ported processor</span><span id="n174" class="tooltip null_selection" title=" "> architecture. To address this space issue, this speci?cation also de?nes the EFI Byte Code Virtual Machine.<br /><br /></span><span id="n175" class="tooltip null_selection" title=" "> A UEFI driver can be compiled into a single EFI Byte Code object ?le. UEFI Speci?cationcomplaint ?rmware must con- tain an EFI Byte Code interpreter.</span><span id="n162" class="tooltip red_selection" title=" "> This allows a single EFI Byte Code object ?le that supports multiple processor architectures to be shipped. Another space saving technique is the use of compression.</span><span id="n177" class="tooltip null_selection" title=" "> This speci?cation de?nes compression and de- compression algorithms that may be used to reduce the size of UEFI Drivers, and thus reduce the overhead when UEFI Drivers</span><span id="n178" class="tooltip null_selection" title=" "> are stored in ROM devices.<br /><br /></span><span id="n179" class="tooltip null_selection" title=" "> The information contained in the UEFI Speci?cation can be used by OSVs, IHVs, OEMs, and ?rmware vendors to design and implement ?rmware conforming to this speci?cation,</span><span id="n180" class="tooltip null_selection" title=" "> drivers that produce standard protocol interfaces, and operating sys- tem loaders that can be used to boot UEFI compliant operating systems. 1.3.2</span><span id="n181" class="tooltip null_selection" title=" "> UEFI’s Role in boot process During the boot process, UEFI speaks to the operating system loader and acts as the interface between the operating system and the BIOS.</span><span id="n182" class="tooltip null_selection" title=" "> The PC-AT boot environment presents signi?cant challenges to innovation within the industry.<br /><br /></span><span id="n183" class="tooltip null_selection" title=" "> Each new platform capability or hardware innovation requires ?rmware developers to craft increasingly complex solutions, and often requires OS developers to make</span><span id="n184" class="tooltip null_selection" title=" "> changes to their boot code before customers can bene?t from the innova- tion. This can be a time-consuming process requiring a signi?cant investment of resources.</span><span id="n185" class="tooltip null_selection" title=" "> The primary goal of the UEFI speci?cation is to de?ne an alternative boot environment that can alleviate some of these considerations.</span><span id="n186" class="tooltip null_selection" title=" "> In this goal, the speci?cation is like other existing boot speci?cations.<br /><br /></span><span id="n187" class="tooltip null_selection" title=" "> 5 TABLE 1: Legacy BIOS v/s UEFI Legacy BIOS EFI Language Assembly C (99%) Resource Interrupt Hardcode Mem- ory Access hardcore I/O Ac- cess Diver, Protocols Processor</span><span id="n188" class="tooltip null_selection" title=" "> x86 16-bit CPU Protects Mode (Flat Mode) Expand Hook Interrupt Load Driver OS Bridge ACPI Run Time Driver Software 3 r d Party ISV & IHV Bas for Support Easy for</span><span id="n42" class="tooltip null_selection" title=" "> Support and for Multi Platforms 1.4 Comparing of Legacy BIOS and UEFI 1.5</span><span id="n190" class="tooltip null_selection" title=" "> Advanced Con?guration and Power Interface (ACPI) The ACPI Component Architecture (ACPICA) de?nes and implements a group of software components that together create</span><span id="n191" class="tooltip red_selection" title=" "> an implementation of the ACPI speci?ca- tion.<br /><br /></span><span id="n192" class="tooltip red_selection" title=" "> A major goal of the architecture is to isolate all operating system dependencies to a relatively small translation or conversion layer (the OS Services Layer) so</span><span id="n193" class="tooltip red_selection" title=" "> that the bulk of the ACPICA code is independent of any individual operating system.</span><span id="n193" class="tooltip red_selection" title=" "> Therefore, hosting the ACPICA code on new operating systems requires no source changes within the ACPICA code itself.</span><span id="n195" class="tooltip null_selection" title=" "> The components of the architecture include: • An OS-independent, kernel-resident ACPICA Subsystem component that pro- vides the fundamental ACPI services such as</span><span id="n191" class="tooltip red_selection" title=" "> the AML interpreter and names- pace management.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> • An OS-dependent OS Services Layer for each host operating system to provide OS support for the OS-independent ACPICA Subsystem.</span><span id="n198" class="tooltip red_selection" title=" "> • An ASL compiler-disassembler for translating ASL code to AML byte code and for disassembling existing binary ACPI tables back to ASL source code.</span><span id="n199" class="tooltip null_selection" title=" "> 6 • Several ACPI utilities for executing the interpreter in ring 3 user space, ex- tracting binary ACPI tables from the output of the ACPI Dump utility, and translating</span><span id="n193" class="tooltip red_selection" title=" "> the ACPICA source code to Linux/Unix format.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> In Figure 2, the ACPICA subsystem is shown in relation to the host operating sys- tem, device driver, OSPM software, and the ACPI hardware FIGURE 2: The ACPI Component</span><span id="n191" class="tooltip red_selection" title=" "> Architecture 1.5.1 Overview of ACPICA Subsystem The ACPICA Subsystem implements the low level or fundamental aspects of the ACPI speci?cation.</span><span id="n193" class="tooltip red_selection" title=" "> Included are an AML parser/interpreter, ACPI namespace man- agement, ACPI table and device support, and event handling.</span><span id="n204" class="tooltip red_selection" title=" "> Since the ACPICA subsystem provides low-level system services, it also requires low-level operating system services such as memory management, synchronization, scheduling,</span><span id="n205" class="tooltip null_selection" title=" "> and I/O.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> To allow the ACPICA Subsystem to easily interface to any operating system that provides such services, an Operating System Services Layer translates ACPICA- to-OS</span><span id="n207" class="tooltip red_selection" title=" "> requests into the system calls provided by the host operating system.</span><span id="n191" class="tooltip red_selection" title=" "> The OS Services Layer is the only component of the ACPICA that contains code that is speci?c to a host operating system.</span><span id="n193" class="tooltip red_selection" title=" "> Thus, the ACPICA Subsystem consists of two major software components: 7 • The basic kernel-resident ACPICA Subsystem provides the fundamental ACPI services that</span><span id="n210" class="tooltip null_selection" title=" "> are independent of any particular operating system.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> • The OS Services Layer (OSL) provides the conversion layer that interfaces the OS independent ACPICA Subsystem to a host operating system.</span><span id="n193" class="tooltip red_selection" title=" "> When combined into a single static or loadable software module such as a device driver or kernel subsystem, these two major components form the ACPICA Sub- system.</span><span id="n193" class="tooltip red_selection" title=" "> Throughout this document, the term "ACPICA Subsystem" refers to the combination of the OS-independent ACPICA Subsystem with an OS Services Layer components combined</span><span id="n214" class="tooltip null_selection" title=" "> into a single module, driver, or load unit. 1.5.2<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> OS-independent ACPICA Subsystem The OS-independent ACPICA Subsystem supplies the major building blocks or sub- components that are required for all ACPI implementations</span><span id="n193" class="tooltip red_selection" title=" "> — including an AML in- terpreter, a namespace manager, ACPI event and resource management, and ACPI hardware support.</span><span id="n193" class="tooltip red_selection" title=" "> One of the goals of the ACPICA Subsystem is to provide an abstraction level high enough such that the host operating system does not need to understand or know about</span><span id="n198" class="tooltip red_selection" title=" "> the very low-level ACPI details. For example, all AML code is hidden from the host.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> Also, the details of the ACPI hardware are abstracted to higher-level software interfaces.</span><span id="n191" class="tooltip red_selection" title=" "> The ACPICA Subsystem implementation makes no assumptions about the host op- erating system or environment.</span><span id="n191" class="tooltip red_selection" title=" "> The only way it can request operating system ser- vices is via interfaces provided by the OS Services Layer.</span><span id="n222" class="tooltip red_selection" title=" "> The primary user of the services provided by the ACPICA Subsystem are the host OS device drivers and power/thermal management software. 1.5.3<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> Operating System Services Layer The OS Services Layer (or OSL) operates as a translation service for requests from the OS independent ACPICA subsystem back to the</span><span id="n198" class="tooltip red_selection" title=" "> host OS. The OSL implements a generic set of OS service interfaces by using the primitives available from the host OS. Because of its nature.</span><span id="n191" class="tooltip null_selection" title=" "> The OS Services Layer must be implemented anew for each supported host operat- ing system.</span><span id="n226" class="tooltip null_selection" title=" "> There is a single OS-independent ACPICA Subsystem, but there must be an OS Services Layer for each operating system supported by the ACPI compo- nent architecture.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> 8 The primary function of the OSL in the ACPI Component Architecture is to be the small glue layer that binds the much larger ACPICA Subsystem to the host operat-</span><span id="n228" class="tooltip null_selection" title=" "> ing system.</span><span id="n229" class="tooltip red_selection" title=" "> Because of the nature of ACPI itself — such as the requirement for an AML interpreter and management of a large namespace data structure — most of the implementation</span><span id="n230" class="tooltip null_selection" title=" "> of the ACPI speci?cation is independent of any operating sys- tem services. Therefore, the OS-independent ACPICA Subsystem is the larger of the two components.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> The overall ACPI Component Architecture in relation to the host operating system is Figure FIGURE 3: ACPICA Subsystem Architecture 1.5.4</span><span id="n193" class="tooltip red_selection" title=" "> ACPICA Subsystem Interaction The ACPICA Subsystem implements a set of external interfaces that can be directly called from the host OS.</span><span id="n193" class="tooltip red_selection" title=" "> These Acpi* interfaces provide the actual ACPI services for the host.</span><span id="n198" class="tooltip red_selection" title=" "> When operating system services are required during the servicing of an ACPI request, the Subsystem makes requests to the host OS indirectly via the ?xed AcpiOs*</span><span id="n235" class="tooltip null_selection" title=" "> interfaces. The diagram below illustrates the relationships and interaction between the various architectural elements by showing the ?ow of control between them.<br /><br /></span><span id="n193" class="tooltip red_selection" title=" "> Note that the OS-independent ACPICA Subsystem never calls the host di- rectly instead it makes calls to the AcpiOs * interfaces in the OSL.</span><span id="n193" class="tooltip red_selection" title=" "> This provides the ACPICA code with OS-independence.</span><span id="n191" class="tooltip red_selection" title=" "> The Interaction between the Architectural Components is shown in Figure 4 9 FIGURE 4: Interaction between the Architectural Components 1.6</span><span id="n239" class="tooltip null_selection" title=" "> Peripheral Component Interconnect Express (PCIe) The PCI architecture has proven to be successful beyond even the most optimistic expectations.<br /><br /></span><span id="n240" class="tooltip null_selection" title=" "> Today nearly every new computer platform comes out?tted with mul- tiple PCI slots.</span><span id="n241" class="tooltip null_selection" title=" "> In addition to the unprecedented number of PCI slots being shipped, there are also hundreds of PCI adapter cards that are available to satisfy virtually every conceivable</span><span id="n242" class="tooltip null_selection" title=" "> application. This enormous momentum is dif?cult to ignore.</span><span id="n243" class="tooltip null_selection" title=" "> Today there is also a need for a new, higher-performance I/O interface to support emerging, ultrahigh-bandwidth technologies such as 10 Gigabit Ethernet, 10 Giga-</span><span id="n244" class="tooltip null_selection" title=" "> bit FibreChannel, 4X and 12X In?niBand, and others.<br /><br /></span><span id="n245" class="tooltip null_selection" title=" "> A standard that can meet these performance objectives, while maintaining backward compatibility to previ- ous generations of PCI would undoubtedly provide the ideal</span><span id="n246" class="tooltip red_selection" title=" "> solution. To meet these objectives, the PCI-X 2.0 standard has been developed. PCI-X 2.0</span><span id="n247" class="tooltip red_selection" title=" "> has the performance to feed the most bandwidth-hungry applications while at the same time maintaining complete hardware and software backward compatibility to previous</span><span id="n248" class="tooltip red_selection" title=" "> generations of PCI and PCI-X. The PCI-X 2.0 standard introduces two new speed grades: PCI-X 266 and PCI-X 533.<br /><br /></span><span id="n249" class="tooltip null_selection" title=" "> These speed grades offer bandwidths that are two times and four times that of PCI-X 133 – ultimately providing bandwidths that are more than 32 times faster than</span><span id="n250" class="tooltip null_selection" title=" "> the original version of PCI that was intro- duced eight years ago.</span><span id="n251" class="tooltip null_selection" title=" "> It achieves the additional performance via time-proven DDR (Double Data Rate) and QDR (Quad Data Rate) techniques that transmit data at either 2-times or 4-times</span><span id="n252" class="tooltip red_selection" title=" "> the base clock frequency. Because PCI-X 2.0<br /><br /></span><span id="n253" class="tooltip null_selection" title=" "> preserves so many elements from previous generations of PCI it is the bene?ciary of a tremen- dous amount of prior development work.</span><span id="n254" class="tooltip null_selection" title=" "> The operating systems, connector, de- vice drivers, form factor, protocols, BIOS, electrical signaling, BFM (bus functional model), and other original PCI elements,</span><span id="n255" class="tooltip null_selection" title=" "> are all heavily leveraged in the PCI-X 2.0 speci?cation. 10 In fact, many of these elements remain identical in PCI-X 2.0.</span><span id="n256" class="tooltip null_selection" title=" "> These similarities make implementation easy because these elements have already been designed and engineers are already familiar with them.<br /><br /></span><span id="n257" class="tooltip null_selection" title=" "> As a result, the time-to-market is short, and risk is dramatically reduced. The market migration to PCI-X 2.0</span><span id="n258" class="tooltip null_selection" title=" "> will also be easy because there are so many previous-generation PCI adapter cards already on the market.</span><span id="n259" class="tooltip null_selection" title=" "> There are already hundreds of PCI adapter cards that are available today that can be utilized by every PCI-X 266 and PCI-X 533 slot.</span><span id="n260" class="tooltip null_selection" title=" "> In addition, new PCI-X 266 and PCI-X 533 adapter cards have ready homes in any of the millions of PCI and PCI-X slots in existing systems.<br /><br /></span><span id="n252" class="tooltip null_selection" title=" "> Because of these factors, PCI-X 2.0 provides the ideal next-generation, local I/O solution for high-bandwidth applications.</span><span id="n262" class="tooltip null_selection" title=" "> It offers the performance needed for today’s and tomorrow’s applications in an easy-to-adopt, backward-compatible standard. 1.6.1</span><span id="n263" class="tooltip red_selection" title=" "> Functional Description PCI BIOS functions provide a software interface to the hardware used to implement a PCI based system.</span><span id="n263" class="tooltip red_selection" title=" "> Its primary usage is for generating operations in PCI speci?c address spaces (con?guration space and Special Cycles).<br /><br /></span><span id="n263" class="tooltip red_selection" title=" "> PCI BIOS functions are speci?ed to operate in the following modes of the X86 architecture.</span><span id="n263" class="tooltip red_selection" title=" "> The modes are: real-mode, 16:16 protected mode (also known as 286 protected mode), 16:32 protected mode (introduced with the 386), and 0:32 protected mode (also</span><span id="n263" class="tooltip red_selection" title=" "> known as “?at” mode, wherein all segments start at linear address 0 and span the entire 4-GB address space).</span><span id="n263" class="tooltip red_selection" title=" "> Access to the PCI BIOS functions for 16-bit callers is provided through Interrupt 1Ah. 32-bit (i.e.,<br /><br /></span><span id="n263" class="tooltip red_selection" title=" "> protected mode) access is provided by calling through a 32-bit protected mode entry point. The PCI BIOS function code is B1h.</span><span id="n263" class="tooltip red_selection" title=" "> Speci?c BIOS functions are invoked using a sub-function code.</span><span id="n271" class="tooltip null_selection" title=" "> A user simply sets the host pro- cessors registers for the function and sub-function desired and calls the PCI BIOS software.</span><span id="n263" class="tooltip red_selection" title=" "> Status is returned using the CARRY FLAG ([CF]) and registers speci?c to the function invoked. 1.6.2<br /><br /></span><span id="n273" class="tooltip null_selection" title=" "> UEFI PCI Services UEFI stands for Uni?ed Extensible Firmware Interface. The UEFI Speci?cation, Version 2.3</span><span id="n274" class="tooltip red_selection" title=" "> or later describes an interface between the operating system and the platform ?rmware.</span><span id="n275" class="tooltip red_selection" title=" "> The interface is in the form of data tables that contain platform- related information and boot and run-time services calls that are available to the operating system</span><span id="n276" class="tooltip red_selection" title=" "> and its loader. Together, these provide a standard environment for booting an operating system.<br /><br /></span><span id="n277" class="tooltip null_selection" title=" "> 11 The following sections provide an overview of the EFI Services relevant to PCI (in- cluding Conventional PCI, PCI-X, and PCI Express).</span><span id="n278" class="tooltip null_selection" title=" "> For details, refer to the UEFI Speci?cation. UEFI is processor-agnostic. 1.6.3</span><span id="n279" class="tooltip null_selection" title=" "> UEFI Driver Model The UEFI Driver Model is designed to support the execution of drivers that run in the pre-boot environment present on systems that implement the</span><span id="n280" class="tooltip null_selection" title=" "> UEFI ?rmware. These drivers may manage and control hardware buses and devices on the platform, or they may provide some software derived platform speci?c services.<br /><br /></span><span id="n281" class="tooltip null_selection" title=" "> The UEFI Driver Model is designed to extend the UEFI Speci?cation in a way that supports device drivers and bus drivers.</span><span id="n162" class="tooltip red_selection" title=" "> It contains information required by UEFI driver writers to design and implement any combination of bus drivers and device drivers that a platform may need to boot</span><span id="n283" class="tooltip red_selection" title=" "> an UEFI-compliant operating system.</span><span id="n284" class="tooltip null_selection" title=" "> Applying the UEFI Driver Model to PCI, the UEFI Speci?cation de?nes the PCI Root Bridge Protocol and the PCI Driver Model and describes how to write PCI bus drivers</span><span id="n285" class="tooltip null_selection" title=" "> and PCI devices drivers in the UEFI environment. For details, refer to the UEFI Speci?cation.<br /><br /></span><span id="n286" class="tooltip red_selection" title=" "> • PCI Root Bridge Protocol - A PCI Root Bridge is represented in UEFI as a device handle that contains a Device Path Protocol instance and a PCI Root Bridge Protocol</span><span id="n287" class="tooltip null_selection" title=" "> instance. PCI Root Bridge Protocol provides an I/O abstrac- tion for a PCI Root Bridge that the host bus can perform.</span><span id="n288" class="tooltip null_selection" title=" "> This protocol is used by a PCI Bus Driver to perform PCI Memory, PCI I/O, and PCI Con?guration cycles on a PCI Bus.</span><span id="n289" class="tooltip red_selection" title=" "> It also provides services to perform different types of bus mastering DMA on a PCI bus.<br /><br /></span><span id="n290" class="tooltip null_selection" title=" "> PCI Root Bridge Protocol abstracts device speci?c code from the system memory map.</span><span id="n291" class="tooltip null_selection" title=" "> This allows system designers to make changes to the system memory map without impacting platform inde- pendent code that is consuming basic system resources.</span><span id="n292" class="tooltip null_selection" title=" "> An example of such system memory map changes is a system that provides non-identity memory mapped I/O (MMIO) mapping between the host processor view and the PCI</span><span id="n293" class="tooltip null_selection" title=" "> device view. • PCI Driver Model - The PCI Driver Model is designed to extend the UEFI Driver Model in a way that supports PCI Bus Drivers and PCI Device Drivers.<br /><br /></span><span id="n294" class="tooltip null_selection" title=" "> This applies to Conventional PCI, PCI-X, and PCI Express. PCI Bus Drivers manage PCI buses present in a system.</span><span id="n295" class="tooltip red_selection" title=" "> The PCI Bus Driver creates child device handles that must contain a Device Path Protocol instance and a PCI I/O Protocol instance.</span><span id="n296" class="tooltip null_selection" title=" "> The PCI I/O Protocol is used by the PCI Device Driver to access memory and I/O on a PCI controller. PCI Device Drivers manage PCI controllers present on PCI buses.</span><span id="n162" class="tooltip null_selection" title=" "> The PCI Device Drivers produce an I/O abstraction that may be used to boot an UEFI compliant operating system. 12 1.6.4<br /><br /></span><span id="n279" class="tooltip null_selection" title=" "> Graphics Output Protocol (GOP) Graphics Output Protocol (GOP) is de?ned in the UEFI Speci?cation to remove the hardware requirement to support legacy VGA and INT</span><span id="n299" class="tooltip null_selection" title=" "> 10h BIOS. GOP provides a software abstraction to draw on the video screen. 1.6.5</span><span id="n300" class="tooltip red_selection" title=" "> BUS Performances and Number of Slots Compared The various architectures de?ned by the PCISIG. The table shows the evolution of bus frequencies and bandwidths.,</span><span id="n301" class="tooltip null_selection" title=" "> as it obvious, increasing bus frequency compro- mises the number of electrical loads or number of connectors allowable on a bus at that frequencies.<br /><br /></span><span id="n302" class="tooltip null_selection" title=" "> At some point for a given bus architecture there is an upper limit beyond which one cannot further increase the bus frequency, hence requiring the de?nition of a</span><span id="n303" class="tooltip null_selection" title=" "> new bus architecture. A PCI express (PCIe) Interconnect that connects two devices is referred to as a Link.</span><span id="n304" class="tooltip red_selection" title=" "> A link consists if either x1, x2, x4, x8, x12, x16 or x32 signal pairs in each direction. These signals are referred to as Lanes.</span><span id="n305" class="tooltip red_selection" title=" "> A designer determines how many Lanes to implement based on the targeted performance benchmark required on a given Link.<br /><br /></span><span id="n304" class="tooltip red_selection" title=" "> The Table 2 shows aggregate bandwidth numbers for various Link width implemen- tations, as is apparent from this table, the peak bandwidth achievable with PCIe is</span><span id="n307" class="tooltip null_selection" title=" "> signi?cantly higher than any existing bus today. 1.7 Graphics Controller Most graphics controllers are PCI controllers.</span><span id="n308" class="tooltip red_selection" title=" "> The graphics drivers managing those controllers are also PCI drivers.</span><span id="n309" class="tooltip red_selection" title=" "> However, while most graphics controllers are PCI controllers, graphics controllers can make use of other buses, such as USB buses.<br /><br /></span><span id="n308" class="tooltip red_selection" title=" "> Graphics drivers have these characteristics: • UEFI graphics drivers follow the UEFI driver model.</span><span id="n308" class="tooltip red_selection" title=" "> • Depending on the adapter that the driver manages, a graphics driver can be categorized as either a single or a multiple output adapter.</span><span id="n312" class="tooltip null_selection" title=" "> • The graphics driver must create child handles for each output.</span><span id="n313" class="tooltip null_selection" title=" "> • Graphics drivers must create child handles for some of the graphics output ports and attach the Graphics Output Protocol (GOP Protocol), EDID Discov- ered Protocol,</span><span id="n308" class="tooltip red_selection" title=" "> and EDID Active Protocol to each active handle that the driver produced.<br /><br /></span><span id="n315" class="tooltip red_selection" title=" "> • Graphics drivers are chip-speci?c because of the requirement to initialize and manage the graphics device.</span><span id="n308" class="tooltip red_selection" title=" "> A UEFI driver is required for any PC hardware device needed for the boot process to complete.</span><span id="n317" class="tooltip null_selection" title=" "> Hardware devices can be cate- gorized into the following: 13 TABLE 2: Comparison of Bus Frequency, Bandwidth and Number of Slots Bus Type Clock Frequency Peak Bandwidth</span><span id="n318" class="tooltip null_selection" title=" "> Number of Card Slots per Bus PCI 32 - b i t 33 M H z 133 M B p s 4 -5 PCI 64 - b i t 33 M H z 266 M B p s 4 -5 PCI 32 - b i t 66 M H z 266 M B p s 1 -2 PCI 64 -</span><span id="n319" class="tooltip null_selection" title=" "> b i t 66 M H z 533 M B p s 1 -2 PCI-X 32 - b i t 66 M H z 266 M B p s 4 PCI-X 64 - b i t 66 M H z 533 M B p s 4 PCI-X 32 - b i t 133 M H z 533 M B p s 1 -2 PCI-X</span><span id="n320" class="tooltip null_selection" title=" "> 64 - b i t 133 M H z 1066 M B p s 1 -2 PCI-X 32 - b i t 266 M H z effective 1066 M B p s 1 PCI-X 64 - b i t 266 M H z effective 2131 M B p s 1 PCI-X 32 - b i t 533</span><span id="n321" class="tooltip null_selection" title=" "> M H z effective 2131 M B p s 1 PCI-X 64 - b i t 533 M H z effective 4262 M B p s 1 • Graphic output devices: Simple text, graphics output.<br /><br /></span><span id="n308" class="tooltip red_selection" title=" "> • Console devices: Simple input provider, simple input ex, simple pointer — mice, serial I/O protocol (remote consoles) Note that independent hardware vendors (IHVs)</span><span id="n308" class="tooltip red_selection" title=" "> can choose not to implement all of the required elements of the UEFI speci?cation.</span><span id="n324" class="tooltip null_selection" title=" "> For example, all elements might not be implemented on a specialized system con?guration that does not support all the services and functionality implied by the required</span><span id="n325" class="tooltip null_selection" title=" "> elements. Also, some ele- ments are required depending on a speci?c platform’s features.<br /><br /></span><span id="n326" class="tooltip red_selection" title=" "> Some elements are required depending on the features that a speci?c driver requires.</span><span id="n326" class="tooltip red_selection" title=" "> Other elements are recommended based on coding experience, for reasons of portability, and/or for other considerations.</span><span id="n328" class="tooltip null_selection" title=" "> It is recommended that you implement all required and rec- ommended elements in your drivers. 14 1.7.1</span><span id="n279" class="tooltip red_selection" title=" "> Graphics Output Protocol The GOP (Graphics Output Protocol) Driver is part of the UEFI boot time drivers responsible for bringing up the display during bios boot.<br /><br /></span><span id="n330" class="tooltip null_selection" title=" "> This driver enables logo display during bios boot time.</span><span id="n331" class="tooltip null_selection" title=" "> This paper has a GOP device driver written for an Intel’s IoT Android platform which is responsible for display control until the oper- ating system and in turn</span><span id="n332" class="tooltip null_selection" title=" "> the display controller of the system gains the control. 1.7.2</span><span id="n279" class="tooltip red_selection" title=" "> GOP Overview The GOP driver is a replacement for legacy video BIOS and enables the use of UEFI pre-boot ?rmware without CSM.<br /><br /></span><span id="n334" class="tooltip red_selection" title=" "> The GOP driver can be 32-bit, 64-bit, or IA- 64 with no binary compatibility.</span><span id="n335" class="tooltip red_selection" title=" "> UEFI pre-boot ?rmware architecture (32/64-bit) must match the GOP driver architecture (32/64-bit).</span><span id="n334" class="tooltip red_selection" title=" "> The Intel Embedded Graphics Drivers’ GOP driver can either be fast boot (speed optimized and platform speci?c) or generic (platform agnostic for selective platforms).</span><span id="n337" class="tooltip null_selection" title=" "> EFI de?nes two types of services: boot services and runtime services. Boot services are available only while the ?rmware owns the platform (i.e.,<br /><br /></span><span id="n338" class="tooltip red_selection" title=" "> before the ExitBoot- Services call), and they include text and graphical consoles on various devices, and bus, block and ?le services.</span><span id="n339" class="tooltip red_selection" title=" "> Runtime services are still accessible while the operat- ing system is running; they include services such as date, time and NVRAM access.</span><span id="n339" class="tooltip red_selection" title=" "> In addition, the Graphics Output Protocol (GOP) provides limited runtime services support.</span><span id="n279" class="tooltip red_selection" title=" "> The operating system is permitted to directly write to the frame buffer provided by GOP during runtime mode.<br /><br /></span><span id="n342" class="tooltip red_selection" title=" "> However, the ability to change video modes is lost after transitioning to runtime services mode until the OS graphics driver is loaded.</span><span id="n335" class="tooltip red_selection" title=" "> This paper includes a GOP driver written for an IoT’s platform using the development kit EDK II which is responsible for the display during booting process until</span><span id="n344" class="tooltip null_selection" title=" "> the operating system gains control of the display and invoke display devices. 1.7.3</span><span id="n345" class="tooltip null_selection" title=" "> GOP DRIVER The EFI speci?cation de?ned a UGA (Universal Graphic Adapter) protocol to sup- port device-independent graphics.<br /><br /></span><span id="n279" class="tooltip red_selection" title=" "> UEFI did not include UGA and replaced it with GOP (Graphics Output Protocol), with the explicit goal of removing VGA hardware dependencies. The two are similar.</span><span id="n347" class="tooltip null_selection" title=" "> Table 3 gives a quick comparison of GOP and video BIOS. 1.7.4</span><span id="n348" class="tooltip null_selection" title=" "> GOP Integration The platform ?rmware must meet the following requirements for GOP Driver inte- gration: 15 TABLE 3: Difference between Video BIOS and GOP Bus Type</span><span id="n349" class="tooltip null_selection" title=" "> Clock Frequency 64 K B limit execution No 64 K B limit. 32 - b i t protected mode CSM is needed with UEFI system ?rmware No need for CSM.<br /><br /></span><span id="n350" class="tooltip null_selection" title=" "> Speed op- timized (fast boot) 16 - b i t The VBIOS works with both 32 - b i t and 64 - b i t architectures The UEFI pre-boot ?rmware architecture must match the</span><span id="n351" class="tooltip null_selection" title=" "> GOP driver. TABLE 4: GOP Driver ?les File Name Description Format GopDriver.efi The GOP driver binary Uncompressed PE/COFF image Vbt.bin</span><span id="n352" class="tooltip null_selection" title=" "> Contains Video BIOS Table (VBT) data Raw Binary Vbt.bsf BMP script ?le. Required for modifying Vbt.bin</span><span id="n353" class="tooltip null_selection" title=" "> using BMP tool Text • Platform ?rmware must be compliant to UEFI 2.1 or later. • Platform must enumerate and initialize the graphics device.<br /><br /></span><span id="n354" class="tooltip null_selection" title=" "> • Platform must allocate enough graphics frame buffer memory required to sup- port the native mode resolution of the integrated display.</span><span id="n279" class="tooltip red_selection" title=" "> • The platform must produce the standard EFI_PCI_IO_PROTOCOL and as well as the EFI_DEVICE_PATH_PROTOCOL on the graphics device handle.</span><span id="n356" class="tooltip null_selection" title=" "> Addition- ally, the platform must produce PLATFORM_GOP_POLICY_PROTOCOL. • The platform ?rmware must not launch the legacy Video BIOS.</span><span id="n357" class="tooltip null_selection" title=" "> The GOP Driver solution comprises the following ?les shown in Table 4 GOP driver ?les. 16 Customize the VBT data ?le Vbt.bin</span><span id="n358" class="tooltip null_selection" title=" "> as per platform requirements and the corre- sponding BSF ?le. Integrate Vbt.bin and GopDriver.efi ?les into the platform ?rmware image.<br /><br /></span><span id="n359" class="tooltip null_selection" title=" "> The process of accomplishing this step is determined by the plat- form implementer, speci?c to the platform ?rmware implementation. 17 2. Design 2.1</span><span id="n360" class="tooltip null_selection" title=" "> UEFI Design Overview The design of UEFI is based on the following fundamental elements: • Reuse of existing table-based interfaces - In order to preserve investment</span><span id="n361" class="tooltip null_selection" title=" "> in existing infrastructure support code, both in the OS and ?rmware, a num- ber of existing speci?cations that are commonly implemented on platforms compatible with</span><span id="n362" class="tooltip null_selection" title=" "> supported processor speci?cations must be implemented on platforms wishing to comply with the UEFI speci?cation.<br /><br /></span><span id="n363" class="tooltip null_selection" title=" "> • System partition de?nes a partition and ?le system that are designed to al- low safe sharing between multiple vendors, and for different purposes.</span><span id="n364" class="tooltip null_selection" title=" "> The ability to include a separate, shareable system partition presents an opportu- nity to increase platform value-add without signi?cantly growing the need for</span><span id="n365" class="tooltip null_selection" title=" "> nonvolatile platform memory • Boot services provide interfaces for devices and system functionality that can be used during boot time.</span><span id="n366" class="tooltip null_selection" title=" "> Device access is abstracted through "handles" and "protocols".<br /><br /></span><span id="n367" class="tooltip null_selection" title=" "> This facilitates reuse of investment in existing BIOS code by keeping underlying implementation requirements out of the speci?cation without burdening the consumer</span><span id="n368" class="tooltip null_selection" title=" "> accessing the device.</span><span id="n369" class="tooltip red_selection" title=" "> • Runtime services - A minimal set of runtime services is presented to en- sure appropriate abstraction of base platform hardware resources that may be needed by</span><span id="n370" class="tooltip null_selection" title=" "> the OS during its normal operations.<br /><br /></span><span id="n371" class="tooltip null_selection" title=" "> FIGURE 5: UEFI Conceptual Overview 18 Error! Reference source not found illustrates the interactions of the various components of an UEFI speci?cation-compliant</span><span id="n372" class="tooltip null_selection" title=" "> system that are used to accomplish platform and OS boot. The platform ?rmware can retrieve the OS loader image from the System Partition.</span><span id="n373" class="tooltip null_selection" title=" "> The speci?cation provides for a variety of mass storage device types including disk, CD-ROM, and DVD as well as remote boot via a network.</span><span id="n374" class="tooltip null_selection" title=" "> Through the extensible protocol interfaces, it is possible to add other boot media types, although these may require OS loader modi?cations if they require use of</span><span id="n375" class="tooltip null_selection" title=" "> protocols other than those de?ned in this document. Once started, the OS loader continues to boot the complete operating system.<br /><br /></span><span id="n376" class="tooltip null_selection" title=" "> To do so, it may use the EFI boot services and interfaces de?ned by this or other required speci?cations to survey, comprehend, and initialize the various platform</span><span id="n377" class="tooltip red_selection" title=" "> components and the OS software that manages them. EFI runtime services are also available to the OS loader during the boot phase. 2.1.1</span><span id="n378" class="tooltip null_selection" title=" "> UEFI Driver Goals The UEFI Driver Model has the following goals: • Compatible - Drivers conforming to this speci?cation must maintain compat- ibility with the EFI</span><span id="n379" class="tooltip null_selection" title=" "> and the UEFI Speci?cation. This means that the UEFI Driver Model takes advantage of the extensibility mechanisms in the UEFI Speci?cation to add the required functionality.<br /><br /></span><span id="n380" class="tooltip null_selection" title=" "> • Simple - Drivers that conform to this speci?cation must be simple to imple- ment and simple to maintain.</span><span id="n381" class="tooltip null_selection" title=" "> The UEFI Driver Model must allow a driver writer to concentrate on the speci?c device for which the driver is being devel- oped.</span><span id="n382" class="tooltip null_selection" title=" "> A driver should not be concerned with platform policy or platform man- agement issues. These considerations should be left to the system ?rmware.</span><span id="n383" class="tooltip null_selection" title=" "> • Scalable - The UEFI Driver Model must be able to adapt to all types of plat- forms.<br /><br /></span><span id="n384" class="tooltip null_selection" title=" "> These platforms include embedded systems, mobile, and desktop sys- tems, as well as workstations and servers.</span><span id="n385" class="tooltip null_selection" title=" "> • Flexible - The UEFI Driver Model must support the ability to enumerate all the devices, or to enumerate only those devices required to boot the required OS.</span><span id="n386" class="tooltip red_selection" title=" "> The minimum device enumeration provides support for more rapid boot capability, and the full device enumeration provides the ability to perform OS installations,</span><span id="n387" class="tooltip null_selection" title=" "> system maintenance, or system diagnostics on any boot device present in the system.<br /><br /></span><span id="n388" class="tooltip red_selection" title=" "> • Extensible - The UEFI Driver Model must be able to extend to future bus types as they are de?ned.</span><span id="n389" class="tooltip null_selection" title=" "> 19 • Portable - Drivers written to the UEFI Driver Model must be portable be- tween platforms and between supported processor architectures.</span><span id="n390" class="tooltip null_selection" title=" "> • Interoperable - Drivers must coexist with other drivers and system ?rmware and must do so without generating resource con?icts.</span><span id="n391" class="tooltip null_selection" title=" "> • Describe complex bus hierarchies - The UEFI Driver Model must be able to describe a variety of bus topologies from very simple single bus platforms to very complex</span><span id="n392" class="tooltip null_selection" title=" "> platforms containing many buses of various types.<br /><br /></span><span id="n393" class="tooltip null_selection" title=" "> • Small driver footprint - The size of executables produced by the UEFI Driver Model must be minimized to reduce the overall platform cost.</span><span id="n394" class="tooltip null_selection" title=" "> While ?exibility and extensibility are goals, the additional overhead required to sup- port these must be kept to a minimum to prevent the size of ?rmware compo-</span><span id="n395" class="tooltip null_selection" title=" "> nents from becoming unmanageable.</span><span id="n396" class="tooltip null_selection" title=" "> • Address legacy option rom issues - The UEFI Driver Model must directly address and solve the constraints and limitations of legacy option ROMs.<br /><br /></span><span id="n397" class="tooltip null_selection" title=" "> Speci?cally, it must be possible to build add-in cards that support both UEFI drivers and legacy option ROMs, where such cards can execute in both legacy BIOS systems</span><span id="n398" class="tooltip null_selection" title=" "> and UEFI-conforming latforms, without modi?cations to the code carried on the card.</span><span id="n399" class="tooltip null_selection" title=" "> The solution must provide an evolutionary path to migrate from legacy option ROMs driver to UEFI drivers. 2.2</span><span id="n400" class="tooltip null_selection" title=" "> UEFI/PI Firmware Images UEFI and PI speci?cations de?ne the standardized format for EFI ?rmware storage devices (FLASH or other non-volatile storage) which are abstracted</span><span id="n401" class="tooltip null_selection" title=" "> into "Firmware Volumes". Build systems must be capable of processing ?les to create the ?le for- mats described by the UEFI and PI speci?cations.<br /><br /></span><span id="n402" class="tooltip null_selection" title=" "> The tools provided as part of the EDK II BaseTools package process ?les compiled by third party tools, as well as text and Unicode ?les in order to create UEFI or</span><span id="n403" class="tooltip null_selection" title=" "> PI compliant binary image ?les.</span><span id="n404" class="tooltip null_selection" title=" "> In some instances, where UEFI or PI speci?cations do not have an applicable in- put ?le format, such as the Visual Forms Representation (VFR) ?les used to create</span><span id="n405" class="tooltip null_selection" title=" "> PI compliant IFR content, tools and documentation have been provided that allows the user to write text ?les that are processed into formats speci?ed by UEFI or</span><span id="n406" class="tooltip null_selection" title=" "> PI speci?cations. A Firmware Volume (FV) is a ?le level interface to ?rmware storage.<br /><br /></span><span id="n61" class="tooltip red_selection" title=" "> Multiple FVs may be present in a single FLASH device, or a single FV may span multiple FLASH devices.</span><span id="n408" class="tooltip null_selection" title=" "> An FV may be produced to support some other type of storage entirely, such as a disk partition or network device.</span><span id="n409" class="tooltip null_selection" title=" "> For more information consult the Plat- form Initialization Speci?cation, Volume 3. In all cases, an FV is formatted with a binary ?le system.</span><span id="n410" class="tooltip null_selection" title=" "> The ?le system used is typically the Firmware File System (FFS), but other ?le systems may be possible in some cases.<br /><br /></span><span id="n411" class="tooltip null_selection" title=" "> Hence, all modules are stored as "?les" in the FV.</span><span id="n412" class="tooltip null_selection" title=" "> Some modules may be "execute in place" (linked at 20 FIGURE 6: UEFI/PI Firmware Image Creation a ?xed address and executed from the ROM), while others are relocated</span><span id="n413" class="tooltip null_selection" title=" "> when they are loaded into memory and some modules may be able to run from ROM if memory is not present (at the time of the module load) or run from memory if it</span><span id="n414" class="tooltip null_selection" title=" "> is available. Files themselves have an internally de?ned binary format. This format allows for implementation of security, compression, signing, etc.<br /><br /></span><span id="n61" class="tooltip red_selection" title=" "> Within this format, there are one or more "leaf" images. A leaf image could be, for example, a PE32 image for a DXE driver.</span><span id="n416" class="tooltip null_selection" title=" "> Therefore, there are several layers of organization to a full UEFI/PI ?rmware im- age. These layers are illustrated below in Figure 6.</span><span id="n61" class="tooltip red_selection" title=" "> Each transition between layers implies a processing step that transforms or combines previously processed ?les into the next higher level.</span><span id="n61" class="tooltip red_selection" title=" "> Also shown in Figure 6 are the reference implementation tools that process the ?les to move them between the different layers.<br /><br /></span><span id="n61" class="tooltip red_selection" title=" "> In addition to creating images that initialize a complete platform, the build process also supports creation of stand-alone UEFI applications (including OS Loaders)</span><span id="n420" class="tooltip red_selection" title=" "> and 21 FIGURE 7: UEFI/PI Firmware Image Creation Option ROM images containing driver code.</span><span id="n421" class="tooltip null_selection" title=" "> Figure 7, below, shows the reference implementation tools and creation processes for both of these image types The ?nal feature that is supported by the EDK II build</span><span id="n422" class="tooltip null_selection" title=" "> process is the creation of Bi- nary Modules that can be packaged and distributed for use by other organizations.<br /><br /></span><span id="n423" class="tooltip red_selection" title=" "> Binary modules do not require distribution of the source code.</span><span id="n61" class="tooltip red_selection" title=" "> This will permit ven- dors to distribute UEFI images without having to release proprietary source code.</span><span id="n425" class="tooltip null_selection" title=" "> This packaging process permits creation of an archive ?le containing one or more bi- nary ?les that are either Firmware Image ?les or higher (EFI Section ?les, Firmware</span><span id="n426" class="tooltip null_selection" title=" "> File system ?les, etc.). The build process will permit inserting these binary ?les into the appropriate level in the build stages. 2.3<br /><br /></span><span id="n427" class="tooltip null_selection" title=" "> Platform Initialization PI Boot Sequence Platform Initialization PI compliant system ?rmware has to support the six phases: 1. Security (SEC) Phase 2.</span><span id="n428" class="tooltip red_selection" title=" "> Pre-e? Initialization (PEI) Phase 3. Driver Execution Environment (DXE) Phase 4. Boot device selection (BDS) Phase 22 5.</span><span id="n429" class="tooltip null_selection" title=" "> Run time (RT) services and After Life (AL) (transition from the OS back to the ?rmware) of system. Figure 8 describes the phases and transition in detail.</span><span id="n430" class="tooltip null_selection" title=" "> FIGURE 8: PI Boot Phases 2.4<br /><br /></span><span id="n431" class="tooltip null_selection" title=" "> Security (SEC) The Security (SEC) phase is the initial phase in the PI Architecture and is liable for the following: • Handling restart events of all platform •</span><span id="n432" class="tooltip null_selection" title=" "> Creation of a temporary memory store • Bringing the root of trust in the system • Transit handoff information to next phase - the PEI Foundation The security section</span><span id="n433" class="tooltip null_selection" title=" "> may have the modules with source code scripted in assembly language. Hence, some EDK II module development environment (MDE) modules can consist of assembly code.</span><span id="n434" class="tooltip null_selection" title=" "> During Occurrence of this, both Windows and GCC versions of assembly language code are served in different ?les. 23 2.5<br /><br /></span><span id="n435" class="tooltip null_selection" title=" "> Pre-EFI Initialization (PEI) The Pre-EFI Initialization (PEI) phase described in the PI Architecture speci?ca- tions is invoked quite betimes in the boot period.</span><span id="n436" class="tooltip null_selection" title=" "> Speci?cally, after about prelimi- nary processing in the Security (SEC) phase, any machine restart event will invoke the PEI phase.</span><span id="n437" class="tooltip null_selection" title=" "> The PEI phase is designed to be developed in many parts and con- sists of: • PEI Foundation (core code) • Pre-EFI Initialization Modules (specialized plug-ins) The</span><span id="n438" class="tooltip null_selection" title=" "> PEI phase at ?rst operates with the platform in a developing state, holding only on-processor resources, such as the cache of processor for call stack, to dispatch</span><span id="n439" class="tooltip red_selection" title=" "> the Pre-EFI Initialization Modules (PEIMs).<br /><br /></span><span id="n440" class="tooltip null_selection" title=" "> The PEI phase cannot assume the availability of amounts of memory (RAM) as DXE and hence PEI phase limits its support to the following: • Locating and validating</span><span id="n441" class="tooltip null_selection" title=" "> PEIMs • Dispatching PEIMs • Facilitating communication between PEIMs • Providing handoff data to later phases These PEIMs are responsible for the following: • Initializing</span><span id="n442" class="tooltip null_selection" title=" "> some permanent memory complement • Characterizing the memory in Hand-Off Blocks (HOBs) • Characterizing the ?rmware volume locations in HOBs • Transit the control</span><span id="n443" class="tooltip null_selection" title=" "> into next phase - the Driver Execution Environment (DXE) phase Figure 9 shows a diagram describes the action carried out during the PEI phase 24 FIGURE 9: Diagram</span><span id="n444" class="tooltip null_selection" title=" "> of PI Operations 2.5.1<br /><br /></span><span id="n445" class="tooltip null_selection" title=" "> PEI Services The PEI Foundation institutes a system table for the PEI Services named as PEI Services Table that is viewable to all PEI Modules (PEIMs) in the system.</span><span id="n446" class="tooltip null_selection" title=" "> A PEI Service is de?ned as a method, command or other potentiality manifested by the PEI Foundation when that service’s initialization needs are met.</span><span id="n447" class="tooltip null_selection" title=" "> As the PEI phase having no permanent memory available until almost the end of the phase, all the various types of services created during this phase (PEI phase)</span><span id="n448" class="tooltip red_selection" title=" "> cannot be as enrich as those created during later phases.<br /><br /></span><span id="n443" class="tooltip null_selection" title=" "> A pointer to PEI Services Table is sent into entry point of each PEIM’s and also to part of each PEIM-to-PEIM Interface (PPI) because the location of PEI Foundation</span><span id="n450" class="tooltip null_selection" title=" "> and its temporary memory is unknown at build time. The PEI Foundation provides the classes of services listed in Table 5 2.5.2</span><span id="n451" class="tooltip null_selection" title=" "> PEI Foundation The PEI Foundation is the entity that carried outs following activity: 25 TABLE 5: Services provided by PEI Foundation Classes Service Details PPI</span><span id="n452" class="tooltip null_selection" title=" "> Services Manages PPIs to ease inter-module method calls between PEIMs. A database maintained in tem- porary RAM to track installed interfaces.<br /><br /></span><span id="n453" class="tooltip null_selection" title=" "> Boot Mode Services Manages the boot mode (S3, S5, diagnostics, nor- mal boot, etc.)</span><span id="n454" class="tooltip null_selection" title=" "> HOB Services Creates data structures (Hand-off-blocks) that are used to convey information to the next phase Firmware Volume Services Finds PEIMs and along with</span><span id="n455" class="tooltip null_selection" title=" "> that other ?rmware ?les in the ?rmware volumes PEI Memory Services provides a collection of memory management ser- vices (to be used before and after permanent mem-</span><span id="n456" class="tooltip null_selection" title=" "> ory to discovered) Status Code Services Provides general progress and error code report- ing services (i.e.<br /><br /></span><span id="n457" class="tooltip null_selection" title=" "> port 080h or a serial port for text output for debug) Reset Services Provides a common means to aid initializing warm or cold restart of the system • Dispatching</span><span id="n458" class="tooltip null_selection" title=" "> of Pre-EFI initialization modules (PEIMs) • Maintaining the boot mode • Initialization of permanent memory • Invoking the DXE loader The PEI Foundation written to</span><span id="n459" class="tooltip null_selection" title=" "> be portable across all the various platforms archi- tecture of a given instruction-set. i.e.</span><span id="n460" class="tooltip null_selection" title=" "> A binary for IA-32 (32-bit Intel architecture) works across all Pentium processors and similarly Itanium processor family work across all Itanium processors.<br /><br /></span><span id="n461" class="tooltip null_selection" title=" "> Irrespective of the processor micro architecture, the set of services uncovered by the PEI Foundation should be the same.</span><span id="n462" class="tooltip null_selection" title=" "> This consistent surface area around the PEI Foundation allows PEIMs to be written in the C programming language and compiled across any micro architecture. 26 2.6</span><span id="n443" class="tooltip red_selection" title=" "> PEI Dispatcher The PEI Dispatcher is basically a state machine which is implemented in the PEI Foundation.</span><span id="n443" class="tooltip null_selection" title=" "> The PEI Dispatcher evaluates the dependency expressions in Pre-EFI initialization modules (PEIMs) that are lying in the FVs being examined.<br /><br /></span><span id="n465" class="tooltip null_selection" title=" "> Dependency expressions are coherent combinations of PEIM-to-PEIM Interfaces (PPIs).</span><span id="n466" class="tooltip null_selection" title=" "> These expressions distinguish the PPIs that must be available for use before a given PEIM can be invoked.</span><span id="n467" class="tooltip null_selection" title=" "> The PEI Dispatcher references the PPI database in the PEI Foundation to conclude which PPIs have to be installed and evaluate the dependency expression for the PEIM.</span><span id="n468" class="tooltip null_selection" title=" "> If PPI has already been installed then depen- dency expression will evaluate to TRUE, which noti?es PEI Dispatcher it can run PEIM.<br /><br /></span><span id="n469" class="tooltip null_selection" title=" "> At this stage, the PEI Foundation handovers control to the PEIM with TRUE dependency expression.</span><span id="n470" class="tooltip null_selection" title=" "> The PEI Dispatcher will exit Once the PEI Dispatcher has examined and evaluated all of the PEIMs in all of the uncovered ?rmware volumes and no more PEIMs can be</span><span id="n471" class="tooltip null_selection" title=" "> dispatched (i.e. the dependency expressions (DEPEX) do not evaluate from FALSE to TRUE). At this stage, the PEI Dispatcher cannot invoke any additional PEIMs.</span><span id="n472" class="tooltip null_selection" title=" "> The PEI Foundation then takes back control from the PEI Dispatcher and calls the DXE IPL PPI to navigate control to the DXE phase of execution. 2.7<br /><br /></span><span id="n473" class="tooltip red_selection" title=" "> Drive Execution Environment (DXE) Before the DXE phase, the Pre-EFI Initialization (PEI) phase is held responsible for initializing permanent memory in the platform.</span><span id="n53" class="tooltip red_selection" title=" "> Hence, DXE phase can be loaded and executed.</span><span id="n475" class="tooltip red_selection" title=" "> At the very end of the PEI phase, state of the system is handed over to the DXE phase through Hand-Off Blocks (list of position independent data structures).</span><span id="n476" class="tooltip null_selection" title=" "> There are three components in the DXE phase: 1. DXE Foundation 2. DXE Dispatcher 3. A set of DXE Drivers 2.8<br /><br /></span><span id="n477" class="tooltip null_selection" title=" "> Boot Device Selection (BDS) The BDS Architectural Protocol has part of implementation of the Boot Device Se- lection (BDS) phase.</span><span id="n478" class="tooltip null_selection" title=" "> After evaluation of all of the DXE drivers dependencies, DXE drivers with satis?ed dependencies are loaded and executed by the DXE Dispatcher, the DXE Foundation</span><span id="n479" class="tooltip red_selection" title=" "> will pass the control to the BDS Architectural Protocol.</span><span id="n480" class="tooltip null_selection" title=" "> The BDS phase held responsible for the following: 27 • Initializing console devices • Loading device drivers • Attempt of loading and executing boot selections 2.9<br /><br /></span><span id="n481" class="tooltip red_selection" title=" "> Transient System Load (TSL) and Runtime (RT) Primarily the OS vendor provides boot loader known as The Transient System Load (TSL).</span><span id="n482" class="tooltip null_selection" title=" "> TSL and Runtime Services (RT) phases may allow access to persistent con- tent, via UEFI drivers and applications. Drivers in this category include PCI Option ROMs.</span><span id="n483" class="tooltip null_selection" title=" "> 2.10</span><span id="n484" class="tooltip null_selection" title=" "> After Life (AL) The After Life (AL) phase contains the persistent UEFI drivers used to store the state of the system during the OS systematically shutdown, sleep,</span><span id="n485" class="tooltip null_selection" title=" "> hibernate or restart processes. 2.11<br /><br /></span><span id="n486" class="tooltip null_selection" title=" "> Generic Build Process All code initialized as either C sources and header ?les, assembly language sources and header ?les, Unicode ?les (UCS-2 HII strings), Virtual</span><span id="n487" class="tooltip null_selection" title=" "> Forms Representation ?les or binary data (native instructions, such as microcode) ?les.</span><span id="n488" class="tooltip null_selection" title=" "> Per the UEFI and PI speci?cations, the C ?les and Assembly ?les must be compiled and coupled into PE32 or PE32+ images.</span><span id="n489" class="tooltip null_selection" title=" "> While some code is con?gured to execute only from ROM, most UEFI and PI modules code are written to be relocatable. These are written and built different i.e.<br /><br /></span><span id="n490" class="tooltip null_selection" title=" "> XIP (Execute In Place) module code is written and compiled to run from ROM, while the majority of the code is written and compiled to execute from memory, which</span><span id="n491" class="tooltip null_selection" title=" "> needs the relocatable code.</span><span id="n492" class="tooltip null_selection" title=" "> Some modules may also allow dual mode, where it will execute from memory only if memory is suf?cient, otherwise it will execute from ROM.</span><span id="n493" class="tooltip null_selection" title=" "> Additionally, modules may permit dual access, such as a driver that contains both PEI and DXE imple- mentation code.<br /><br /></span><span id="n494" class="tooltip red_selection" title=" "> Code is assembled or compiled, then linked into PE32/PE32+ im- ages, the relocation section may or may not be stripped and an appropriate header will replace the</span><span id="n494" class="tooltip red_selection" title=" "> PE32/PE32+ header. Additional processing may remove more non- essential information, generating a Terse (TE) image.</span><span id="n494" class="tooltip red_selection" title=" "> The binary executables are converted into EFI ?rmware ?le sections.</span><span id="n494" class="tooltip red_selection" title=" "> Each module is converted into an EFI Section consisting of an Section header followed by the section data (driver binary). 28 2.11.1<br /><br /></span><span id="n494" class="tooltip red_selection" title=" "> EFI Section Files he general section format for sections less than 16MB in size is shown in Figure 11.</span><span id="n494" class="tooltip red_selection" title=" "> Figure 10 shows the section format for sections 16MB or larger in size using the extended length ?eld.</span><span id="n500" class="tooltip null_selection" title=" "> FIGURE 10: General EFI Section Format for large size Sections(greater then 16 MB) FIGURE 11: General EFI Section Format (less then 16 MB) 2.12</span><span id="n501" class="tooltip null_selection" title=" "> Cross Compatibility of CPUs Whenever customer try to change the default Intel motherboard CPU with different Intel silicon chip which won’t works.<br /><br /></span><span id="n502" class="tooltip null_selection" title=" "> The speci?c CPU Chip initialization varies for each generation. So, the board designs should be designed is such a way that speci?c generation CPU should support.,</span><span id="n503" class="tooltip null_selection" title=" "> if we change the CPU with a different Intel Board it will not even boot, because the BIOS doesn’t support for other Silicon Initialization for other CPUs.</span><span id="n504" class="tooltip null_selection" title=" "> So, we are integrating the runtime detection of the silicon during the Pre-Extensible Firmware Initialization (PEI) phase.</span><span id="n505" class="tooltip null_selection" title=" "> So, within single Integrated Firmware Image (IFWI) should support the Multi Generation CPUs which is never tried before.<br /><br /></span><span id="n506" class="tooltip null_selection" title=" "> Each silicon has a ?xed register from which the CPU generation can be identi?ed.,</span><span id="n507" class="tooltip null_selection" title=" "> so the BIOS should read that register and program in such a way the is CPU1 is in Platform it should support the CPU1 Features like PCIe, Graphics & DMI.,</span><span id="n508" class="tooltip null_selection" title=" "> if the 29 CPU1 is replaced with CPU2 then it should support the CPU2 speed. That should be taken care by the BIOS.</span><span id="n509" class="tooltip null_selection" title=" "> FIGURE 12: Cross Compatibility Design Figure 12 shows the general view of the Cross Compatibility of CPUs.<br /><br /></span><span id="n510" class="tooltip null_selection" title=" "> BIOS is the part of Integrated Firmware Image which resides at the End of the Bi- nary table.</span><span id="n511" class="tooltip null_selection" title=" "> The CPU swap can only occur in Specially designed Intel Designed Board only. Mainly because for each and every feature it required some hard- ware(H/W) requirements.</span><span id="n512" class="tooltip null_selection" title=" "> If that H/W requirement not present. Then It will boot but doesn’t support the Maximum speed.</span><span id="n513" class="tooltip null_selection" title=" "> FIGURE 13: BIOS Support for Cross Compatibility Figure 13 shows the BIOS role for identifying the CPUs during PEI phase.<br /><br /></span><span id="n514" class="tooltip null_selection" title=" "> 30 As the number of Feature increases in the Silicon BIOS size also increases, usu- ally the BIOS size varies from Platform to Platform and CPU to CPU.,</span><span id="n515" class="tooltip null_selection" title=" "> as we are integrating the Compatibility the BIOS size obviously increases. The structure of IFWI is Shown in Figure 14 FIGURE 14: Integrated Firmware Image 31 3.</span><span id="n516" class="tooltip null_selection" title=" "> Architecture of BIOS Firmware 3.1</span><span id="n517" class="tooltip null_selection" title=" "> Overview The basic Platform Initialization ?rmware storage concepts include: • Firmware Volumes (FV) • Firmware File Systems (FFS) • Firmware Files • Standard Binary</span><span id="n518" class="tooltip red_selection" title=" "> Layout • Pre-EFI Initialization (PEI) PEIM-to-PEIM Interfaces (PPIs) • Driver Execution Environment (DXE) Protocols 3.2<br /><br /></span><span id="n519" class="tooltip null_selection" title=" "> Design of Firmware Storage Design of ?rmware storage describes how ?les should be stored and accessed in non-volatile storage.</span><span id="n520" class="tooltip null_selection" title=" "> Implementation of any ?rmware must support and follow the standard PI Firmware Volume structure and the structure of Firmware File System Format.</span><span id="n521" class="tooltip null_selection" title=" "> Firmware Device is a persistent physical repository containing data and/or ?rmware code.</span><span id="n522" class="tooltip null_selection" title=" "> Typically it is a ?ash component but may also be some other type of persistent storage.<br /><br /></span><span id="n523" class="tooltip null_selection" title=" "> A single physical ?rmware device may be partitioned into mul- tiple smaller pieces to form multiple logical ?rmware devices.</span><span id="n524" class="tooltip null_selection" title=" "> Likewise, multiple ?rmware devices may be aggregated into one larger logical ?rmware device. Flash devices are most usual non-volatile repository for ?rmware volumes.</span><span id="n525" class="tooltip null_selection" title=" "> Of- ten, ?ash devices are partitioned into sectors or blocks of possibly differing sizes, each with various run-time characteristics.</span><span id="n526" class="tooltip null_selection" title=" "> In the design of Firmware File System (FFS), several observed unique qualities of ?ash devices are listed below: • Can be erased on a sector-by-sector basis.<br /><br /></span><span id="n527" class="tooltip null_selection" title=" "> After ensuring, all bits of sector return their erase value1. • Can be written on a bit-by-bit basis. i.e.</span><span id="n528" class="tooltip null_selection" title=" "> if erase value is 0 then bit value 0 can be changed to 1.</span><span id="n529" class="tooltip null_selection" title=" "> 1either all 0 or all 1 32 • Only by performing erase operation on an entire ?ash sector, non-erase value can change to erase value.</span><span id="n530" class="tooltip null_selection" title=" "> • Capable of enable/disable reads and writes to individual ?ash sectors or the entire ?ash. • Writes and erases are longer operations than reads.<br /><br /></span><span id="n531" class="tooltip null_selection" title=" "> • Many times place restrictions on the trading operations that can be performed while a write or erase is occurring. 3.3</span><span id="n532" class="tooltip red_selection" title=" "> Firmware Volumes (FV) A Firmware Volume (FV) is a logical ?rmware device. Firmware Volume is the basic storage repository for data and/or code.</span><span id="n533" class="tooltip null_selection" title=" "> Each and every ?rmware volume is organized into a ?le system. As such, the ?le is the base unit of storage for ?rmware.</span><span id="n534" class="tooltip null_selection" title=" "> Table 6 describes attributes in each ?rmware volume.<br /><br /></span><span id="n532" class="tooltip red_selection" title=" "> Firmware volumes may also contain additional information describing the mapping between OEM ?le types and a GUID. 3.4</span><span id="n536" class="tooltip null_selection" title=" "> Firmware File System (FFS) A Firmware File System (FFS) describes the structure of ?les and (optional) free space within the ?rmware volume.</span><span id="n537" class="tooltip null_selection" title=" "> Each ?rmware ?le systems has a unique GUID, which is used by the ?rmware to associate a driver with a newly exposed ?rmware volume.</span><span id="n538" class="tooltip null_selection" title=" "> Firmware ?les are code and/or data stored in ?rmware volumes. Attributes of ?les are described in Table 7.<br /><br /></span><span id="n539" class="tooltip null_selection" title=" "> Speci?c ?rmware volume formats may support additional attributes, such as in- tegrity veri?cation and staged ?le creation.</span><span id="n540" class="tooltip null_selection" title=" "> The ?le data of certain ?le types is sub-divided in a standardized fashion into Firmware File Sections.</span><span id="n541" class="tooltip null_selection" title=" "> Non-standard ?le types are supported through the use of the OEM ?le types (de- scribed in detail in Table 8).</span><span id="n542" class="tooltip red_selection" title=" "> In the PEI phase, ?le-related services are provided through the PEI Services Table, using FfsFindNextFile, FfsFindFileByName and FfsGetFileInfo.<br /><br /></span><span id="n542" class="tooltip red_selection" title=" "> In the DXE phase, ?le related services are provided through the EFI_FIRMWARE_VOLUME2_PROTOCOL services attached to a volume’s handle ( ReadFile, ReadSection, WriteFile</span><span id="n544" class="tooltip null_selection" title=" "> and GetNextFile).</span><span id="n545" class="tooltip null_selection" title=" "> 33 TABLE 6: Firmware Volume Attributes Attribute Description Name each volume has a unique identi?er name having UEFI Glob- ally Unique Identi?er (GUID).</span><span id="n532" class="tooltip red_selection" title=" "> Size describes total size of all volume data (including any header, ?les and free space) Format describes Firmware File System (FFS) used in the body of the volume.<br /><br /></span><span id="n547" class="tooltip null_selection" title=" "> Memory Mapped? some volumes may be memory-mapped, indicates that the en- tire contents of the volume appear at once in the memory ad- dress space of the processor.</span><span id="n548" class="tooltip null_selection" title=" "> Sticky Write? Some volumes may require special erase cycles in order to change bits from a non-erase value to an erase value Erase Polarity If a volume supports</span><span id="n549" class="tooltip null_selection" title=" "> Sticky Write, then all bits within the volume will return to this value (0 or 1) after an erase cycle Alignment The ?rst byte of a volume is required to be aligned</span><span id="n550" class="tooltip null_selection" title=" "> on some power-of-two boundary. At a minimum, this must be greater than or equal to the highest ?le alignment value.<br /><br /></span><span id="n551" class="tooltip red_selection" title=" "> If EFI_FVB2_WEAK_ALIGNMENT is set in the volume header then the ?rst byte of the volume can be aligned on any power-of- two boundary.</span><span id="n552" class="tooltip red_selection" title=" "> A weakly aligned volume can not be moved from its initial linked location and maintain its alignment.</span><span id="n553" class="tooltip null_selection" title=" "> Read Enable/Disable Capable/Status Volumes may have the ability to change from readable to hid- den Write Enable/Disable Capable/Status Volumes may have the ability</span><span id="n554" class="tooltip null_selection" title=" "> to change from writable to write protected Lock Capable/Status Volumes may be able to have their capabilities locked Read-Lock Capable/S- tatus Volumes may have</span><span id="n555" class="tooltip null_selection" title=" "> the ability to lock their read status Write-Lock Capa- ble/Status Volumes may have the ability to lock their write status 34 TABLE 7: Firmware Files Attributes Attribute</span><span id="n556" class="tooltip null_selection" title=" "> Description Name each volume has a unique identi?er name having UEFI Glob- ally Unique Identi?er (GUID). File names must be unique within a ?rmware volume.<br /><br /></span><span id="n557" class="tooltip null_selection" title=" "> Some ?le names have special sig- ni?cance. Type Each ?le has a type.</span><span id="n558" class="tooltip null_selection" title=" "> There are four ranges of ?le types: Normal (0x00-0xBF), OEM (0xC0-0xDF), Debug (0xE0-0xEF) and Firmware Volume Speci?c (0xF0-0xFF).</span><span id="n559" class="tooltip null_selection" title=" "> More ?le types information are described in Table 8. Alignment Each ?le’s data can be aligned on some power-of-two bound- ary.</span><span id="n542" class="tooltip red_selection" title=" "> The speci?c boundaries that are supported depend on the alignment and format of the ?rmware volume.<br /><br /></span><span id="n561" class="tooltip null_selection" title=" "> If EFI_FVB2_WEAK_ALIGNMENT is set in the volume header then ?le alignment does not Size Describes size of each ?le, each ?le’s data is zero or more bytes 3.4.1</span><span id="n562" class="tooltip null_selection" title=" "> Firmware File Types Consider an application ?le named FOO.EXE. The format of the contents of FOO.EXE is implied by the ".EXE" in the ?le name.</span><span id="n563" class="tooltip null_selection" title=" "> Depending on the operating environment, this extension typically indicates that the contents of FOO.EXE are a PE/COFF image and follow the PE/COFF image format.</span><span id="n564" class="tooltip null_selection" title=" "> Similarly, the PI Firmware File System de?nes the contents of a ?le that is returned by the ?rmware volume interface.<br /><br /></span><span id="n565" class="tooltip null_selection" title=" "> The PI Firmware File System de?nes an enumeration of ?le types.</span><span id="n566" class="tooltip null_selection" title=" "> For example, the type EFI_FV_FILETYPE_DRIVER indicates that the ?le is a DXE driver and is inter- esting to the DXE Dispatcher.</span><span id="n567" class="tooltip null_selection" title=" "> In the same way, ?les with the type EFI_FV_FILETYPE_PEIM are interesting to the PEI Dispatcher. 3.5</span><span id="n568" class="tooltip null_selection" title=" "> Firmware File Sections Firmware ?le sections are separate discrete “parts” within certain ?le types.<br /><br /></span><span id="n569" class="tooltip null_selection" title=" "> Each section has the following attributes: 35 TABLE 8: Firmware File Types Name Value Description FV_FILETYPE_RAW 0 x1 Binary Data FV_FILETYPE_FREEFORM 0 x2 Sectioned</span><span id="n570" class="tooltip null_selection" title=" "> Data FV_FILETYPE_SECURITY_CORE 0 x3 Platform core code used during the SEC phase FV_FILETYPE_PEI_CORE 0 x4 PEI Foundation FV_FILETYPE_DXE_CORE 0 x5 DXE Foundation</span><span id="n571" class="tooltip null_selection" title=" "> FV_FILETYPE_PEIM 0 x6 PEI Module (PEIM) FV_FILETYPE_DRIVER 0 x7 DXE Driver FV_FILETYPE_COMBINED_PEIM_DRIVER 0 x8 Combined PEIM/DXE Driver FV_FILETYPE_APPLICATION</span><span id="n572" class="tooltip null_selection" title=" "> 0 x9 Application FV_FILETYPE_SMM 0 x a Contains a PE32+ image that will be loaded into MMRAM in MM Traditional Mode FV_FILETYPE_FIRMWARE_VOLUME_IMAGE 0 x b Firmware</span><span id="n573" class="tooltip null_selection" title=" "> Volume Image FV_FILETYPE_COMBINED_SMM_DXE 0 x c Contains PE32+ image that will be dispatched by the DXE Dis- patcher and will also be loaded into MMRAM in MM Tradition</span><span id="n574" class="tooltip null_selection" title=" "> Mode FV_FILETYPE_SMM_CORE 0 x d MM Foundation that support MM Traditional Mode EFI_FV_FILETYPE_MM_STANDALONE 0 x e Contains PE32+ image that will be loaded into</span><span id="n575" class="tooltip null_selection" title=" "> MMRAM in MM Standalone Mode EFI_FV_FILETYPE_MM_CORE_STANDALONE 0 x f Contains PE32+ image that sup- port MM Tradition Mode and MM Standalone Mode FV_FILETYPE_OEM_MIN</span><span id="n576" class="tooltip null_selection" title=" "> 0 x c0 OEM File Type FV_FILETYPE_OEM_MAX 0 x d f OEM File Type FV_FILETYPE_DEBUG_MIN 0 x e0 Debug/Test File Type FV_FILETYPE_DEBUG_MAX 0 x e f Debug/Test File Type</span><span id="n577" class="tooltip null_selection" title=" "> FV_FILETYPE_FFS_MIN 0 x f 0 Firmware File System Speci?c File Type FV_FILETYPE_FFS_MAX 0 x f f Firmware File System Speci?c File Type FV_FILETYPE_FFS_PAD 0 x f 0</span><span id="n578" class="tooltip null_selection" title=" "> Pad ?le for FFS 36 Attribute Description Type Each section has type Size describes size of the section While there are many types of sections, they fall into the</span><span id="n579" class="tooltip null_selection" title=" "> following two broad cate- gories: • Encapsulation sections - containers that hold other sections.<br /><br /></span><span id="n579" class="tooltip red_selection" title=" "> The sections contained within an encapsulation section are known as child sections, and the encapsulation section is known as the parent section are known as the</span><span id="n579" class="tooltip red_selection" title=" "> parent section. An encapsulation section’s children may be leaves and/or more encapsulation sections and are called peers relative to each other.</span><span id="n582" class="tooltip null_selection" title=" "> An encap- sulation section does not contain data directly; instead it is just a vessel that ultimately terminates in leaf sections.</span><span id="n579" class="tooltip red_selection" title=" "> Files that are built with sections can be thought of as a tree, with encapsulation sections as nodes and leaf sections as the leaves.<br /><br /></span><span id="n579" class="tooltip red_selection" title=" "> The ?le image itself can be thought of as the root and may contain an arbitrary number of sections.</span><span id="n585" class="tooltip null_selection" title=" "> Sections that exist in the root have no parent section but are still considered peers.</span><span id="n586" class="tooltip null_selection" title=" "> • Leaf Sections - Unlike encapsulation sections, leaf sections directly contain data and do not contain other sections.</span><span id="n587" class="tooltip null_selection" title=" "> The format of the data contained within a leaf section is de?ned by the type of the section.<br /><br /></span><span id="n579" class="tooltip red_selection" title=" "> In the example shown in Figure 15, the ?le image root contains two encapsulation sections (E0 and E1) and one leaf section (L3).</span><span id="n579" class="tooltip red_selection" title=" "> The ?rst encapsulation section (E0) contains children, all of which are leaves (L0, L1, and L2).</span><span id="n579" class="tooltip red_selection" title=" "> The second encapsulation section (E1) contains two children, one that is an encapsulation (E2) and the other that is a leaf (L6).</span><span id="n579" class="tooltip red_selection" title=" "> The last encapsulation section (E2) has two children that are both leaves (L4 and L5).<br /><br /></span><span id="n579" class="tooltip red_selection" title=" "> In the PEI phase, section-related services are provided through the PEI Service Table, using FfsFindSectionData.</span><span id="n593" class="tooltip null_selection" title=" "> In the DXE phase, section-related services are provided through the EFI_FIRMWARE_VOLUME2_PROTOCOL services attached to a vol- ume’s handle ( ReadSection). 3.6</span><span id="n594" class="tooltip null_selection" title=" "> Firmware File Section Types Table 9 list outs the de?ned architectural section types. 3.7</span><span id="n595" class="tooltip red_selection" title=" "> PI Architecture Firmware File System Format This section describes the standard binary encoding for PI Firmware Files, PI Firmware Volumes, and the PI Firmware File</span><span id="n596" class="tooltip null_selection" title=" "> System.<br /><br /></span><span id="n597" class="tooltip null_selection" title=" "> Implementations that allow the non- vendor ?rmware ?les or ?rmware volumes to be introduced into the system must 37 TABLE 9: Architectural Section Types Name Value</span><span id="n598" class="tooltip red_selection" title=" "> Description EFI_SECTION_COMPRESSION 0 x1 Encapsulation section where other sections are compressed EFI_SECTION_GUID_DEFINED 0 x2 Encapsulation section used during</span><span id="n599" class="tooltip null_selection" title=" "> the build process but not required for execu- tion EFI_SECTION_DISPOSABLE 0 x3 Encapsulation section used during the build process but not required for execu- tion</span><span id="n600" class="tooltip null_selection" title=" "> EFI_SECTION_PE32 0 x10 PE32+ Executable image EFI_SECTION_PIC 0 x11 Position-Independent Code EFI_SECTION_TE 0 x12 Terse Executable Image EFI_SECTION_DXE_DEPEX 0</span><span id="n601" class="tooltip null_selection" title=" "> x13 DXE Dependency Expres- sion EFI_SECTION_VERSION 0 x14 Version, Text and numeric EFI_SECTION_USER_INTERFACE 0 x15 User-Friendly name of the driver EFI_SECTION_COMPATIBILITY16</span><span id="n602" class="tooltip null_selection" title=" "> 0 x16 DOS-style 16-bit EXE EFI_SECTION_FIRMWARE_VOLUME_IMAGE 0 x17 PI Firmware Volume Image EFI_SECTION_FREEFORM_SUBTYPE_GUID 0 x18 Raw data with GUID in header</span><span id="n603" class="tooltip null_selection" title=" "> to de?ne format EFI_SECTION_RAW 0 x19 Raw data EFI_SECTION_PEI_DEPEX 0 x1 b PEI Dependency Expres- sion EFI_SECTION_SMM_DEPEX 0 x1 c Leaf section type for de- termining</span><span id="n598" class="tooltip red_selection" title=" "> the dispatch or- der for an MM Traditional driver in MM Traditional Mode or MM Standalone driver in MM Standalone Mode.<br /><br /></span><span id="n605" class="tooltip null_selection" title=" "> 38 FIGURE 15: Example File System Image support the standard formats.</span><span id="n606" class="tooltip null_selection" title=" "> This section also describes how features of the stan- dard format map into the standard PEI and DXE interfaces.</span><span id="n607" class="tooltip null_selection" title=" "> The standard ?rmware ?le and volume format also introduces additional attributes and capabilities that are used to guarantee the integrity of the ?rmware volume.</span><span id="n608" class="tooltip null_selection" title=" "> The standard format is broken into three levels: the ?rmware volume format, the ?rmware ?le system format, and the ?rmware ?le format.<br /><br /></span><span id="n609" class="tooltip null_selection" title=" "> The standard ?rmware volume format (Figure 16) consists of two parts: the ?rmware volume header and the ?rmware volume data.</span><span id="n610" class="tooltip null_selection" title=" "> The ?rmware volume header de- scribes all of the attributes speci?ed in “Firmware Volumes” on Table 6.</span><span id="n611" class="tooltip null_selection" title=" "> The header also contains a GUID which describes the format of the ?rmware ?le system used to organize the ?rmware volume data.</span><span id="n595" class="tooltip null_selection" title=" "> The ?rmware volume header can support other ?rmware ?le systems other than the PI Firmware File System.<br /><br /></span><span id="n613" class="tooltip null_selection" title=" "> 39 FIGURE 16: The Firmware Volume Format The PI Firmware File System format describes how ?rmware ?les and free space are organized within the ?rmware volume.</span><span id="n614" class="tooltip null_selection" title=" "> The PI Firmware File format describes how ?les are organized. The ?rmware ?le format consists of two parts: the ?rmware ?le header and the ?rmware ?le data. 3.7.1</span><span id="n615" class="tooltip red_selection" title=" "> Firmware Volume Format he PI Architecture Firmware Volume format describes the binary layout of a ?rmware volume.</span><span id="n616" class="tooltip null_selection" title=" "> The ?rmware volume format consists of a header followed by the ?rmware volume data. The ?rmware volume header is described by EFI_FIRMWARE_VOLUME_HEADER.<br /><br /></span><span id="n617" class="tooltip null_selection" title=" "> The format of the ?rmware volume data is described by a GUID. Valid ?les system GUID values are EFI_FIRMWARE_FILE_SYSTEM2_GUID and EFI_FIRMWARE_FILE_SYSTEM3_GUID.</span><span id="n618" class="tooltip null_selection" title=" "> 3.7.2 Firmware File System Format The PI Architecture Firmware File System is a binary layout of ?le storage within ?rmware volumes.</span><span id="n619" class="tooltip null_selection" title=" "> It is a ?at ?le system in that there is no provision for any di- rectory hierarchy; all ?les reside in the root directly.</span><span id="n620" class="tooltip null_selection" title=" "> Files are stored end to end without any directory entry to describe which ?les are present.<br /><br /></span><span id="n621" class="tooltip null_selection" title=" "> Parsing the con- tents of a ?rmware volume to obtain a listing of ?les present requires walking the ?rmware volume from beginning to end.</span><span id="n622" class="tooltip null_selection" title=" "> Firmware File System GUID The PI Architecture ?rmware volume header con- tains a data ?eld for the ?le system GUID.</span><span id="n623" class="tooltip null_selection" title=" "> There are two valid FFS ?le system, the GUID is de?ned as EFI_FIRMWARE_FILE_SYSTEM2_GUID and EFI_FIRMWARE_FILE_SYSTEM3_GUID.</span><span id="n624" class="tooltip null_selection" title=" "> If the FFS ?le system is backward compatible with EFI_FIRMWARE_FILE_SYSTEM2_GUID 40 and supports ?les larger than 16 M B then EFI_FIRMWARE_FILE_SYSTEM3_GUID is used.<br /><br /></span><span id="n494" class="tooltip red_selection" title=" "> Volume Top File A Volume Top File (VTF) is a ?le that must be located such that the last byte of the ?le is also the last byte of the ?rmware volume.</span><span id="n626" class="tooltip null_selection" title=" "> Regardless of the ?le type, a VTF must have the ?le name GUID of EFI_FFS_VOLUME_TOP_FILE_GUID.</span><span id="n494" class="tooltip red_selection" title=" "> Firmware ?le system driver code must be aware of this GUID and insert a pad ?le as necessary to guarantee the VTF is located correctly at the top of the ?rmware</span><span id="n628" class="tooltip null_selection" title=" "> volume on write and update operations. File length and alignment requirements must be consistent with the top of volume.<br /><br /></span><span id="n629" class="tooltip null_selection" title=" "> Otherwise, a write error occurs and the ?rmware volume is not modi?ed. 3.8</span><span id="n630" class="tooltip null_selection" title=" "> Firmware File Format (FFS) All FFS ?les begin with a header that is aligned on an 8 - b y t e boundary with respect to the beginning of the ?rmware volume.</span><span id="n631" class="tooltip null_selection" title=" "> FFS ?les can contain the following parts: • Header • Data It is possible to create a ?le that has only a header and no data, which consumes 24 bytes of space.</span><span id="n632" class="tooltip null_selection" title=" "> This type of ?le is known as a zero-length ?le. If the ?le contains data, the data immediately follows the header.<br /><br /></span><span id="n633" class="tooltip null_selection" title=" "> The format of the data within a ?le is de?ned by the Type ?eld in the header, either EFI_FFS_FILE_HEADER or EFI_FFS_FILE_HEADER2.</span><span id="n634" class="tooltip null_selection" title=" "> Figure 17 illustrates the layout of a (typical i.e. EFI_FFS_FILE_HEADER) PI Archi- tecture Firmware File smaller than 16 M b.</span><span id="n635" class="tooltip null_selection" title=" "> Figure 18 illustrates the layout of a PI Architecture Firmware File larger than 16 M b. 3.9</span><span id="n595" class="tooltip null_selection" title=" "> Firmware File Section Format This section describes the standard ?rmware ?le section layout.<br /><br /></span><span id="n637" class="tooltip null_selection" title=" "> Each section begins with a section header, followed by data de?ned by the section type.</span><span id="n638" class="tooltip null_selection" title=" "> The section headers aligned on 4 byte boundaries relative to the start of the ?le’s image.</span><span id="n639" class="tooltip null_selection" title=" "> If padding is required between the end of one section and the beginning of the next to achieve the 4-byte alignment requirement, all padding bytes must be initialized</span><span id="n640" class="tooltip null_selection" title=" "> to 41 FIGURE 17: Typical FFS File Layout FIGURE 18: File Header 2 layout for ?les larger than 16 M b zero.<br /><br /></span><span id="n641" class="tooltip null_selection" title=" "> Many section types are variable in length and are more accurately described as data streams rather than data structures.</span><span id="n642" class="tooltip null_selection" title=" "> Regardless of section type, all section headers begin with a 24 - b i t integer indicat- ing the section size, followed by an 8-bit section type.</span><span id="n643" class="tooltip null_selection" title=" "> The format of the remainder of the section header and the section data is de?ned by the section type.</span><span id="n644" class="tooltip null_selection" title=" "> If the sec- tion size is 0 x F F F F F F then the size is de?ned by a 32 - b i t integer that follows the 32 - b i t section header.<br /><br /></span><span id="n645" class="tooltip null_selection" title=" "> Figures 19 and 20 shows the general format of a section.</span><span id="n646" class="tooltip null_selection" title=" "> 42 FIGURE 19: Format of a Section below 16 M b FIGURE 20: Format of a Section using Extended Length ?eld 16 M b 3.10 File System Initialization The algorithm 3.10</span><span id="n647" class="tooltip null_selection" title=" "> describes a method of FFS initialization that ensures FFS ?le corruption can be detected regardless of the cause.</span><span id="n648" class="tooltip null_selection" title=" "> The State byte of each ?le must be correctly managed to ensure the integrity of the ?le system is not compromised in the event of a power failure during any FFS</span><span id="n649" class="tooltip null_selection" title=" "> op- eration.<br /><br /></span><span id="n650" class="tooltip null_selection" title=" "> It is expected that an FFS driver will produce an instance of the Firmware Volume Protocol and that all normal ?le operations will take place in that context.</span><span id="n651" class="tooltip null_selection" title=" "> All ?le operations must follow all the creation, update, and deletion rules described in this speci?cation to avoid ?le system corruption.</span><span id="n652" class="tooltip red_selection" title=" "> The following FvCheck() pseudo code must be executed during FFS initialization to avoid ?le system corruption.</span><span id="n653" class="tooltip null_selection" title=" "> If at any point a failure condition is reached, then the ?rmware volume is corrupted and a crisis recovery is initiated.All</span><span id="n654" class="tooltip null_selection" title=" "> FFS ?les, includ- ing ?les of type EFI_FV_FILETYPE_FFS_PAD must be evaluated during ?le system initialization.<br /><br /></span><span id="n655" class="tooltip null_selection" title=" "> It is legal for multiple pad ?les with this ?le type to have the same Name ?eld in the ?le header. No checks for duplicate ?les should be performed on pad ?les.</span><span id="n656" class="tooltip null_selection" title=" "> 43 1 // Firmware volume initialization entry point – returns TRUE if FFS driver can use this firmware volume.</span><span id="n657" class="tooltip null_selection" title=" "> , ? 2 BOOLEAN FvCheck(Fv) { 3 // first check out firmware volume header 4 if (FvHeaderCheck(Fv) == FALSE) { 5 FAILURE();// corrupted firmware volume header 6 } 7</span><span id="n658" class="tooltip null_selection" title=" "> if (!((Fv->FvFileSystemId == EFI_FIRMWARE_FILE_SYSTEM2_GUID) || (Fv->FvFileSystemId == EFI_FIRMWARE_FILE_SYSTEM3_GUID))){ , ? 8 return (FALSE); // This firmware</span><span id="n659" class="tooltip null_selection" title=" "> volume is not formatted with FFS , ? 9 } 10 // next walk files and verify the FFS is in good shape 11 for (FilePtr = FirstFile; Exists(Fv, FilePtr); FilePtr = NextFile(Fv,</span><span id="n660" class="tooltip null_selection" title=" "> FilePtr)) { , ? 12 if (FileCheck (Fv, FilePtr) != 0) { 13 FAILURE(); // inconsistent file system 14 } 15 } 16 if (CheckFreeSpace (Fv, FilePtr) != 0) { 17 FAILURE();</span><span id="n661" class="tooltip null_selection" title=" "> 18 } 19 return (TRUE); // this firmware volume can be used by the FFS 20 // driver and the file system is OK 21 } 22 23 // FvHeaderCheck – returns TRUE if FvHeader</span><span id="n662" class="tooltip null_selection" title=" "> checksum is OK. 24 BOOLEAN FvHeaderCheck (Fv) { 25 return (Checksum (Fv.FvHeader)</span><span id="n663" class="tooltip null_selection" title=" "> == 0); 26 } 27 28 // Exists – returns TRUE if any bits are set in the file header 29 BOOLEAN Exists(Fv, FilePtr) { 30 return (BufferErased (Fv.ErasePolarity,</span><span id="n664" class="tooltip null_selection" title=" "> 31 FilePtr, sizeof (EFI_FIRMWARE_VOLUME_HEADER) == FALSE); 32 } 33 34 // BufferErased – returns TRUE if no bits are set in buffer 44 35 BOOLEAN BufferErased (ErasePolarity,</span><span id="n665" class="tooltip null_selection" title=" "> BufferPtr, BufferSize) { 36 UINTN Count; 37 if (Fv.ErasePolarity</span><span id="n666" class="tooltip null_selection" title=" "> == 1) { 38 ErasedByte = 0xff; 39 } else { 40 ErasedByte = 0; 41 } 42 for (Count = 0; Count < BufferSize; Count++) { 43 if (BufferPtr[Count] != ErasedByte) { 44 return</span><span id="n667" class="tooltip null_selection" title=" "> FALSE; 45 } 46 } 47 return TRUE; 48 } 49 50 // GetFileState – returns high bit set of state field.<br /><br /></span><span id="n668" class="tooltip null_selection" title=" "> 51 UINT8 GetFileState (Fv, FilePtr) { 52 UINT8 FileState; 53 UINT8 HighBit; 54 FileState = FilePtr->State; 55 if (Fv.ErasePolarity</span><span id="n669" class="tooltip null_selection" title=" "> != 0) { 56 FileState = ~FileState; 57 } 58 HighBit = 0x80; 59 while (HighBit != 0 && (HighBit & FileState) == 0) { 60 HighBit = HighBit >> 1; 61 } 62 return HighBit;</span><span id="n670" class="tooltip null_selection" title=" "> 63 } 64 65 // FileCheck – returns TRUE if the file is OK 66 BOOLEAN FileCheck (Fv, FilePtr) { 67 switch (GetFileState (Fv, FilePtr)) { 68 case EFI_FILE_HEADER_CONSTRUCTION:</span><span id="n671" class="tooltip null_selection" title=" "> 69 SetHeaderBit (Fv, FilePtr, EFI_FILE_HEADER_INVALID); 70 break; 71 case EFI_FILE_HEADER_VALID: 72 if (VerifyHeaderChecksum (FilePtr) != TRUE) { 45 73 return (FALSE);</span><span id="n672" class="tooltip null_selection" title=" "> 74 } 75 SetHeaderBit (Fv, FilePtr, EFI_FILE_DELETED); 76 Break; 77 case EFI_FILE_DATA_VALID: 78 if (VerifyHeaderChecksum (FilePtr) != TRUE) { 79 return (FALSE);</span><span id="n673" class="tooltip null_selection" title=" "> 80 } 81 if (VerifyFileChecksum (FilePtr) != TRUE) { 82 return (FALSE); 83 } 84 if (DuplicateFileExists (Fv, FilePtr, 85 EFI_FILE_DATA_VALID) != NULL) { 86 return</span><span id="n674" class="tooltip null_selection" title=" "> (FALSE); 87 } 88 break; 89 case EFI_FILE_MARKED_FOR_UPDATE: 90 if (VerifyHeaderChecksum (FilePtr) != TRUE) { 91 return (FALSE); 92 } 93 if (VerifyFileChecksum (FilePtr)</span><span id="n675" class="tooltip null_selection" title=" "> != TRUE) { 94 return (FALSE); 95 } 96 if (FilePtr->State & EFI_FILE_DATA_VALID) == 0) { 97 return (FALSE); 98 } 99 if (FilePtr->Type == EFI_FV_FILETYPE_FFS_PAD)</span><span id="n676" class="tooltip null_selection" title=" "> { 100 SetHeaderBit (Fv, FilePtr, EFI_FILE_DELETED); 101 } 102 else { 103 if (DuplicateFileExists (Fv, FilePtr, EFI_FILE_DATA_VALID)) { , ? 104 SetHeaderBit (Fv,</span><span id="n677" class="tooltip null_selection" title=" "> FilePtr, EFI_FILE_DELETED); 105 } 106 else { 107 if (Fv->Attributes & EFI_FVB_STICKY_WRITE) { 108 CopyFile (Fv, FilePtr); 109 SetHeaderBit (Fv, FilePtr, EFI_FILE_DELETED);</span><span id="n678" class="tooltip null_selection" title=" "> 46 110 } 111 else { 112 ClearHeaderBit (Fv, FilePtr, EFI_FILE_MARKED_FOR_UPDATE); , ? 113 } 114 } 115 } 116 break; 117 case EFI_FILE_DELETED: 118 if (VerifyHeaderChecksum</span><span id="n679" class="tooltip null_selection" title=" "> (FilePtr) != TRUE) { 119 return (FALSE); 120 } 121 if (VerifyFileChecksum (FilePtr) != TRUE) { 122 return (FALSE); 123 } 124 break; 125 case EFI_FILE_HEADER_INVALID:</span><span id="n680" class="tooltip null_selection" title=" "> 126 break; 127 } 128 return (TRUE); 129 } 130 131 // FFS_FILE_PTR * DuplicateFileExists (Fv, FilePtr, StateBit) 132 // This function searches the firmware volume</span><span id="n681" class="tooltip null_selection" title=" "> for another occurrence 133 // of the file described by FilePtr, in which the duplicate files 134 // high state bit that is set is defined by the parameter StateBit.<br /><br /></span><span id="n682" class="tooltip null_selection" title=" "> 135 // It returns a pointer to a duplicate file if it exists and NULL 136 // if it does not.</span><span id="n683" class="tooltip null_selection" title=" "> If the file type is EFI_FV_FILETYPE_FFS_PAD 137 // then NULL must be returned.</span><span id="n684" class="tooltip null_selection" title=" "> 138 139 // CopyFile (Fv, FilePtr) 140 // The purpose of this function is to clear the 141 // EFI_FILE_MARKED_FOR_UPDATE bit from FilePtr->State 142 // in firmware</span><span id="n685" class="tooltip null_selection" title=" "> volumes that have EFI_FVB_STICKY_WRITE == TRUE.<br /><br /></span><span id="n686" class="tooltip null_selection" title=" "> 143 // The file is copied exactly header and all, except that the 144 // EFI_FILE_MARKED_FOR_UPDATE bit in the file header of the 145 // new file is clear.</span><span id="n687" class="tooltip null_selection" title=" "> 146 // VerifyHeaderChecksum (FilePtr) 47 147 // The purpose of this function is to verify the file header 148 // sums to zero. See IntegrityCheck.Checksum.Header</span><span id="n688" class="tooltip null_selection" title=" "> definition 149 // for details. 150 // VerifyFileChecksum (FilePtr) 151 // The purpose of this function is to verify the file integrity 152 // check. See IntegrityCheck.Checksum.File</span><span id="n689" class="tooltip null_selection" title=" "> definition for details. 3.11<br /><br /></span><span id="n690" class="tooltip null_selection" title=" "> Traversal and Access to Files The Security (SEC), PEI, and early DXE code must be able to traverse the FFS and read and execute ?les before a write-enabled DXE FFS</span><span id="n691" class="tooltip null_selection" title=" "> driver is initialized.</span><span id="n692" class="tooltip null_selection" title=" "> Because the FFS may have inconsistencies due to a previous power failure or other system failure, it is necessary to follow a set of rules to verify the validity</span><span id="n693" class="tooltip null_selection" title=" "> of ?les prior to using them. It is not incumbent on SEC, PEI, or the early read-only DXE FFS services to make any attempt to recover or modify the ?le system.<br /><br /></span><span id="n694" class="tooltip null_selection" title=" "> If any situation exists where execution cannot continue due to ?le system inconsistencies, a recovery boot is initiated.</span><span id="n695" class="tooltip null_selection" title=" "> There is one inconsistency that the SEC, PEI, and early DXE code can deal with without initiating a recovery boot.</span><span id="n696" class="tooltip null_selection" title=" "> This condition is created by a power failure or other system failure that occurs during a ?le update on a previous boot.</span><span id="n697" class="tooltip null_selection" title=" "> Such a failure will cause two ?les with the same ?le name GUID to exist within the ?rmware volume.<br /><br /></span><span id="n698" class="tooltip null_selection" title=" "> One of them will have the EFI_FILE_MARKED_FOR_UPDATE bit set in its State ?eld but will be otherwise a completely valid ?le.</span><span id="n699" class="tooltip null_selection" title=" "> The other one may be in any state of construction up to and including EFI_FILE_DATA_VALID.</span><span id="n700" class="tooltip red_selection" title=" "> All ?les used prior to the initialization of the write-enabled DXE FFS driver must be screened with this test prior to their use.</span><span id="n701" class="tooltip null_selection" title=" "> If this condition is discovered, it is permissible to initiate a recovery boot and allow the recovery DXE to complete the update.<br /><br /></span><span id="n702" class="tooltip null_selection" title=" "> The following pseudo code describes the method for determining which of these two ?les to use.</span><span id="n700" class="tooltip red_selection" title=" "> The inconsistency is corrected during the write-enabled initialization of the DXE FFS driver.</span><span id="n704" class="tooltip null_selection" title=" "> 1 // Screen files to ensure we get the right one in case 2 // of an inconsistency.</span><span id="n705" class="tooltip null_selection" title=" "> 3 FFS_FILE_PTR EarlyFfsUpdateCheck(FFS_FILE_PTR * FilePtr) { 4 FFS_FILE_PTR * FilePtr2; 5 if (VerifyHeaderChecksum (FilePtr) != TRUE) { 6 return (FALSE); 7 } 8 if</span><span id="n706" class="tooltip null_selection" title=" "> (VerifyFileChecksum (FilePtr) != TRUE) { 48 9 return (FALSE); 10 } 11 switch (GetFileState (Fv, FilePtr)) { 12 case EFI_FILE_DATA_VALID: 13 return (FilePtr); 14</span><span id="n707" class="tooltip null_selection" title=" "> break; 15 case EFI_FILE_MARKED_FOR_UPDATE: 16 FilePtr2 = DuplicateFileExists (Fv, FilePtr, 17 EFI_FILE_DATA_VALID); 18 if (FilePtr2 != NULL) { 19 if (VerifyHeaderChecksum</span><span id="n708" class="tooltip null_selection" title=" "> (FilePtr) != TRUE) { 20 return (FALSE); 21 } 22 if (VerifyFileChecksum (FilePtr) != TRUE) { 23 return (FALSE); 24 } 25 return (FilePtr2); 26 } else { 27 return (FilePtr);</span><span id="n709" class="tooltip null_selection" title=" "> 28 } 29 break; 30 } 31 } Note There is no check for duplicate ?les once a ?le in the EFI_FILE_DATA_VALID state is located.<br /><br /></span><span id="n710" class="tooltip null_selection" title=" "> The condition where two ?les in a single ?rmware volume have the same ?le name GUID and are both in the EFI_FILE_DATA_VALID state cannot occur if the creation and</span><span id="n711" class="tooltip null_selection" title=" "> update rules that are de?ned in this speci?cation are followed. 3.12</span><span id="n712" class="tooltip null_selection" title=" "> File Integrity and State File corruption, regardless of the cause, must be detectable so that appropriate ?le system repair steps may be taken.</span><span id="n713" class="tooltip null_selection" title=" "> File corruption can come from several sources but generally falls into three categories: • General failure • Erase failure 49 • Write failure A general failure is</span><span id="n714" class="tooltip null_selection" title=" "> de?ned to be apparently random corruption of the storage me- dia.<br /><br /></span><span id="n715" class="tooltip null_selection" title=" "> This corruption can be caused by storage media design problems or storage media degradation, for example.</span><span id="n716" class="tooltip null_selection" title=" "> This type of failure can be as subtle as changing a single bit within the contents of a ?le.</span><span id="n717" class="tooltip null_selection" title=" "> With good system design and reliable storage media, general failures should not happen. Even so, the FFS enables detection of this type of failure.</span><span id="n718" class="tooltip null_selection" title=" "> An erase failure occurs when a block erase of ?rmware volume media is not com- pleted due to a power failure or other system failure.<br /><br /></span><span id="n719" class="tooltip null_selection" title=" "> While the erase operation is not de?ned, it is expected that most implementations of FFS that allow ?le write and delete operations will also implement a mechanism</span><span id="n720" class="tooltip null_selection" title=" "> to reclaim deleted ?les and coalesce free space. If this operation is not completed correctly, the ?le system can be left in an inconsistent state.</span><span id="n721" class="tooltip null_selection" title=" "> Similarly, a write failure occurs when a ?le system write is in progress and is not completed due to a power failure or other system failure.</span><span id="n722" class="tooltip null_selection" title=" "> This type of failure can leave the ?le system in an inconsistent state.<br /><br /></span><span id="n723" class="tooltip null_selection" title=" "> All of these failures are detectable during FFS initialization, and, depending on the nature of the failure, many recovery strategies are possible.</span><span id="n724" class="tooltip null_selection" title=" "> Careful sequencing of the State bits during normal ?le transitions is suf?cient to enable subsequent detection of write failures.</span><span id="n725" class="tooltip null_selection" title=" "> However, the State bits alone are not suf?cient to detect all occurrences of general and/or erase failures.</span><span id="n726" class="tooltip null_selection" title=" "> These types of failures require additional support, which is enabled with the ?le header IntegrityCheck ?eld.<br /><br /></span><span id="n727" class="tooltip null_selection" title=" "> For sample code that provides a method of FFS initialization that can detect FFS ?le corruption, regardless of the cause, see “File System Initialization” on Section</span><span id="n728" class="tooltip red_selection" title=" "> 3.10. 50 4. System Management Mode (SMM) 4.1</span><span id="n729" class="tooltip red_selection" title=" "> Overview On IA-32 processors, System Management Mode (SMM) is a mode of operation which is distinct from the ?at model, protected mode operation of the DXE and PEI</span><span id="n730" class="tooltip null_selection" title=" "> phases.<br /><br /></span><span id="n731" class="tooltip null_selection" title=" "> It is de?ned as a real-mode environment with 32-bit data access and its activated in effect to an interrupt type or using the System Management Inter- rupt (SMI)</span><span id="n732" class="tooltip null_selection" title=" "> pin. Note that SMM is OS-transparent mode of operation and is distinct operational mode and also it coexist within and OS runtime.</span><span id="n733" class="tooltip null_selection" title=" "> FIGURE 21: SMM Framework Architecture 4.2</span><span id="n734" class="tooltip null_selection" title=" "> System Management System Table (SMST) System Management System Table (SMST) is core mechanism of SMM handler to pass information and enabling activity.<br /><br /></span><span id="n729" class="tooltip red_selection" title=" "> SMST table provides access to the SMST-based services, known as SMM Services. Driver can only use SMM services while executing within the SMM context. EFI_SMM_BASE_PROTOCOL.GetSmstLocation()</span><span id="n729" class="tooltip red_selection" title=" "> service used to discover the address of SMST. SMST is a set of capabilities exported for use by any driver that is loaded into SMRAM.</span><span id="n737" class="tooltip null_selection" title=" "> It’s akin to the EFI System Table, where it is a ?xed set of services and data, by design, and does not acknowledge to the extensibility of an EFI protocol interface.</span><span id="n729" class="tooltip null_selection" title=" "> SMM infrastructure component of Framework provides SMST, which manages: 51 • Dispatching drivers in SMM • Allocations of SMRAM • Transitioning the framework into</span><span id="n739" class="tooltip null_selection" title=" "> and out of the respective SMM of the pro- cessor 4.3 SMM and Available Services 4.3.1<br /><br /></span><span id="n740" class="tooltip null_selection" title=" "> SMM Services The model of SMM in the Framework will have constraints similar to those of EFI runtime drivers.</span><span id="n741" class="tooltip null_selection" title=" "> Speci?cally, the dispatch of drivers in SMM will not be able to use core protocol services.</span><span id="n740" class="tooltip null_selection" title=" "> There will be SMST-based services, called SMM Services, that the drivers can access using an SMM equivalent of the EFI System Table, but the core protocol services</span><span id="n743" class="tooltip null_selection" title=" "> will not necessarily be available during runtime.<br /><br /></span><span id="n744" class="tooltip null_selection" title=" "> Instead, the full collection of EFI Boot Services and EFI Runtime Services are available only during the driver load or "constructor" phase.</span><span id="n729" class="tooltip red_selection" title=" "> This constructor visibility is useful in that the SMM driver can leverage the rich set of EFI services to do the following: • Marshall interfaces to other EFI services.</span><span id="n729" class="tooltip red_selection" title=" "> • Discover EFI protocols that are published by peer SMM drivers during their constructor phases.</span><span id="n747" class="tooltip null_selection" title=" "> This design makes the EFI protocol database useful to these drivers while outside of SMM and during their initial load within SMM.<br /><br /></span><span id="n748" class="tooltip null_selection" title=" "> The SMST-based services that are available include the following: • A minimal, blocking variant of the device I/O protocol • A memory allocator from SMM memory These</span><span id="n749" class="tooltip null_selection" title=" "> services are exposed by entries in the System Management System Table (SMST) 4.3.2</span><span id="n729" class="tooltip red_selection" title=" "> SMM Library (SMLib Services) Additional services in the SMM Library (SMLib) are exposed as conventional EFI protocols that are located during the constructor phase</span><span id="n751" class="tooltip null_selection" title=" "> of the SMM driver in SMM. For example, the status code equivalent in SMM is simply an EFI protocol whose interface references an SMM-based driver’s service.<br /><br /></span><span id="n752" class="tooltip null_selection" title=" "> Other SMM drivers locate this SMM-based status code and can use it during runtime to emit error or progress information. 52 4.4 SMM Drivers 4.4.1</span><span id="n729" class="tooltip red_selection" title=" "> Loading Drivers into SMM Driver loading modal into SMM is that the DXE SMM runtime driver contains a dependency expression that at least have the EFI_SMM_BASE_PROTOCOL.</span><span id="n754" class="tooltip null_selection" title=" "> This de- pendency is essential because the DXE runtime driver that is planned for SMM will use the EFI_SMM_BASE_PROTOCOL to reload itself into SMM and re-execute</span><span id="n729" class="tooltip red_selection" title=" "> its entry point in SMM. Also, other SMM-loaded protocols allowed to be situated in the dependency expression of a given SMM DXE runtime driver.<br /><br /></span><span id="n756" class="tooltip null_selection" title=" "> The principle of the DXE Dispatcher, verifying if the GUIDs for the protocols that are exist in the protocol database can then be used to identify if the driver</span><span id="n757" class="tooltip null_selection" title=" "> can be loaded. Once loaded into SMM, the DXE SMM runtime driver can utilize a very minor set of services.</span><span id="n758" class="tooltip null_selection" title=" "> While in its constructor entry point, the driver can use EFI Boot Services as it runs in the boot service space and SMM.</span><span id="n759" class="tooltip null_selection" title=" "> In this second entry point in SMM, the driver can do several things: • Register an interface in the conventional protocol database to name the SMM resident interfaces</span><span id="n760" class="tooltip null_selection" title=" "> to future-loaded SMM drivers • Register with the SMM infrastructure code for a callback in effect to an SMI pin activation or an SMI based message from outside of</span><span id="n761" class="tooltip null_selection" title=" "> SMM Code (i.e.<br /><br /></span><span id="n762" class="tooltip null_selection" title=" "> a boot service, runtime agent) After this constructor phase in SMM, the SMM driver should not depend upon any other boot services because the operational mode of</span><span id="n763" class="tooltip null_selection" title=" "> execution can migrate away from these services (the ExitBootServices() call is asynchronous to calling the SMM infrastructure code).</span><span id="n729" class="tooltip red_selection" title=" "> Several EFI Runtime Services can have the bulk of their processing shifted into SMM, and the runtime visible portion would simply be a proxy that uses the EFI_SMM_BASE_PROTOCOL</span><span id="n765" class="tooltip null_selection" title=" "> to callback into SMM to carry out the services.<br /><br /></span><span id="n766" class="tooltip null_selection" title=" "> Having a proxy allows for a model of sharing error handling code, such as ?ash access services, along with runtime code, such as the EFI Runtime Services GetVariable()</span><span id="n767" class="tooltip null_selection" title=" "> or SetVariable(). 4.4.2</span><span id="n729" class="tooltip red_selection" title=" "> IA-32 SMM Drivers In SMM the IA-32 runtime drivers are not callable because of the SetVirtualAddress() action that is performed upon the image.</span><span id="n769" class="tooltip null_selection" title=" "> As such, code that needs to be accessible between SMM and EFI runtime needs to migrate into SMM. 53 4.4.3<br /><br /></span><span id="n729" class="tooltip red_selection" title=" "> Itanium® Processor Family SMM Drivers From Platform Management Interrupt (PMI) the runtime drivers for the Itanium® processor family are callable as each is a variant</span><span id="n771" class="tooltip red_selection" title=" "> of position-independent code (PIC) runtime driver. 4.5</span><span id="n772" class="tooltip null_selection" title=" "> SMM Protocols System Architecture of SMM broke in to below two parts: • SMM Base Protocol - published by a processor and its responsible for: – To initialize the</span><span id="n773" class="tooltip null_selection" title=" "> state of processor – Registration of the handlers • SMM Access Protocol - interprets the speci?c enable and locking techniques that an IA-32 memory controller might</span><span id="n774" class="tooltip null_selection" title=" "> support during execution in SMM. (Not needed for Itanium® processor family) 4.5.1<br /><br /></span><span id="n775" class="tooltip null_selection" title=" "> SMM Protocols for IA-32 Figure 22 shows the SMM protocols which are published for an IA-32 system. FIGURE 22: Protocols Published for IA-32 Systems 54 4.5.2</span><span id="n776" class="tooltip null_selection" title=" "> SMM Protocols for Itanium®-Based Systems Figure 23 shows the SMM protocols which are published for an Itanium®-Based system.</span><span id="n777" class="tooltip null_selection" title=" "> FIGURE 23: Protocols Published for Itanium®-Based Systems 4.6 SMM Infrastructure Code and Dispatcher SMM Infrastructure Code centers within the SMM Dispatcher.</span><span id="n778" class="tooltip null_selection" title=" "> Role of SMM Dis- patcher is to hand over the control to the SMM handlers in an orderly manner. SMM Infrastructure Code assists to drive SMM to SMM communication.<br /><br /></span><span id="n729" class="tooltip red_selection" title=" "> SMM handlers are PE32+ images that have and image type of EFI_IMAGE_SUBSYSTEM_EFI_RUNTIME_DRIVER. 4.7</span><span id="n780" class="tooltip null_selection" title=" "> Initializing SMM Phase The SMM driver for the Framework is essentially a enrollment vehicle for dispatch- ing drivers in response to the: • System Management Interrupts</span><span id="n781" class="tooltip null_selection" title=" "> for IA-32 • Platform Management Interrupts (PMIs) for Itanium® processor family 55 4.8</span><span id="n99" class="tooltip null_selection" title=" "> Relation of System Management RAM (SMRAM) to main memory Figure 24 shows relationship between SMRAM and main memory in IA-32.<br /><br /></span><span id="n783" class="tooltip null_selection" title=" "> FIGURE 24: SMRAM relationship to main memory 4.9 Processor Execution Mode SMM is entered asynchronously to the main ?ow of program.</span><span id="n784" class="tooltip null_selection" title=" "> SMM was originally designed to be clear to the OS and provides a transparent power management facil- ity.</span><span id="n785" class="tooltip null_selection" title=" "> Preboot agents are responsible to initiate alternate uses of SMM which are: • Workarounds for chipset errata • Error logging • Platform security A SMI can be entered</span><span id="n786" class="tooltip null_selection" title=" "> by energizing either the SMI logic pin on the baseboard dedi- cated or using the local APIC.<br /><br /></span><span id="n787" class="tooltip null_selection" title=" "> Itanium® architecture has no separated processor mode for the manageability in- terruption, but it supports Platform Management Interrupt (PMI), which is a mask-</span><span id="n788" class="tooltip null_selection" title=" "> able interruption. Also, another way to enter PMI is using a message on local Streamlined Advanced Programmable Interrupt Controller (SAPIC).</span><span id="n789" class="tooltip null_selection" title=" "> This architecture describes a mechanism for loading modules of needful code that substantiate the functionality mentioned above.</span><span id="n729" class="tooltip red_selection" title=" "> The instantiation of protocol that enables the loading of handler images runs in normal boot-services memory. Only handler need to run in the SMRAM. 56 4.10<br /><br /></span><span id="n791" class="tooltip null_selection" title=" "> Access to Platform Resources As a policy outcome, execution of SMM handlers is logically precluded from ac- cessing traditional memory resources.</span><span id="n792" class="tooltip null_selection" title=" "> Hence, there is no ease binding technique through a call or trap interface to leverage services in the preempted, non-SMM state.</span><span id="n793" class="tooltip null_selection" title=" "> Besides, SMM Services - the library of service, supports a subset of the core EFI services, i.e. memory allocation, device I/O protocol, and others.</span><span id="n794" class="tooltip null_selection" title=" "> Also, SMM driver execution mode has the same structure as the EFI baseline - namely a components that runs in boot services mode and that can perhaps execute in</span><span id="n795" class="tooltip null_selection" title=" "> runtime. Another mechanism occurs using an unregister event when ExitBootServices() is invoked. 57 5. Proposed Work In general to generate BIOS image (*.rom</span><span id="n796" class="tooltip null_selection" title=" "> ?le), compilation of XYZ.c<br /><br /></span><span id="n797" class="tooltip null_selection" title=" "> (source code) has to be done, this compilation not only involves compilation of DXE driver, PEI driver, EFI Application but also includes pre-processing checks,</span><span id="n798" class="tooltip null_selection" title=" "> compression of raw ?les which takes huge amount of time depending on the system con?guration.</span><span id="n799" class="tooltip null_selection" title=" "> Im- plementation of this project aids in reduction of this compilation time. 5.1</span><span id="n800" class="tooltip null_selection" title=" "> Stake holders The proposed work is applicable but not limited to below stake holders: • BIOS development team : main development group in contributing BIOS ?rmware,</span><span id="n801" class="tooltip null_selection" title=" "> this is the only stake holder who are having access to the BIOS development environment and access to the source code of the complete BIOS ?rmware • Validation team</span><span id="n802" class="tooltip null_selection" title=" "> : performs various validation on developed BIOS image • Automation team : brings various integration and validation automation to module(s) • Other Development team</span><span id="n803" class="tooltip null_selection" title=" "> who wishes to ease the debugging process 5.2<br /><br /></span><span id="n804" class="tooltip null_selection" title=" "> Issues The Proposed work is capable of mitigating below issues: • Generation of BIOS image - includes compilation of whole source code • Time complexity - took enormous</span><span id="n805" class="tooltip null_selection" title=" "> amount of time to generate the BIOS image • Accessing and modifying BIOS Setup Option(s) remotely • Firmware Flashing of BIOS remotely • Updating CPU microcode •</span><span id="n806" class="tooltip null_selection" title=" "> Summarizing changes among BIOS image • Avoiding exposing the source code support for OEM to ?ll their OEM informa- tion • Avoid setting of BIOS development platform</span><span id="n807" class="tooltip null_selection" title=" "> for stake holders which are not meant to be the BIOS developer • Runtime BIOS Support for temporary UEFI variable creation 58 5.3 Requirements 5.3.1<br /><br /></span><span id="n808" class="tooltip null_selection" title=" "> Software Requirements • Visual C/C++ binaries • Python 3 • Visual Studio Code (IDE) • Memory Access Interface - supported mechanism to communicate over target memory</span><span id="n809" class="tooltip null_selection" title=" "> 5.4</span><span id="n810" class="tooltip null_selection" title=" "> Development Process of Modules Framework development process is driven by implementation of independent mod- ules which can serve functionality and having ?exibility</span><span id="n811" class="tooltip null_selection" title=" "> to integration to the frame- work. 5.5 Module: Setup Knob modi?cation 5.5.1<br /><br /></span><span id="n812" class="tooltip null_selection" title=" "> Processing Unsigned debug BIOS Before Releasing the BIOS ?rmware for public use, those are signed for security and integrity purpose, however the debug BIOS which</span><span id="n813" class="tooltip null_selection" title=" "> are used Pre-release to test and verify all the functional features until all the requirements are met.</span><span id="n814" class="tooltip null_selection" title=" "> Every SoC system which are under test known is SUT are con?gured in such a way that it supports debug BIOS.</span><span id="n815" class="tooltip null_selection" title=" "> The proposed framework is designed to simulate the process of SUT in terms of processing BIOS binary similar to SUT performs it after ?ashing BIOS ?rmware on SoC.<br /><br /></span><span id="n816" class="tooltip null_selection" title=" "> Processing the debug BIOS can be classi?ed in to two ways: 1. Applying changes directly to the SUT 2.</span><span id="n817" class="tooltip null_selection" title=" "> Applying changes on to the BIOS image At the high level the ?ow for both the above classi?cation remains the same but will be differentiated at the backend support.</span><span id="n818" class="tooltip null_selection" title=" "> An additional driver is attached with BIOS ?rmware to aid the framework to be able to apply changes directly to the SUT. 59 5.5.2</span><span id="n819" class="tooltip null_selection" title=" "> Additional Tech Stack Used Below are the listed technologies consumed in development of this module in addi- tion to the already speci?ed requirements in Section</span><span id="n820" class="tooltip null_selection" title=" "> 5.3 • Tkinter • XML • JSON 5.5.3 Flow of the module Figure 25 describes the ?ow of setup knobs modi?cation on the System Under Test (SUT).<br /><br /></span><span id="n821" class="tooltip null_selection" title=" "> The iteration of the development could be reduce in two ways: 1. Processing Debug/Unsigned BIOS in section 5.5.1 2.</span><span id="n822" class="tooltip null_selection" title=" "> Processing Firmware individually in section ?? 5.5.4</span><span id="n823" class="tooltip null_selection" title=" "> Screenshots of Module As a PoC for the framework, this section shows snapshots of the working module to mimic the setup options of BIOS, however as a simulation</span><span id="n824" class="tooltip null_selection" title=" "> framework, it also provides quite more features which are not available in the actual BIOS due to memory limitation.<br /><br /></span><span id="n825" class="tooltip null_selection" title=" "> Figure 26 shows the prompt asked to user to select basic con?gurations before launching the module of framework.</span><span id="n826" class="tooltip null_selection" title=" "> Con?gurations available to select are: • Working Mode (options to be selected as in ?gure 27) – online - to work on SUT and require to select valid access method</span><span id="n827" class="tooltip null_selection" title=" "> for online mode from menu – offline - to work on BIOS binary • Access Method - selecting valid access method for working on SUT • Publish all? - Boolean options</span><span id="n828" class="tooltip null_selection" title=" "> to decide whether to evaluate DEPEX or not.<br /><br /></span><span id="n829" class="tooltip null_selection" title=" "> Table 10 describes the interpretation of each button action on speci?c condition as remarks if applicable 60 FIGURE 25: Flow of Setup Knobs Modi?cation 61 FIGURE</span><span id="n830" class="tooltip null_selection" title=" "> 26: Menu to Select initial con?guration for work FIGURE 27: Available work mode for the system: Online and Of?ine 5.5.5</span><span id="n831" class="tooltip null_selection" title=" "> Outcome of Module • The module is capable of cross platform usage. • The module can work with all the platform binary and SUT.</span><span id="n832" class="tooltip null_selection" title=" "> • A communication bridge as a driver in BIOS ?rmware to aid the framework run directly on SUT is implemented.<br /><br /></span><span id="n833" class="tooltip null_selection" title=" "> • Generic solution is provided for end-user while running any of the classi?ca- tion listed in 5.5.1.</span><span id="n834" class="tooltip null_selection" title=" "> 62 TABLE 10: Interpretation of buttons on Virtual Setup Page GUI Button Interpretation Push Changes Apply changes to system if online mode else apply changes to</span><span id="n835" class="tooltip null_selection" title=" "> ‘bin‘ ?le View Changes View saved changes in new window Exit Exit the GUI Reload Reload the GUI Discard Changes Discard any change made, any value if mod- i?ed are</span><span id="n836" class="tooltip null_selection" title=" "> restored to current value Load Defaults Restore to default values and revert any changes made • Simulating the information from system or binary image is provided</span><span id="n837" class="tooltip null_selection" title=" "> as native GUI application. • Real time sync with simulation framework is supported. • Seamless Integration of any new features or modules in framework is made possible.<br /><br /></span><span id="n838" class="tooltip null_selection" title=" "> 5.6 Module: Parsing Figure 28 represents the overview of the BIOS as a File system which is interpreted and parsed from the BIOS image.</span><span id="n839" class="tooltip null_selection" title=" "> Detail architecture of the same is explained in Section 3. 5.6.1</span><span id="n840" class="tooltip null_selection" title=" "> Additional Tech Stack Used Below are the listed technologies consumed in development of this module in addi- tion to the already speci?ed requirements in Section</span><span id="n841" class="tooltip null_selection" title=" "> 5.3 • Decompression binaries • XML • JSON 63 FIGURE 28: Overview of BIOS image as a File System 64 5.6.2<br /><br /></span><span id="n842" class="tooltip null_selection" title=" "> Flow of the module Figure 29 describes the ?ow of the Parsing module.</span><span id="n843" class="tooltip null_selection" title=" "> The Initial part is performed by user who is responsible to select valid memory interface to work.</span><span id="n844" class="tooltip null_selection" title=" "> Note that some memory interface are supported by the module which requires additional hardware and software setup which are considered to be the part of dependency</span><span id="n845" class="tooltip null_selection" title=" "> of interface itself which is not in the scope of the module.<br /><br /></span><span id="n846" class="tooltip null_selection" title=" "> When User select valid Interface the module will determine whether user is on Target SUT or on the local BIOS image.</span><span id="n847" class="tooltip null_selection" title=" "> If user is working on SUT with valid memory interface and privileges then BIOS image will be parsed from the memory.</span><span id="n848" class="tooltip null_selection" title=" "> FIGURE 29: Flow of Parser As on both the cases BIOS Image is available to act on, the module will start the parsing of the BIOS image as interpretation described</span><span id="n849" class="tooltip null_selection" title=" "> in Figure 28. It parses All the valid ?rmware volumes only till the end of BIOS image (skips the free space or ?rmware volumes with invalid signature and GUID).<br /><br /></span><span id="n850" class="tooltip null_selection" title=" "> Decompression of ?le system under the ?rmware volume if any is handled by the module too, for the decompres- sion of ?le system it uses the binary for decompression</span><span id="n851" class="tooltip null_selection" title=" "> technique available to public i.e. lzma, tianocore, brotli etc. 5.6.3 Outcome of Module • Human Readable interpretation of BIOS image is provided.</span><span id="n852" class="tooltip null_selection" title=" "> • Possible to debug the BIOS via setup knobs comparison. • Lookup of order of the module in BIOS image as readable ?le system is also possible.</span><span id="n853" class="tooltip null_selection" title=" "> • Veri?cation of integration of module via GUID can be done.<br /><br /></span><span id="n854" class="tooltip null_selection" title=" "> • Extracting and storing ?le system or module of BIOS image by GUID • Summarizing changes of two BIOS image 65 5.7</span><span id="n855" class="tooltip null_selection" title=" "> Module: Runtime UEFI variable Creation Each variable in BIOS has a scope for each variable where Runtime support is one of the attribute, to simply state the run</span><span id="n856" class="tooltip null_selection" title=" "> time variable one can interpret it as the variable which will be available during and after the completion boot ?ow (while OS is running).</span><span id="n857" class="tooltip null_selection" title=" "> Such a variable require special access mechanism, which is carried out by the System Management mode SMM described in Section 4..<br /><br /></span><span id="n858" class="tooltip null_selection" title=" "> Earlier Challenges are described as below: • Providing and maintaining native driver support from BIOS for creation of UEFI variable • Setting of Build environment</span><span id="n859" class="tooltip null_selection" title=" "> for non-BIOS development team Note: As all the variable created at runtime the scope of such variable are limited to the ?ashing of the BIOS. i.e.</span><span id="n860" class="tooltip null_selection" title=" "> when BIOS is ?ashed/re-?ashed or updated, those variable won’t be available on the SUT. 5.7.1</span><span id="n861" class="tooltip null_selection" title=" "> Additional Tech Stack Used Below are the listed technologies consumed in development of this module in addi- tion to the already speci?ed requirements in Section</span><span id="n862" class="tooltip null_selection" title=" "> 5.3 • Flask • Ajax • jQuery • Javascript • HTML/CSS • XML • JSON 5.7.2 Flow of the module The Flow of the module is described in section 5.7.3<br /><br /></span><span id="n863" class="tooltip null_selection" title=" "> along with screenshots which is easier to interpret the ?ow chart in Figure 30. 66 FIGURE 30: Flow of Nvar Web GUI 5.7.3</span><span id="n864" class="tooltip null_selection" title=" "> Screenshots of Module Whenever the User launches the module the home page screen to select valid com- munication interface will appear as displayed in Figure 31.</span><span id="n865" class="tooltip null_selection" title=" "> This is the crucial stage as if valid interface for communication is not selected one may not be able to use the functionality of the service.</span><span id="n866" class="tooltip null_selection" title=" "> After selection of valid Interface one may operate the desired options listed in navi- gation bar which are: Figure 32 lists the variable created under the current</span><span id="n867" class="tooltip null_selection" title=" "> session which is to be applied Figure 33 displays form which allows user to create Variable, where user needs to specify the name of the variable with certain restriction</span><span id="n868" class="tooltip null_selection" title=" "> of input ?eld.<br /><br /></span><span id="n869" class="tooltip null_selection" title=" "> To identify and lookup the Variable the GUID is required which is automatically generated by the module with required format, however if user wishes then they can</span><span id="n870" class="tooltip null_selection" title=" "> modify the GUID.</span><span id="n871" class="tooltip null_selection" title=" "> 67 FIGURE 31: Home Page to Create UEFI Variable TABLE 11: Navigation Bar Action Button Interpretation Create Variable Opens a form to create new Variable as in Figure</span><span id="n872" class="tooltip null_selection" title=" "> 33 Display Created Variable lists out created variable as in Figure 32 Generate XML Generate XML from the stored session database as in Figure 40 Save XML Saves</span><span id="n873" class="tooltip null_selection" title=" "> the generated XML on the storage de- vice Save to SUT Applies the Pending changes action (Cre- ate/Delete/Modify) to the SUT View JSON View the stored session database</span><span id="n874" class="tooltip null_selection" title=" "> in the json format as in Figure 41 68 FIGURE 32: Variables created or exists on SUT FIGURE 33: Create new UEFI Variable on SUT Figure 34 opens the list of the options</span><span id="n875" class="tooltip null_selection" title=" "> if created and allows to edit their current val- ues too. However one can also add the new option to the Variable.<br /><br /></span><span id="n876" class="tooltip null_selection" title=" "> It allows user to create various types of options under the variable which are oneof type as in Figure 36, string type as in Figure 37, numeric type as in Figure</span><span id="n877" class="tooltip null_selection" title=" "> 38 and the checkbox type which allows user to toggle the option value in as Boolean interpretation.</span><span id="n878" class="tooltip null_selection" title=" "> Common ?elds for creating options including its name, type, description and size.</span><span id="n879" class="tooltip null_selection" title=" "> If user wants to change the value set for the variable created while creation of option as described in Figure 35 forms one can actually modify the value.<br /><br /></span><span id="n880" class="tooltip null_selection" title=" "> The highlighted prompt in Figure 36 allows user to create the choices for the option where one of the multiple values to be selected as a result, By clicking Add</span><span id="n881" class="tooltip null_selection" title=" "> Option 69 FIGURE 34: Options listed under Variable FIGURE 35: Edit the Existing Option Created under Variable SUT button user can create choices and under drop down</span><span id="n882" class="tooltip null_selection" title=" "> menu besides Value, user can select default value to be selected for the option.</span><span id="n883" class="tooltip null_selection" title=" "> Option type string as in Figure 37 allows user to create a option which accepts minimum and maximum characters to be supported in the string as well as the default</span><span id="n884" class="tooltip null_selection" title=" "> string value to be selected.<br /><br /></span><span id="n885" class="tooltip null_selection" title=" "> To set the numeric input for the option, minimum and maximum value along with the default value to be set as in Figure 38 For the future use one can create a reserved</span><span id="n886" class="tooltip null_selection" title=" "> space under the UEFI variable as in Figure 39 70 FIGURE 36: Create New Option(s) under Variable - Oneof Type FIGURE 37: Create New Option(s) under Variable - String</span><span id="n887" class="tooltip null_selection" title=" "> Type Figure 40 shows the XML which is generated from the existing and newly created variables and options under it.</span><span id="n888" class="tooltip null_selection" title=" "> Figure 41 represents session data of existing and newly created data (if any) as json 5.7.4 Outcome of the module • Enables creation of UEFI variable from OS layer.<br /><br /></span><span id="n889" class="tooltip null_selection" title=" "> 71 FIGURE 38: Create New Option(s) under Variable - Numeric Type FIGURE 39: Create Reserved Space for future use under Variable • Lifts headache of maintaining variable</span><span id="n890" class="tooltip null_selection" title=" "> creation from BIOS development for individuals. 72 FIGURE 40: Generate XML SUT FIGURE 41: Generate XML SUT 73 6.</span><span id="n891" class="tooltip null_selection" title=" "> Future Scope of Work Few implementation modules of Section 5.</span><span id="n892" class="tooltip null_selection" title=" "> are not well developed at production launch which a slight modi?cation and standard checks have to be performed to make the modules qualify for production level.<br /><br /></span><span id="n893" class="tooltip null_selection" title=" "> Also as the release of production other stuff to be maintained is user guide, FAQs and other "how-to" articles to help out others to ease in using the framework.</span><span id="n894" class="tooltip null_selection" title=" "> Along with the enhancing of existing modules there will still be exercise to analyze existing system to explore more use cases which are taking a longer time for</span><span id="n895" class="tooltip null_selection" title=" "> every build iteration for the system.</span><span id="n896" class="tooltip null_selection" title=" "> Few of the possible use cases to study and decide the feasibility of implementation would be: • Development and testing of individual driver component rather than</span><span id="n897" class="tooltip null_selection" title=" "> building the whole BIOS image • AI powered Search Engine to enhance the ?ndings of FAQs for relevant exist- ing queries and articles • Automating the initial BIOS</span><span id="n898" class="tooltip null_selection" title=" "> Environment Setup • Platform independent easy installation setup for the framework Glossary ACPI Advanced Con?guration and Power Interface .<br /><br /></span><span id="n899" class="tooltip null_selection" title=" "> iii, v, viii, 1, 5, 6 BDS Boot Device Selection . vi, 20, 25 BIOS Basic Input Output System . iii, v, 1, 2, 5 CSME Converged Security and Mobility Engine .</span><span id="n900" class="tooltip null_selection" title=" "> 61 DEPEX Dependency Expression . 25, 54 DXE Driver Execution Environment . vi, 20, 25, 30 EDK II Extensible Firmware Interface Developer Kit II .</span><span id="n901" class="tooltip null_selection" title=" "> 18, 21 FFS Firmware File System . vi, 30, 31, 39 FV Firmware Volume . vi, 25, 30, 31 GOP Graphics Output Protocol .</span><span id="n902" class="tooltip null_selection" title=" "> v, 11, 14, 15 IFWI Integrated Firmware Image . 27, 28 IP Intellectual Property . iii, 52 OS Operating System . 1, 2 PCI Peripheral Component Interconnect .<br /><br /></span><span id="n903" class="tooltip null_selection" title=" "> iii, 1 PCIe Peripheral Component Interconnect Express . v, 1, 8, 12 PEI Pre-EFI Initialization . vi, 20, 22, 23, 27, 30 PI Platform Initialization .</span><span id="n904" class="tooltip null_selection" title=" "> vi, viii, 18, 20, 21, 30 PMI Platform Management Interrupt . 47, 50 PoC Proof of Concept .</span><span id="n788" class="tooltip null_selection" title=" "> 54, 61 74 75 SAPIC Streamlined Advanced Programmable Interrupt Controller . 50 SEC Security . vi, 20, 21 SHA Secure Hash Algorithm .</span><span id="n906" class="tooltip red_selection" title=" "> 52 SMI System Management Interrupt . 45, 50 SMM System Management Mode . vi, 45, 59 SMRAM System Management Random Access Memory .<br /><br /></span><span id="n907" class="tooltip null_selection" title=" "> 50 SMST System Management System Table . vi, 45 SoC System on a Chip . iii, 1, 53 SUT System Under Test . 53, 54, 58 UEFI Uni?ed Extensible Firmware Interface .</span><span id="n908" class="tooltip null_selection" title=" "> v, vi, 1–5, 16, 18</span>
<span id="class#" class="tooltip red_selection" title="tooltip#">  </span>
<!--Content_End-->

<!--Body_Start-->
</p>
</div>
</div>
<div class="upload-content content_info">
<div class="command-rcol">
<div class="title_right_col">Sources found:</div>
<div class="italic_hint_txt sources_hint">Click on the highlighted sentence to see sources.</div>
<ul class="list_link">
<h3 style="display: none;">Internet Pages</h3>
<!--Body_End-->

<li class="n2"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.scribd.com/document/343222220/Dynamic-Graphics-and-Reporting-for-Statistics-pdf>https://www.scribd.com/document/34322222</a></li><li class="n4"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://in.linkedin.com/in/aakashvaswani97>https://in.linkedin.com/in/aakashvaswani</a></li><li class="n5"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://slidelegend.com/conference-proceedings-pdf-format-updated-8-august-icohtec_59bdcd4d1723dd52e80f4608.html>https://slidelegend.com/conference-proce</a></li><li class="n6"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.researchgate.net/profile/Parth_Shah8/publication/278937384_Automated_Stock_Market_Trading_System_using_Machine_Learning/links/5587d16808aef58c03a05c03.pdf>https://www.researchgate.net/profile/Par</a></li><li class="n8"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://vit.ac.in/sites/default/files/ProformaforsubmissionofMPhildissertation.pdf>https://vit.ac.in/sites/default/files/Pr</a></li><li class="n12"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://c.mql5.com/forextsd/forum/224/Automated%20Stock%20Market%20Trading%20System%20using%20Machine%20Learning.pdf>https://c.mql5.com/forextsd/forum/224/Au</a></li><li class="n13"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.galgotiasuniversity.edu.in/b.tech-computer-science-engineering-specialization-in-data-Analytics.asp>https://www.galgotiasuniversity.edu.in/b</a></li><li class="n17"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://in.linkedin.com/in/rat-it>https://in.linkedin.com/in/rat-it</a></li><li class="n18"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://in.linkedin.com/in/sapan-mankad-4815601a>https://in.linkedin.com/in/sapan-mankad-</a></li><li class="n19"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/rn/cv_hps_rn.pdf>https://www.intel.co.jp/content/dam/alte</a></li><li class="n20"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.toptenreviews.com/best-driver-update-software>https://www.toptenreviews.com/best-drive</a></li><li class="n21"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://es.scribd.com/document/96578137/Mother-Board-INTEL-D945GNT-TechProdSpec>https://es.scribd.com/document/96578137/</a></li><li class="n22"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.globalspec.com/Industrial-Directory/system_on_a_chip_%28soc%29>https://www.globalspec.com/Industrial-Di</a></li><li class="n25"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.velvetjobs.com/resume/development-intern-resume-sample>https://www.velvetjobs.com/resume/develo</a></li><li class="n30"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://tudr.thapar.edu:8080/jspui/bitstream/10266/5057/1/801632024_Manpreet_CSED_2018.pdf>http://tudr.thapar.edu:8080/jspui/bitstr</a></li><li class="n33"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.ncbi.nlm.nih.gov/pmc/articles/PMC2889244/>https://www.ncbi.nlm.nih.gov/pmc/article</a></li><li class="n41"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://static6.arrow.com/aropdfconversion/678fa8a71a245a8053ab757cd4bc4d22dadbf363/975950277507591399402353-ds.pdf>http://static6.arrow.com/aropdfconversio</a></li><li class="n42"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/tianocore/tianocore.github.io/wiki/UEFI-EDKII-Learning-Dev>https://github.com/tianocore/tianocore.g</a></li><li class="n43"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://projekter.aau.dk/projekter/files/320572089/10012020_Tarik_Muhovic_NDS_Master_Thesis.pdf>https://projekter.aau.dk/projekter/files</a></li><li class="n45"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.microsemi.com/document-portal/doc_download/134955-ac437-implementing-pcie-reset-sequence-in-smartfusion2-and-igloo2-devices-libero-soc-v11-8-sp3-application-note>https://www.microsemi.com/document-porta</a></li><li class="n51"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/platform-initialization-pi-specification/volume-3-shared-architectural-elements/3-firmware-storage-code-definitions/3-2-firmware-storage-formats/3-2-4-firmware-file-section>https://sites.google.com/site/uefiforth/</a></li><li class="n53"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.globalspec.com/reference/54254/203279/chapter-9-dxe-basics-foundation-dispatching-and-drivers>https://www.globalspec.com/reference/542</a></li><li class="n55"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www.lannerinc.com/phocadownload/software/SDK-page/NCA-6210/BIOS/NCA-6210%20BIOS%20User%20Manual%20V1.0.pdf>http://www.lannerinc.com/phocadownload/s</a></li><li class="n61"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://edk2-docs.gitbooks.io/edk-ii-build-specification/content/2_design_discussion/22_uefipi_firmware_images.html>https://edk2-docs.gitbooks.io/edk-ii-bui</a></li><li class="n68"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.slideshare.net/daniel_bilar/smm-iiswc-preprint>https://www.slideshare.net/daniel_bilar/</a></li><li class="n69"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.intel.com/content/dam/doc/reference-guide/efi-smm-cis-v091.pdf>https://www.intel.com/content/dam/doc/re</a></li><li class="n76"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.manualslib.com/manual/440979/Intel-Se7525gp2.html>https://www.manualslib.com/manual/440979</a></li><li class="n99"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.intel.in/content/dam/doc/reference-guide/efi-smm-cis-v091.pdf>https://www.intel.in/content/dam/doc/ref</a></li><li class="n110"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://archive.org/stream/springer_10.1007-b116432/10.1007-b116432_djvu.txt>https://archive.org/stream/springer_10.1</a></li><li class="n111"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://idoc.pub/documents/3236-1430zxrg924j>https://idoc.pub/documents/3236-1430zxrg</a></li><li class="n112"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://0x0atang.github.io/files/asplos19_hix.pdf>http://0x0atang.github.io/files/asplos19</a></li><li class="n114"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.sciencedirect.com/science/article/pii/S0167839620300042>https://www.sciencedirect.com/science/ar</a></li><li class="n118"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.intel.in/content/www/in/en/products/processors/xeon/scalable/bronze-processors/bronze-3106.html>https://www.intel.in/content/www/in/en/p</a></li><li class="n120"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://iosrjournals.org/iosr-jvlsi/papers/vol7-issue4/Version-1/D0704012428.pdf>http://iosrjournals.org/iosr-jvlsi/paper</a></li><li class="n121"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://ldapwiki.com/wiki/Thunderbolt>https://ldapwiki.com/wiki/Thunderbolt</a></li><li class="n124"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://forums.sketchup.com/t/so-is-that-it-no-more-sketchup-for-me/41049?page=2>https://forums.sketchup.com/t/so-is-that</a></li><li class="n125"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://en.wikipedia.org/wiki/X86_virtualization>https://en.wikipedia.org/wiki/X86_virtua</a></li><li class="n126"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://forum-en.msi.com/index.php?topic=166111.0>https://forum-en.msi.com/index.php?topic</a></li><li class="n129"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.mrcpl.org/upload/IntroToLinuxHandout.pdf>https://www.mrcpl.org/upload/IntroToLinu</a></li><li class="n130"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.manualslib.com/manual/1022637/Puget-V565i.html>https://www.manualslib.com/manual/102263</a></li><li class="n131"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://ghodkenikhil.blogspot.com/2011/10/how-to-reset-bios-password-using-cmd.html>https://ghodkenikhil.blogspot.com/2011/1</a></li><li class="n132"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.eventtracker.com/blog/2014/june/tracking-removable-storage-with-the-windows-security-log/>https://www.eventtracker.com/blog/2014/j</a></li><li class="n133"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://docs.oracle.com/cd/E19455-01/805-7228/6j6q7uep3/index.html>https://docs.oracle.com/cd/E19455-01/805</a></li><li class="n144"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://cdrdv2.intel.com/v1/dl/getContent/600411>https://cdrdv2.intel.com/v1/dl/getConten</a></li><li class="n152"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www-pc.uni-regensburg.de/systemsw/win10/doc/Microsoft_Press_eBook_Introducing_Windows_10_Preview_PDF.pdf>http://www-pc.uni-regensburg.de/systemsw</a></li><li class="n155"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.scribd.com/document/427585393/CompTIA-Linux-Study-Guide-4th-Edition>https://www.scribd.com/document/42758539</a></li><li class="n156"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://commons.wikimedia.org/wiki/Category:Extensible_Firmware_Interface>https://commons.wikimedia.org/wiki/Categ</a></li><li class="n157"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.tomshardware.com/reviews/intel-uefi-firmware,2486-2.html>https://www.tomshardware.com/reviews/int</a></li><li class="n159"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://content.indiainfoline.com/Newsletter/wkly818.html>https://content.indiainfoline.com/Newsle</a></li><li class="n160"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.researchgate.net/publication/50268293_Current_Status_of_the_Regulation_for_Medical_Devices>https://www.researchgate.net/publication</a></li><li class="n161"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://forums.tweaktown.com/gigabyte/41603-uefi-gigabyte-motherboards-3-print.html>https://forums.tweaktown.com/gigabyte/41</a></li><li class="n162"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/uefi/1_introduction/1-1-uefi-driver-model-extensions>https://sites.google.com/site/uefiforth/</a></li><li class="n181"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://uefi.org/sites/default/files/resources/UEFI_Secure_Boot_in_Modern_Computer_Security_Solutions_2019.pdf>https://uefi.org/sites/default/files/res</a></li><li class="n190"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www.usermanuals.org/it/manual/371524/asus-p5n32-e-sli.html>http://www.usermanuals.org/it/manual/371</a></li><li class="n191"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://www.kernel.org/doc/ols/2005/ols2005v1-pages-59-76.pdf>https://www.kernel.org/doc/ols/2005/ols2</a></li><li class="n192"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.cnblogs.com/baiyw/p/3716490.html>https://www.cnblogs.com/baiyw/p/3716490.</a></li><li class="n193"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>2%</span> <a class="show_texts" href=https://acpica.org/sites/acpica/files/acpica-reference_18.doc>https://acpica.org/sites/acpica/files/ac</a></li><li class="n195"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.scribd.com/document/19214137/Linux-Linux-Symposium-Procv1>https://www.scribd.com/document/19214137</a></li><li class="n198"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://gauss.ececs.uc.edu/Courses/c4029/doc/acpica-reference.doc>http://gauss.ececs.uc.edu/Courses/c4029/</a></li><li class="n204"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://acpica.org/sites/acpica/files/acpica-reference_4.doc>https://acpica.org/sites/acpica/files/ac</a></li><li class="n207"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://quizlet.com/13315241/operating-systems-ch-2-flash-cards/>https://quizlet.com/13315241/operating-s</a></li><li class="n222"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://acpica.org/sites/acpica/files/acpica-reference_16.doc>https://acpica.org/sites/acpica/files/ac</a></li><li class="n229"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://acpica.org/sites/acpica/files/acpica-reference_17.doc>https://acpica.org/sites/acpica/files/ac</a></li><li class="n235"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.researchgate.net/publication/269846019_Architectural_Leverage_Putting_Platforms_in_Context>https://www.researchgate.net/publication</a></li><li class="n239"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.viavisolutions.com/en-us/guide-pcie-peripheral-component-interconnect-express>https://www.viavisolutions.com/en-us/gui</a></li><li class="n241"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www-01.ibm.com/common/ssi/cgi-bin/ssialias?infotype=AN&subtype=CA&htmlfid=649/ENUSE13-0005>http://www-01.ibm.com/common/ssi/cgi-bin</a></li><li class="n243"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://en.m.wikipedia.org/wiki/10_Gigabit_Ethernet>https://en.m.wikipedia.org/wiki/10_Gigab</a></li><li class="n245"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.maximintegrated.com/en/design/reference-design-center/ref-circuits/4161.html>https://www.maximintegrated.com/en/desig</a></li><li class="n246"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://pcisig.com/specifications/pcix_20/>https://pcisig.com/specifications/pcix_2</a></li><li class="n247"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://hvg.ece.concordia.ca/Publications/Conferences/06_FMCAD%2706.pdf>http://hvg.ece.concordia.ca/Publications</a></li><li class="n248"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://forums.macrumors.com/threads/why-pci-x-instead-of-pci-e-on-powermac-g5.111163/>https://forums.macrumors.com/threads/why</a></li><li class="n252"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://en.wikipedia.org/wiki/PCI-X>https://en.wikipedia.org/wiki/PCI-X</a></li><li class="n255"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.ist-scampi.org/publications/deliverables/D0.1.pdf>https://www.ist-scampi.org/publications/</a></li><li class="n258"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.nvidia.com/content/geforce-gtx/GTX_760_User_Guide.pdf>https://www.nvidia.com/content/geforce-g</a></li><li class="n263"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=http://www.o3one.org/hwdocs/bios_doc/pci_bios_21.pdf>http://www.o3one.org/hwdocs/bios_doc/pci</a></li><li class="n273"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://static6.arrow.com/aropdfconversion/8e490e6cdf38ad0cd7217882d872f597113a9f48/41399316101-ds.pdf>http://static6.arrow.com/aropdfconversio</a></li><li class="n274"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://docs.vmware.com/en/VMware-Workstation-Pro/15.0/com.vmware.ws.using.doc/GUID-064517C9-14D6-4C87-8D2C-2856EFAE88EB.html>https://docs.vmware.com/en/VMware-Workst</a></li><li class="n275"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/safayetahmedatge/efitutorial>https://github.com/safayetahmedatge/efit</a></li><li class="n276"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://downloads.dell.com/manuals/all-products/esuprt_ser_stor_net/esuprt_poweredge/poweredge-r710_white%20papers2_en-us.pdf>https://downloads.dell.com/manuals/all-p</a></li><li class="n279"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://www.ijraset.com/fileserve.php?FID=8243>https://www.ijraset.com/fileserve.php?FI</a></li><li class="n283"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.quora.com/Can-I-add-UEFI-boot-to-an-old-Win-XP-system-that-only-has-Legacy-BIOS>https://www.quora.com/Can-I-add-UEFI-boo</a></li><li class="n286"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://electronics.stackexchange.com/questions/298580/confusion-about-host-bus-controller-and-host-bridge>https://electronics.stackexchange.com/qu</a></li><li class="n288"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.manualslib.com/manual/935699/Supermicro-X10drl-Ct.html>https://www.manualslib.com/manual/935699</a></li><li class="n289"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://sourceforge.net/p/gnu-efi/patches/48/>https://sourceforge.net/p/gnu-efi/patche</a></li><li class="n292"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/coreos/qemu/blob/master/docs/memory.txt>https://github.com/coreos/qemu/blob/mast</a></li><li class="n293"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://downloads.dell.com/manuals/all-products/esuprt_ser_stor_net/esuprt_poweredge/poweredge-t710_white%20papers1_en-us.pdf>https://downloads.dell.com/manuals/all-p</a></li><li class="n294"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://answersdrive.com/what-is-a-pci-bus-used-for-354345>https://answersdrive.com/what-is-a-pci-b</a></li><li class="n295"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://patents.google.com/patent/US20120297099A1/en>https://patents.google.com/patent/US2012</a></li><li class="n296"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://edk2-docs.gitbooks.io/edk-ii-uefi-driver-writer-s-guide/19_usb_driver_design_guidelines/191_usb_host_controller_driver/1913_driver_binding_protocol_stop.html>https://edk2-docs.gitbooks.io/edk-ii-uef</a></li><li class="n300"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://pciexpresssystem.blogspot.com/>https://pciexpresssystem.blogspot.com/</a></li><li class="n304"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://pci-ecards.blogspot.com/2012/04/pci-express-aggregate-throughput.html>https://pci-ecards.blogspot.com/2012/04/</a></li><li class="n305"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.mindshare.com/files/resources/MindShare_Intro_to_PCIe.pdf>https://www.mindshare.com/files/resource</a></li><li class="n308"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://www.intel.com/content/dam/doc/guide/uefi-driver-graphics-controller-guide.pdf>https://www.intel.com/content/dam/doc/gu</a></li><li class="n309"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.intel.com.br/content/dam/doc/guide/uefi-driver-graphics-controller-guide.pdf>https://www.intel.com.br/content/dam/doc</a></li><li class="n315"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.intel.cn/content/dam/doc/guide/uefi-driver-graphics-controller-guide.pdf>https://www.intel.cn/content/dam/doc/gui</a></li><li class="n326"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.intel.com/content/dam/www/public/us/en/documents/guides/uefi-driver-hardware-devices-guide.pdf>https://www.intel.com/content/dam/www/pu</a></li><li class="n334"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/ZoranStojsavljevic/Video-BIOS-Table-parser-assembler/wiki/Video-BIOS-Table-(VBT)>https://github.com/ZoranStojsavljevic/Vi</a></li><li class="n335"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www.ijraset.com/fileserve.php?FID=8243>http://www.ijraset.com/fileserve.php?FID</a></li><li class="n338"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://erfur.github.io/down_the_rabbit_hole_pt1/>https://erfur.github.io/down_the_rabbit_</a></li><li class="n339"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://en.wikipedia.org/wiki/Unified_Extensible_Firmware_Interface>https://en.wikipedia.org/wiki/Unified_Ex</a></li><li class="n342"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://groups.google.com/d/topic/alt.comp.hardware.pc-homebuilt/j_rHf5Fnxww>https://groups.google.com/d/topic/alt.co</a></li><li class="n360"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://issuu.com/novidc/docs/idc_technical_journal_-_unknown>https://issuu.com/novidc/docs/idc_techni</a></li><li class="n362"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www.subnets.ru/books/juniper_networks_warrior.pdf>http://www.subnets.ru/books/juniper_netw</a></li><li class="n369"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www.freepatentsonline.com/y2017/0168845.html>http://www.freepatentsonline.com/y2017/0</a></li><li class="n377"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://patents.google.com/patent/US7421620B2/en>https://patents.google.com/patent/US7421</a></li><li class="n386"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://bbs.archlinux.org/viewtopic.php?id=232197>https://bbs.archlinux.org/viewtopic.php?</a></li><li class="n388"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://downloads.dell.com/manuals/all-products/esuprt_ser_stor_net/esuprt_poweredge/poweredge-t410_deployment%20guide_en-us.pdf>https://downloads.dell.com/manuals/all-p</a></li><li class="n420"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://edk2-docs.gitbooks.io/edk-ii-build-specification/2_design_discussion/22_uefipi_firmware_images.html>https://edk2-docs.gitbooks.io/edk-ii-bui</a></li><li class="n423"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://developers.redhat.com/blog/2018/03/28/analyzing-binary-interface-changes-linux-kernel/>https://developers.redhat.com/blog/2018/</a></li><li class="n428"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://download.microsoft.com/download/F/4/9/F49C6DE3-3BD1-405B-BA03-539EB58B57E8/SYS-T177.pptx>http://download.microsoft.com/download/F</a></li><li class="n431"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www.voidcn.com/article/p-ohkyycoi-xn.html>http://www.voidcn.com/article/p-ohkyycoi</a></li><li class="n439"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://depletionmode.com/uefi-boot.html>https://depletionmode.com/uefi-boot.html</a></li><li class="n443"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.blackhat.com/docs/eu-14/materials/eu-14-Kovah-Analyzing-UEFI-BIOSes-From-Attacker-And-Defender-Viewpoints.pdf>https://www.blackhat.com/docs/eu-14/mate</a></li><li class="n447"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.ncbi.nlm.nih.gov/pmc/articles/PMC6513122/>https://www.ncbi.nlm.nih.gov/pmc/article</a></li><li class="n448"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.ijedr.org/papers/IJEDR1602222.pdf>https://www.ijedr.org/papers/IJEDR160222</a></li><li class="n458"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.xuebuyuan.com/1414350.html>https://www.xuebuyuan.com/1414350.html</a></li><li class="n467"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://mafiadoc.com/beyond-bios-developing-with-the-unified-extensible-firmware-_59f0339d1723dd05c8778003.html>https://mafiadoc.com/beyond-bios-develop</a></li><li class="n473"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://edk2-docs.gitbooks.io/edk-ii-build-specification/content/2_design_discussion/23_boot_sequence.html>https://edk2-docs.gitbooks.io/edk-ii-bui</a></li><li class="n475"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/tianocore/tianocore.github.io/wiki/PI-Boot-Flow>https://github.com/tianocore/tianocore.g</a></li><li class="n477"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.manualslib.com/manual/1285831/Oracle-X5-4.html>https://www.manualslib.com/manual/128583</a></li><li class="n479"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.globalspec.com/reference/54268/203279/functional-visualization-of-csm>https://www.globalspec.com/reference/542</a></li><li class="n481"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://blog.akendo.eu/post/2019.06.10-securing-hardware-with-coreboot/>https://blog.akendo.eu/post/2019.06.10-s</a></li><li class="n484"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://it-atnet.blogspot.com/2009/10/>https://it-atnet.blogspot.com/2009/10/</a></li><li class="n494"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://edk2-docs.gitbooks.io/edk-ii-build-specification/content/2_design_discussion/25_generic_build_process.html>https://edk2-docs.gitbooks.io/edk-ii-bui</a></li><li class="n509"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.maximintegrated.com/en/design/technical-documents/app-notes/7/7084.html>https://www.maximintegrated.com/en/desig</a></li><li class="n518"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://pdfs.semanticscholar.org/cc5f/58ee490ff38322d4c37cb6d44df524d9cadc.pdf>https://pdfs.semanticscholar.org/cc5f/58</a></li><li class="n519"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://stackoverflow.com/questions/15702355/what-is-the-difference-between-the-firmware-and-the-operating-system>https://stackoverflow.com/questions/1570</a></li><li class="n522"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://web.stanford.edu/class/cs101/hardware-1.html>https://web.stanford.edu/class/cs101/har</a></li><li class="n523"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.slideshare.net/spmaakash/cp7029-information-storage-management-notes>https://www.slideshare.net/spmaakash/cp7</a></li><li class="n528"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.mssqltips.com/sqlservertip/2548/using-bit-columns-with-nulls-when-three-options-exist-in-sql-server/>https://www.mssqltips.com/sqlservertip/2</a></li><li class="n530"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://docs.embeddedarm.com/TS-4800>https://docs.embeddedarm.com/TS-4800</a></li><li class="n532"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/platform-initialization-pi-specification/volume-3-shared-architectural-elements/2-firmware-storage-design-discussion/2-1-firmware-storage-introduction/2-1-2-firmware-volumes>https://sites.google.com/site/uefiforth/</a></li><li class="n533"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://docshare.tips/koroush-ghazi-xp-optimization_5751ba24b6d87f8c1e8b59b7.html>http://docshare.tips/koroush-ghazi-xp-op</a></li><li class="n542"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/platform-initialization-pi-specification/volume-3-shared-architectural-elements/2-firmware-storage-design-discussion/2-1-firmware-storage-introduction/2-1-4-firmware-files>https://sites.google.com/site/uefiforth/</a></li><li class="n550"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://sphweb.bumc.bu.edu/otlt/MPH-Modules/BS/BS704_Power/BS704_Power_print.html>http://sphweb.bumc.bu.edu/otlt/MPH-Modul</a></li><li class="n551"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/tianocore/edk2/blob/master/MdeModulePkg/Core/Dxe/Dispatcher/Dispatcher.c>https://github.com/tianocore/edk2/blob/m</a></li><li class="n552"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/Clover-EFI-Bootloader/clover/blob/master/OsxDxeCore/FwVolBlock/FwVolBlock.c>https://github.com/Clover-EFI-Bootloader</a></li><li class="n567"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://polscie.weebly.com/uploads/2/6/5/0/26502314/political_theory_m_p_jain.doc>http://polscie.weebly.com/uploads/2/6/5/</a></li><li class="n577"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://pt.scribd.com/document/79578803/Efi-Firmware-File-System-Specification>https://pt.scribd.com/document/79578803/</a></li><li class="n579"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/platform-initialization-pi-specification/volume-3-shared-architectural-elements/2-firmware-storage-design-discussion/2-1-firmware-storage-introduction/2-1-5-firmware-file-sections>https://sites.google.com/site/uefiforth/</a></li><li class="n587"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://verolog2019.ortec.com/pdf/VSC2019_info.pdf>https://verolog2019.ortec.com/pdf/VSC201</a></li><li class="n595"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/platform-initialization-pi-specification/volume-3-shared-architectural-elements/2-firmware-storage-design-discussion/2-2-pi-architecture-firmware-file-system-format>https://sites.google.com/site/uefiforth/</a></li><li class="n598"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/platform-initialization-pi-specification/volume-3-shared-architectural-elements/2-firmware-storage-design-discussion/2-1-firmware-storage-introduction/2-1-5-firmware-file-sections/2-1-5-1-firmware-file-section-types>https://sites.google.com/site/uefiforth/</a></li><li class="n615"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://sites.google.com/site/uefiforth/bios/uefi/platform-initialization-pi-specification/volume-3-shared-architectural-elements/2-firmware-storage-design-discussion/2-2-pi-architecture-firmware-file-system-format/2-2-1-firmware-volume-format>https://sites.google.com/site/uefiforth/</a></li><li class="n637"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://arxiv.org/pdf/1709.00770.pdf>https://arxiv.org/pdf/1709.00770.pdf</a></li><li class="n638"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://community.rti.com/forum-topic/inter-operability-issues-btw-rti-and-opendds-due-align-8-bytes-issue>https://community.rti.com/forum-topic/in</a></li><li class="n639"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://supportline.microfocus.com/Documentation/books/sx60/lhclan.htm>https://supportline.microfocus.com/Docum</a></li><li class="n648"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://commoncriteria.github.io/pp/mobile-device/mobile-device.html>https://commoncriteria.github.io/pp/mobi</a></li><li class="n652"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.coreboot.org/images/d/d1/Openefi.pdf>https://www.coreboot.org/images/d/d1/Ope</a></li><li class="n682"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.geeksforgeeks.org/check-binary-tree-not-bst-duplicate-values/>https://www.geeksforgeeks.org/check-bina</a></li><li class="n683"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://github.com/facebook/react/blob/master/scripts/error-codes/codes.json>https://github.com/facebook/react/blob/m</a></li><li class="n692"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://eur-lex.europa.eu/eli/reg/2016/1012/oj>https://eur-lex.europa.eu/eli/reg/2016/1</a></li><li class="n700"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.scribd.com/document/79578803/Efi-Firmware-File-System-Specification>https://www.scribd.com/document/79578803</a></li><li class="n713"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://worldbuilding.stackexchange.com/questions/25524/creating-a-realistic-world-governments/25561>https://worldbuilding.stackexchange.com/</a></li><li class="n720"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://myoraclecatalog.blogspot.com/2011/04/oracle-interview-questions.html>https://myoraclecatalog.blogspot.com/201</a></li><li class="n722"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://wiki.ubuntu.com/X/Troubleshooting/BlankScreen>https://wiki.ubuntu.com/X/Troubleshootin</a></li><li class="n728"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://fengweiz.github.io/paper/zhang-dissertation.pdf>https://fengweiz.github.io/paper/zhang-d</a></li><li class="n729"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px>1%</span> <a class="show_texts" href=https://www.scribd.com/document/134914424/Intel-EFI-System-Management-Mode>https://www.scribd.com/document/13491442</a></li><li class="n731"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.lens.org/lens/patent/US_5784291_A/fulltext>https://www.lens.org/lens/patent/US_5784</a></li><li class="n734"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://esec-lab.sogeti.com/feeds/rss.xml>http://esec-lab.sogeti.com/feeds/rss.xml</a></li><li class="n740"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://edk2-docs.gitbooks.io/edk-ii-module-writer-s-guide/content/8_dxe_drivers_non-uefi_drivers/810_dxe_smm_driver.html>https://edk2-docs.gitbooks.io/edk-ii-mod</a></li><li class="n744"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://news.saferbytes.it/analisi/2012/09/uefi-technology-say-hello-to-the-windows-8-bootkit/>https://news.saferbytes.it/analisi/2012/</a></li><li class="n758"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://edk2-docs.gitbooks.io/edk-ii-uefi-driver-writer-s-guide/content/7_driver_entry_point/77_adding_the_exit_boot_services_feature.html>https://edk2-docs.gitbooks.io/edk-ii-uef</a></li><li class="n765"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.rivieramm.com/opinion/opinion/from-wind-to-lng-smm-and-gastech-point-to-the-future-23140>https://www.rivieramm.com/opinion/opinio</a></li><li class="n771"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://finkproject.org/doc/porting/shared.php?phpLang%3Dja>http://finkproject.org/doc/porting/share</a></li><li class="n788"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://mafiadoc.com/advanced-configuration-and-power-interface_5c1bd682097c479a6b8b46d1.html>https://mafiadoc.com/advanced-configurat</a></li><li class="n794"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.yoctoproject.org/docs/1.5/ref-manual/ref-manual.html>https://www.yoctoproject.org/docs/1.5/re</a></li><li class="n800"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=http://www.women.jo/DetailsPage/JNCW_Ar/TendersAr.aspx?ID=3116>http://www.women.jo/DetailsPage/JNCW_Ar/</a></li><li class="n813"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.blog.qualitypointtech.com/2010/01/software-testing-quiz-questions-and.html>https://www.blog.qualitypointtech.com/20</a></li><li class="n816"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.researchgate.net/publication/327948197_A_machine_learning_approach_to_generate_test_oracles>https://www.researchgate.net/publication</a></li><li class="n824"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.tutorialspoint.com/jboss_fuse/what_is_fuse.htm>https://www.tutorialspoint.com/jboss_fus</a></li><li class="n857"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://www.schneier.com/blog/archives/2014/01/nsa_exploit_of.html>https://www.schneier.com/blog/archives/2</a></li><li class="n867"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://en.wikibooks.org/wiki/QBasic/Full_Book_View>https://en.wikibooks.org/wiki/QBasic/Ful</a></li><li class="n896"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://studynotesunisa.co.za/wp-content/uploads/2019/01/Book-answer-summaries-1-10.docx>https://studynotesunisa.co.za/wp-content</a></li><li class="n898"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://mediatum.ub.tum.de/doc/1205818/1205818.pdf>https://mediatum.ub.tum.de/doc/1205818/1</a></li><li class="n902"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://asia.evga.com/support/manuals/files/151-IB-E699.pdf>https://asia.evga.com/support/manuals/fi</a></li><li class="n903"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://mafiadoc.com/cisco-ucs-c200-installation-and-service-guide_59b716791723dddcc6dafc9d.html>https://mafiadoc.com/cisco-ucs-c200-inst</a></li><li class="n906"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://prism.ucalgary.ca/bitstream/handle/11023/3315/ucalgary_2016_skrenes_arsham.pdf;sequence=1>https://prism.ucalgary.ca/bitstream/hand</a></li><li class="n907"><span style=color:#ffffff;background-color:#95a5a6;text-align:center;position:relative;display:inline-block;width:35px><1%</span> <a class="show_texts" href=https://es.scribd.com/document/99886537/Cortex-a-Programming-Guide>https://es.scribd.com/document/99886537/</a></li>
<li class="class#"> <a class="show_texts" href="#"></a> </li>
<!--Links_End-->

<!--Footer_Start-->
</ul>
<a href="#" title="Click on the link to see all sources" class="all_sources">View all sources</a> </div>
<div class="clear">&nbsp;</div>
</div>
</div>
</div>
</div>
</div>
<script type="text/javascript">
$('.show_texts').attr("title",'Click on the link to visit the source.');

$('.red_selection, .green_selection').live('click', function () {
unselect_selection();
var link_class = $(this).attr('id');
$(this).removeClass('red_selection').addClass('green_selection');
$('.list_link li').hide();
$('.list_link li.' + link_class).show();
$('.sources_hint').text('Click on the link below to visit the source.');
$('.all_sources').show();
checkListHeader();
});

//Show Sources
$('a.plag_sources, a.all_sources').click(function () {
unselect_selection();
$('.list_link li').show();
$('.sources_hint').text('Click on the link below to visit the source.');
$('.all_sources').hide();
checkListHeader();
return false;
});


//Exuecute Sources
$('.list_link li a.show_texts').click(function () {
unselect_selection();
var classList = $(this).parent().attr('class').split(/\s+/);
var url=$(this).attr('href');
if(url!='Empty'){ window.open(url, '_blank'); }
return false;
});

function unselect_selection() {
$('.green_selection').removeClass('green_selection').addClass('red_selection');
}

function checkListHeader() {
$('.list_link').each(function () {
if ($(this).find('li:visible').length) {
$(this).find('h3').show();
} else {
$(this).find('h3').hide();
}
})
}

$(function () {
$.jatt();

//Reset Selection & Show Links
unselect_selection();
$('.all_sources').hide();
$('.list_link li').show();
checkListHeader();

});

</script>
</div>
</body>
</html>
<!--Footer_End-->

