
map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "xo3l_verilog_xo3l_verilog.ngd" -o "xo3l_verilog_xo3l_verilog_map.ncd" -pr "xo3l_verilog_xo3l_verilog.prf" -mp "xo3l_verilog_xo3l_verilog.mrp" "C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: xo3l_verilog_xo3l_verilog.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf(7): Semantic error in &quot;LOCATE COMP &quot;LPCLK[1]&quot; SITE &quot;H14&quot; ;&quot;: " arg1="LPCLK[1]" arg2="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf" arg3="7"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf(8): Semantic error in &quot;LOCATE COMP &quot;LPCLK[0]&quot; SITE &quot;J15&quot; ;&quot;: " arg1="LPCLK[0]" arg2="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf" arg3="8"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf(13): Semantic error in &quot;IOBUF PORT &quot;LPCLK[1]&quot; IO_TYPE=LVCMOS12 ;&quot;: " arg1="LPCLK[1]" arg2="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf" arg3="13"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf(14): Semantic error in &quot;IOBUF PORT &quot;LPCLK[0]&quot; IO_TYPE=LVCMOS12 ;&quot;: " arg1="LPCLK[0]" arg2="C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/xo3l_verilog.lpf" arg3="14"  />
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.

Running general design DRC...

Removing unused logic...

Optimizing...

5 CCU2 constant inputs absorbed.

    <postMsg mid="52111110" type="Warning" dynamic="9" navigation="0" arg0="EHXPLLJ" arg1="genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0" arg2="CLKOP" arg3="300.000" arg4="24.180" arg5="1" arg6="6" arg7="CLKOP" arg8="2"  />
    <postMsg mid="52111110" type="Warning" dynamic="9" navigation="0" arg0="EHXPLLJ" arg1="genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0" arg2="CLKOS" arg3="300.000" arg4="24.180" arg5="1" arg6="6" arg7="CLKOS" arg8="2"  />
    <postMsg mid="52111110" type="Warning" dynamic="9" navigation="0" arg0="EHXPLLJ" arg1="genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0" arg2="CLKOS2" arg3="75.000" arg4="24.180" arg5="1" arg6="6" arg7="CLKOS2" arg8="8"  />
    <postMsg mid="51001019" type="Warning" dynamic="1" navigation="0" arg0="reset_n_c_i"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXCLK"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="VSYNC"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="HSYNC"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="DE"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](23)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](22)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](21)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](20)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](19)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](18)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](17)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](16)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](15)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](14)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](13)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](12)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](11)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](10)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](9)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](8)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](7)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](0)"  />



Design Summary:
   Number of registers:    365 out of  7485 (5%)
      PFU registers:          365 out of  6864 (5%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:       424 out of  3432 (12%)
      SLICEs as Logic/ROM:    364 out of  3432 (11%)
      SLICEs as RAM:           60 out of  2574 (2%)
      SLICEs as Carry:         90 out of  3432 (3%)
   Number of LUT4s:        845 out of  6864 (12%)
      Number used as logic LUTs:        545
      Number used as distributed RAM:   120
      Number used as ripple logic:      180
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 207 (8%)
      Number of PIO sites used for single ended IOs: 10
      Number of PIO sites used for differential IOs: 6 (represented by 3 PIO comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 3 out of 621 (0%)
      Number of IDDR cells:   0
      Number of ODDR cells:   3
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 3 (3 differential)
      Number of PIO using IDDR only:        0 (0 differential)
      Number of PIO using ODDR only:        3 (3 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  3 out of 26 (12%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  2 out of 4 (50%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  7
     Net w_pixclk: 29 loads, 29 rising, 0 falling (Driver: genblk5.u_OSCH )
     Net u_DPHY_TX_INST/u_oDDRx4/sclk: 5 loads, 5 rising, 0 falling (Driver: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC )
     Net u_DPHY_TX_INST/u_oDDRx4/eclkc: 1 loads, 1 rising, 0 falling (Driver: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA )
     Net u_DPHY_TX_INST/u_oDDRx4/eclkd: 3 loads, 3 rising, 0 falling (Driver: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA )
     Net CLKOS: 1 loads, 1 rising, 0 falling (Driver: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 )
     Net CLKOP: 2 loads, 2 rising, 0 falling (Driver: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 )
     Net byte_clk: 218 loads, 218 rising, 0 falling (Driver: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 )
   Number of Clock Enables:  20
     Net u_DPHY_TX_INST/u_oDDRx4/FF_0_Q: 2 loads, 2 LSLICEs
     Net w_de: 3 loads, 0 LSLICEs
     Net u_DCS_Encoder/q_enable_RNI1FL61: 9 loads, 9 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_111_i: 8 loads, 8 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/un72_lp_data_i_0: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/un72_lp_clk_i_0: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/un48_hsxx_clk_en_i_0: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/hs_extendede: 4 loads, 4 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_114_i: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/w_edge_detect: 1 loads, 1 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/read_cntr[1]: 2 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/read_cntr[0]: 2 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/N_9_i: 2 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i: 5 loads, 5 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i: 1 loads, 1 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wren_i: 6 loads, 6 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rden_i: 14 loads, 14 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un3_q_wc_0: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un5_q_ECC_0: 3 loads, 3 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net reset_n_c merged into GSR:  144
   Number of LSRs:  6
     Net reset_n_c: 6 loads, 0 LSLICEs
     Net reset_n_c_i: 2 loads, 0 LSLICEs
     Net u_DCS_ROM/wait_cnt[1]: 1 loads, 1 LSLICEs
     Net u_DCS_ROM/wait_cnt[4]: 1 loads, 1 LSLICEs
     Net hs_en: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0: 30 loads, 30 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u_DCS_ROM/byte_cnt[1]: 88 loads
     Net u_DCS_ROM/byte_cnt[2]: 87 loads
     Net u_DCS_ROM/byte_cnt[3]: 87 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1[0]: 81 loads
     Net u_DCS_ROM/byte_cnt[5]: 67 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1_i[1]: 64 loads
     Net u_LP_HS_DELAY_CNTRL/tmp3[2]: 64 loads
     Net u_LP_HS_DELAY_CNTRL/tmp3[3]: 64 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1[5]: 37 loads
     Net u_DCS_ROM/byte_cnt[6]: 36 loads
 

   Number of warnings:  36
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 65 MB

Dumping design to file xo3l_verilog_xo3l_verilog_map.ncd.

mpartrce -p "xo3l_verilog_xo3l_verilog.p2t" -f "xo3l_verilog_xo3l_verilog.p3t" -tf "xo3l_verilog_xo3l_verilog.pt" "xo3l_verilog_xo3l_verilog_map.ncd" "xo3l_verilog_xo3l_verilog.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "xo3l_verilog_xo3l_verilog_map.ncd"
Mon Feb 14 16:20:58 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 5 -gui -msgset C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 xo3l_verilog_xo3l_verilog_map.ncd xo3l_verilog_xo3l_verilog.dir/5_1.ncd xo3l_verilog_xo3l_verilog.prf
Preference file: xo3l_verilog_xo3l_verilog.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file xo3l_verilog_xo3l_verilog_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   12+4(JTAG)/336     5% used
                  12+4(JTAG)/207     8% bonded
   IOLOGIC            3/336          <1% used

   SLICE            424/3432         12% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   CLKDIV             1/4            25% used
   EBR                3/26           11% used
   PLL                1/2            50% used
   ECLKSYNC           2/4            50% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
Number of Signals: 1374
Number of Connections: 3805
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   9 out of 9 pins locked (100% locked).

The following 4 signals are selected to use the primary clock routing resources:
    CLKOP (driver: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0, clk load #: 0)
    u_DPHY_TX_INST/u_oDDRx4/sclk (driver: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC, clk load #: 5)
    byte_clk (driver: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0, clk load #: 218)
    w_pixclk (driver: genblk5.u_OSCH, clk load #: 29)


The following 2 signals are selected to use the secondary clock routing resources:
    u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0 (driver: SLICE_469, clk load #: 0, sr load #: 30, ce load #: 0)
    u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rden_i (driver: SLICE_283, clk load #: 0, sr load #: 0, ce load #: 14)

Signal reset_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
.....................
Placer score = 154084.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  152484
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "CLKOP" from CLKOP on comp "genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0" on PLL site "LPLL", clk load = 0
  PRIMARY "u_DPHY_TX_INST/u_oDDRx4/sclk" from CDIVX on comp "u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC" on CLKDIV site "TCLKDIV0", clk load = 5
  PRIMARY "byte_clk" from CLKOS2 on comp "genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0" on PLL site "LPLL", clk load = 218
  PRIMARY "w_pixclk" from OSC on comp "genblk5.u_OSCH" on site "OSC", clk load = 29
  SECONDARY "u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0" from F1 on comp "SLICE_469" on site "R21C20C", clk load = 0, ce load = 0, sr load = 30
  SECONDARY "u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rden_i" from F1 on comp "SLICE_283" on site "R14C20C", clk load = 0, ce load = 14, sr load = 0

  PRIMARY  : 4 out of 8 (50%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  ECLK "u_DPHY_TX_INST/u_oDDRx4/eclkd": TECLK0
    - From GPLL_CLKOP "LPLL".CLKOP, driver "genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0".
  ECLK "u_DPHY_TX_INST/u_oDDRx4/eclkc": TECLK1
    - From GPLL_CLKOS "LPLL".CLKOS, driver "genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0".

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   12 + 4(JTAG) out of 336 (4.8%) PIO sites used.
   12 + 4(JTAG) out of 207 (7.7%) bonded PIO sites used.
   Number of PIO comps: 9; differential: 3.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 7 / 51 ( 13%) | 2.5V       | -         |
| 1        | 4 / 52 (  7%) | 1.2V       | -         |
| 2        | 0 / 52 (  0%) | -          | -         |
| 3        | 1 / 16 (  6%) | 2.5V       | -         |
| 4        | 0 / 16 (  0%) | -          | -         |
| 5        | 0 / 20 (  0%) | -          | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 9 secs 

Dumping design to file xo3l_verilog_xo3l_verilog.dir/5_1.ncd.

0 connections routed; 3805 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 16:21:11 02/14/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:21:11 02/14/22

Start NBR section for initial routing at 16:21:11 02/14/22
Level 1, iteration 1
3(0.00%) conflicts; 2858(75.11%) untouched conns; 17203 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.160ns/-17.203ns; real time: 14 secs 
Level 2, iteration 1
1(0.00%) conflict; 2858(75.11%) untouched conns; 17616 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.160ns/-17.617ns; real time: 14 secs 
Level 3, iteration 1
9(0.00%) conflicts; 2084(54.77%) untouched conns; 17647 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.160ns/-17.647ns; real time: 14 secs 
Level 4, iteration 1
67(0.02%) conflicts; 0(0.00%) untouched conn; 44549 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.549ns; real time: 15 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:21:13 02/14/22
Level 1, iteration 1
5(0.00%) conflicts; 99(2.60%) untouched conns; 43119 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-43.119ns; real time: 15 secs 
Level 4, iteration 1
25(0.01%) conflicts; 0(0.00%) untouched conn; 44271 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.271ns; real time: 16 secs 
Level 4, iteration 2
19(0.01%) conflicts; 0(0.00%) untouched conn; 44297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.297ns; real time: 16 secs 
Level 4, iteration 3
7(0.00%) conflicts; 0(0.00%) untouched conn; 44571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.571ns; real time: 16 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 44571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.571ns; real time: 16 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 44571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.571ns; real time: 16 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 44571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.571ns; real time: 16 secs 
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 44571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.571ns; real time: 17 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 44571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.571ns; real time: 17 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 44297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.297ns; real time: 17 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 44297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.297ns; real time: 17 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 44297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.297ns; real time: 17 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 44297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.297ns; real time: 17 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 46431 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-46.431ns; real time: 17 secs 

Start NBR section for performance tuning (iteration 1) at 16:21:15 02/14/22
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 44297 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-44.297ns; real time: 18 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 46431 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-46.431ns; real time: 18 secs 

Start NBR section for re-routing at 16:21:16 02/14/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 46431 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.436ns/-46.431ns; real time: 18 secs 

Start NBR section for post-routing at 16:21:16 02/14/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 22 (0.58%)
  Estimated worst slack<setup> : -3.436ns
  Timing score<setup> : 16902
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 18 secs 
Total REAL time: 21 secs 
Completely routed.
End of route.  3805 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 16902 

Dumping design to file xo3l_verilog_xo3l_verilog.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -3.436
PAR_SUMMARY::Timing score<setup/<ns>> = 16.902
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.135
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 18 secs 
Total REAL time to completion: 21 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "xo3l_verilog_xo3l_verilog.pt" -o "xo3l_verilog_xo3l_verilog.twr" "xo3l_verilog_xo3l_verilog.ncd" "xo3l_verilog_xo3l_verilog.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Feb 14 16:21:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 13  Score: 16902
Cumulative negative slack: 16902

Constraints cover 11848 paths, 7 nets, and 3746 connections (98.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Feb 14 16:21:21 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/migue/Downloads/DSITXReferenceDesign(2)/rd1184/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 11848 paths, 7 nets, and 3746 connections (98.45% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 13 (setup), 0 (hold)
Score: 16902 (setup), 0 (hold)
Cumulative negative slack: 16902 (16902+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 72 MB


tmcheck -par "xo3l_verilog_xo3l_verilog.par" 

bitgen -f "xo3l_verilog_xo3l_verilog.t2b" -w "xo3l_verilog_xo3l_verilog.ncd"  "xo3l_verilog_xo3l_verilog.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.

Running DRC.
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_61"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_67"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_71"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_72"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_428"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_429"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_430"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_431"  />
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 8 warnings.
Reading Preference File from xo3l_verilog_xo3l_verilog.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "xo3l_verilog_xo3l_verilog.bit".
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 293 MB
