C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog\main.ngc 1562858003
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/okWireIn.ngc 1562853412
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/okTriggerIn.ngc 1562853412
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/okWireOut.ngc 1562853412
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/okPipeIn.ngc 1562853412
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/okPipeOut.ngc 1562853412
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/okCoreHarness.ngc 1562853412
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/TFIFO64x8a_64x8b.ngc 1562853409
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/fifo_w16_2048_r64_512.ngc 1562853409
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/fifo_w64_512_r16_2048.ngc 1562853409
C:\Users\BuccelliLab\Documents\GitHub\Intan-DAC-State-Machine-Detector\source\verilog/multiplier_18x18.ngc 1562853412
OK
