AArch64 RV+LB+[fr-fence.rw.rw-fr]+addr
"FrLeave DMB.SYdWR FrBack Rfe DpAddrdW Rfe"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,1:x=F,1:y=T,2:y=F,2:x=W
Com=Rf Fr Rf
Orig=FrLeave DMB.SYdWR FrBack Rfe DpAddrdW Rfe
{
0:X1=x; 0:X3=y;
1:X1=x; 1:X3=y;
2:X1=y; 2:X4=x;
}
 P0          | P1          | P2                  ;
 LDR W0,[X1] | MOV W0,#2   | LDR W0,[X1]         ;
 MOV W2,#1   | STR W0,[X1] | EOR W2,W0,W0        ;
 STR W2,[X3] | DMB SY      | MOV W3,#1           ;
             | LDR W2,[X3] | STR W3,[X4,W2,SXTW] ;
exists
(x=2 /\ 0:X0=1 /\ 1:X2=0 /\ 2:X0=1)
