""" Opal Kelly device class """
ğ´–=False
ì…°=None
à¡=property
ğ¡‡=bool
ğ¤˜=True
ä‚‰=str
ğ®‚„=dict
İ’=int
ğ°…¾=bytearray
ï³=min
ğ«½®=len
ğ¸Ÿ=list
ğ˜”=pow
ğ«œ=super
import logging
éŒ…=logging.getLogger
import time
ğ¢»=time.time
ï¶•=time.sleep
import ok
ï±¼=ok.okTRegisterEntry
ğ¥–º=ok.okTRegisterEntries
æ¼=ok.okTDeviceInfo
ğ°«=ok.okCFrontPanel
ğ«·=ok.FrontPanelManager
from threading import Lock
class ï²Ÿ(ğ«·):
 def __init__(ğ¤¯):
  ğ«·.__init__(ğ¤¯)
  ğ¤¯.__handler=ğ°«()
  ğ¤¯.vendor_info=æ¼()
  ğ¤¯.info=íŒ¢()
  ğ¤¯.lock=ğ­…£()
  ğ¤¯.is_connected=ğ´–
  ğ¤¯.on_connection_change_callback=ì…°
  ğ¤¯.logger=éŒ…(__name__)
  ğ¤¯.actions=ğ¿µ(ğ¤¯,ğ¤¯.logger)
 @à¡
 def ğ—Š¾(ğ¤¯):
  return ğ¤¯.__handler
 def __get_device_info(ğ¤¯)->ğ¡‡:
  ğ¤¯.vendor_info=æ¼()
  if ğ¤¯.__handler is not ì…°:
   ğ¤¯.__get_lock__()
   ğ´š=ğ¤¯.__handler.GetDeviceInfo(ğ¤¯.vendor_info)
   ğ¤¯.__release_lock__()
   if ğ¤¯.__handler.NoError!=ğ´š:
    ğ¤¯.logger.info("Unable to retrieve device information.")
    return ğ´–
  ğ¤¯.info.set_values_from_OK(ğ¤¯.vendor_info)
  return ğ¤˜
 def ç••(ğ¤¯):
  ğ¤¯.StartMonitoring()
 def áš¤(ğ¤¯):
  ğ¤¯.StopMonitoring()
 def ğ±„¿(ğ¤¯,bitstream:ä‚‰):
  ğ¤¯.ğ¤¬´(bitstream)
  ğ¤¯.ï°¤()
 def ï°¤(ğ¤¯):
  pass
 def __get_lock__(ğ¤¯):
  ğ¤¯.lock.acquire(timeout=5)
 def __release_lock__(ğ¤¯):
  ğ¤¯.lock.release()
 def ğ¤¬´(ğ¤¯,bit_stream_path:ä‚‰="")->ğ¡‡:
  ğ¤¯.__get_lock__()
  ğ¤¯.__handler.LoadDefaultPLLConfiguration()
  ğ´š=ğ¤¯.__handler.ConfigureFPGA(bit_stream_path)
  ğ¤¯.__release_lock__()
  if ğ¤¯.__handler.NoError!=ğ´š:
   ğ¤¯.logger.error("FPGA configuration failed.")
   return ğ´–
  ğ¤¯.logger.info("Device %s configuration success.",ğ¤¯.vendor_info.productName)
  ğ¤¯.__get_lock__()
  äœ¹=ğ¤¯.__handler.IsFrontPanelEnabled()
  ğ¤¯.__release_lock__()
  if not äœ¹:
   ğ¤¯.logger.error("Front Panel isn't enabled.")
   return ğ´–
  ï¶•(1.5)
  if not ğ¤¯.actions.check_calibration():
   ğ¤¯.logger.error("Device RAM isn't calibrated.")
   return ğ´–
  ğ¤¯.actions.reset_device()
  return ğ¤˜
 def ğ—¼(ğ¤¯,ï´­):
  ğ¤¯.on_connection_change_callback=ï´­
 def Ş (ğ¤¯):
  if ğ¤¯.on_connection_change_callback is not ì…°:
   ğ¤¯.on_connection_change_callback()
 def ğ¤‚£(ğ¤¯,serial:ä‚‰)->ì…°:
  ğ¤¯.logger.debug("On device %s connected.",serial)
  if ğ¤¯.is_connected:
   return
  ğ¤¯.__get_lock__()
  ğ¤¯.__handler=ğ¤¯.Open(serial)
  ğ¤¯.__release_lock__()
  if not ğ¤¯.__handler:
   ğ¤¯.logger.error("A device could not be opened.")
  else:
   ï´—=ğ¤¯.__get_device_info()
   if ï´—:
    ğ¤¯.logger.info("Device %s connected.",ğ¤¯.vendor_info.productName)
    ğ¤¯.is_connected=ğ¤˜
    ğ¤¯.Ş ()
 def ğ˜¢¯(ğ¤¯,serial:ä‚‰)->ì…°:
  ğ¤¯.__get_lock__()
  ï­¨=ğ¤¯.__handler.IsOpen()
  ğ¤¯.__release_lock__()
  if not ï­¨:
   ğ¤¯.logger.debug("On device %s disconnected.",ğ¤¯.vendor_info.productName)
   del ğ¤¯.__handler
   ğ¤¯.__handler=ì…°
   ğ¤¯.is_connected=ğ´–
   ğ¤¯.logger.info("Device %s disconnected.",ğ¤¯.vendor_info.productName)
   ğ¤¯.Ş ()
  else:
   ğ¤¯.logger.debug("On device %s disconnected.",serial)
class íŒ¢:
 def __init__(ğ¤¯)->ì…°:
  ğ¤¯.vendor=ä‚‰()
  ğ¤¯.product_name=ä‚‰()
  ğ¤¯.serial_number=ä‚‰()
  ğ¤¯.dev_version=ä‚‰()
 def ğ¡Œ¶(ğ¤¯,ï²¾:æ¼):
  ğ¤¯.vendor="Opal Kelly"
  ğ¤¯.product_name=ä‚‰(ï²¾.productName)
  ğ¤¯.serial_number=ä‚‰(ï²¾.serialNumber)
  ğ¤¯.dev_version=".".join([ä‚‰(ï²¾.deviceMajorVersion),ä‚‰(ï²¾.deviceMinorVersion)])
class ğ¿µ:
 ğ¼’=0x01
 è³‘=32 
 ï³¨=1024*1024
 def __init__(ğ¤¯,ğ¹‹:ï²Ÿ,logger=éŒ…(__name__))->ì…°:
  ğ¤¯.device=ğ¹‹
  ğ¤¯.links=ï¶§()
  ğ¤¯.logger=ğ®
 def ğ¡‚(ğ¤¯,address,ç©¿):
  ğ¤¯.device.__get_lock__()
  ğ¤¯.device.interface.WriteRegister(address,ç©¿)
  ğ¤¯.device.__release_lock__()
 def ğ¥Œ(ğ¤¯,address):
  ğ¤¯.device.__get_lock__()
  ç©¿=ğ¤¯.device.interface.ReadRegister(address)
  ğ¤¯.device.__release_lock__()
  ğ´š=ğ¤¯.device.interface.NoError
  ğ¤¯.__check_err_code(ğ´š,f"Reading register address {address} -> value {value}")
  return ç©¿
 def ğ¢±(ğ¤¯,registers):
  ğ¨°=ğ¥–º()
  for ï´­ in registers.values():
   ğºˆ=ï±¼()
   ğºˆ.address=ï´­.address
   ğºˆ.data=ï´­.value
   ğ¨°.append(ğºˆ)
  ğ¤¯.device.__get_lock__()
  ğª¨€=ğ¤¯.device.interface.WriteRegisters(ğ¨°)
  ğ¤¯.device.__release_lock__()
  if ğ¤¯.device.interface.NoError==ğª¨€:
   ğ¤¯.logger.info("Device register write success.")
  else:
   ğ¤¯.logger.error("Device register write failed with code %s.",ğª¨€)
 def ï´‡(ğ¤¯,registers)->ğ®‚„:
  ğ¨°=ğ¥–º()
  for ï´­ in registers.values():
   ğºˆ=ï±¼()
   ğºˆ.address=ï´­.address
   ğ¨°.append(ğºˆ)
  ğ¤¯.device.__get_lock__()
  ğª¨€=ğ¤¯.device.interface.ReadRegisters(ğ¨°)
  ğ¤¯.device.__release_lock__()
  if ğ¤¯.device.interface.NoError==ğª¨€:
   ğ¤¯.logger.info("Device register read success.")
   ğ³¥={}
   for ğºˆ in ğ¨°:
    ğ³¥[ğºˆ.address]=ğºˆ.data
   return ğ³¥
  else:
   ğ¤¯.logger.error("Device register read failed with code %s.",ğª¨€)
   return{}
 def ğ²«(ğ¤¯,address,channel,ç©¿):
  ğ¤¯.__set_wire__(ğ¤¯.links.win_dac,address,ğ£ˆµ.DAC_SEL)
  ğ¤¯.__set_wire__(ğ¤¯.links.win_dac,ğ¤¯.DAC_WRITE_MODE,ğ£ˆµ.DAC_MODE)
  ğ¤¯.__set_wire__(ğ¤¯.links.win_dac,channel,ğ£ˆµ.DAC_CHANNEL)
  ğ¤¯.__set_wire__(ğ¤¯.links.win_dac,ç©¿,ğ£ˆµ.DAC_VALUE)
  ğ¤¯.__update_wires__()
  ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.TRIG_DAC)
 def ğ¦¡(ğ¤¯,dacs):
  for í£ in dacs.values():
   ğ¤¯.ğ²«(í£.address,í£.channel,í£.value)
 def ğ¤„ª(ğ¤¯,address,channel)->İ’:
  ğ¤¯.__set_wire__(ğ¤¯.links.win_adc,address,ï¶¨.ADC_ID)
  ğ¤¯.__set_wire__(ğ¤¯.links.win_adc,channel,ï¶¨.ADC_CHANNEL)
  ğ¤¯.__update_wires__()
  ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.TRIG_ADC)
  æœŒ=ğ¤¯.__wait_until(ğ¤¯.ğ§°¯,1)
  if æœŒ:
   ğ¬‰=ğ¤¯.__read_wire__(ğ¤¯.links.wout_adc,ğ£“¤.ADC_DATA)
  else:
   ğ¬‰=0
  return ğ¬‰
 def ğ§°¯(ğ¤¯)->ğ¡‡:
  ğ³£=ğ¤¯.__read_trigger__(ğ¤¯.links.trig_out,ğ¬©±.ADC_DATA_VALID)
  return ğ³£
 def ğ¦š„(ğ¤¯):
  ğ¤¯.ğ¡Ÿ()
  ğ¤¯.ğ‘ š()
  ğ¤¯.__set_wire__(ğ¤¯.links.win0,1,ğ¹‹.WRITE_EN_RAM)
  ğ¤¯.__update_wires__()
  ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.START)
 def ï° (ğ¤¯):
  ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.STOP)
 def í³(ğ¤¯)->ğ¡‡:
  ğ³£=ğ¤¯.__read_trigger__(ğ¤¯.links.trig_out,ğ¬©±.VIDEO_DONE)
  return ğ³£
 def ï­Œ(ğ¤¯)->ğ¡‡:
  ğ³£=ğ¤¯.__read_trigger__(ğ¤¯.links.trig_out,ğ¬©±.EVENTS_DONE)
  return ğ³£
 def ğª–(ğ¤¯):
  ğ¤¯.__set_wire_as_trigger__(ğ¤¯.links.win0,ğ¹‹.RESET_CHIP)
  ğ¤¯.__update_wires__()
 def ğ¢ (ğ¤¯):
  ğ¤¯.__set_wire_as_trigger__(ğ¤¯.links.win0,ğ¹‹.RESET_PERIPH)
  ğ¤¯.__update_wires__()
 def ğº„(ğ¤¯):
  ğ¤¯.__set_wire_as_trigger__(ğ¤¯.links.win0,ğ¹‹.RESET)
  ğ¤¯.__update_wires__()
 def ğ¡Ÿ(ğ¤¯):
  ğ¤¯.__set_wire__(ğ¤¯.links.win0,0,ğ¹‹.READ_EN_RAM)
  ğ¤¯.__set_wire__(ğ¤¯.links.win0,0,ğ¹‹.WRITE_EN_RAM)
  ğ¤¯.__set_wire_as_trigger__(ğ¤¯.links.win0,ğ¹‹.RESET_FIFO)
  ğ¤¯.__update_wires__()
 def ğ‘ š(ğ¤¯):
  ğ¤¯.__set_wire_as_trigger__(ğ¤¯.links.win0,ğ¹‹.RESET_RAM)
  ğ¤¯.__update_wires__()
 def ğ¤§(ğ¤¯):
  ç©¿=ğ¤¯.__read_wire__(ğ¤¯.links.wout_calib,åŒ–.CALIB)
  if ç©¿==0:
   return ğ´–
  else:
   return ğ¤˜
 def é(ğ¤¯,is_enabled):
  if is_enabled:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,1,ğ¹‹.CLK_20M_EN)
  else:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,0,ğ¹‹.CLK_20M_EN)
  ğ¤¯.__update_wires__()
 def ğ¦©(ğ¤¯):
  ì‘¸=ğ¤¯.__read_wire__(ğ¤¯.links.wout_xy,à§±.X)
  ğ¯ =ğ¤¯.__read_wire__(ğ¤¯.links.wout_xy,à§±.Y)
  return ì‘¸,ğ¯ 
 def ä¤«(ğ¤¯,ï¶¦):
  ğ¤¯.ğ¡Ÿ()
  ğ¤¯.ğ‘ š()
  ï´½=ğ¤¯.__read_ram_block(ï¶¦)
  ğ¤¯.__set_wire__(ğ¤¯.links.win0,0,ğ¹‹.READ_EN_RAM)
  ğ¤¯.__update_wires__()
  return ï´½
 def ğ ¯¿(ğ¤¯,ï¶¦):
  ï´½=ğ¤¯.__read_ram_block(ï¶¦)
  ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.EVENTS_READ)
  return ï´½
 def __read_ram_block(ğ¤¯,ï¶¦):
  ğ¤¯.__set_wire__(ğ¤¯.links.win0,1,ğ¹‹.READ_EN_RAM)
  ğ¤¯.__update_wires__()
  ï¶¦=(ï¶¦//16)*16
  ë•¼=0
  ï´½=ğ°…¾()
  while ë•¼<ï¶¦:
   ğ¢‚=ï³([ğ¤¯.RAM_READBUF_SIZE,ï¶¦])
   ğ¦¢=ğ¤¯.__read_block_pipe_out__(ğ¤¯.links.pipe_out0,ğ¢‚)
   ï´½.extend(ğ¦¢)
   ë•¼=ë•¼+ğ¢‚
  return ï´½
 def Ø±(ğ¤¯):
  Ú¼=ğ¤¯.__read_wire__(ğ¤¯.links.wout_ram_read,ï¯°.ADDR_RD)
  ğ®§¶=ğ¤¯.__read_wire__(ğ¤¯.links.wout_ram_write,ğ œ—.ADDR_WR)
  return Ú¼,ğ®§¶
 def ç§²(ğ¤¯,data_tx):
  ğ¤¯.__write_serial_fifo(data_tx)
 def ğ£ª–(ğ¤¯):
  ğ£–š=ğ¤¯.__read_serial_fifo()
  return ğ£–š
 def ì‡£(ğ¤¯,is_enabled):
  if is_enabled:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,1,ğ¹‹.TEST_TFS_EN)
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,1,ğ¹‹.CLK_TFS_EN)
   ğ¤¯.__update_wires__()
  else:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,0,ğ¹‹.TEST_TFS_EN)
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,0,ğ¹‹.CLK_TFS_EN)
   ğ¤¯.__update_wires__()
 def ğ¨Œ°(ğ¤¯,mode):
  ğ¤¯.__set_wire__(ğ¤¯.links.win0,mode,ğ¹‹.MODES)
  ğ¤¯.__update_wires__()
 def ğª¡¬(ğ¤¯,signal,ç©¿):
  if signal==0:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,ç©¿,ğ¹‹.AUX0)
  elif signal==1:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,ç©¿,ğ¹‹.AUX1)
  elif signal==2:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,ç©¿,ğ¹‹.AUX2)
  elif signal==3:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,ç©¿,ğ¹‹.AUX3)
  elif signal==4:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,ç©¿,ğ¹‹.AUX4)
  elif signal==5:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,ç©¿,ğ¹‹.AUX5)
  ğ¤¯.__update_wires__()
 def á‘(ğ¤¯,switch_bit,ç©¿):
  if switch_bit==0:
   ğ¤¯.__set_wire__(ğ¤¯.links.win_pcb,ç©¿,ğ¤Ÿ.BIT0)
  elif switch_bit==1:
   ğ¤¯.__set_wire__(ğ¤¯.links.win_pcb,ç©¿,ğ¤Ÿ.BIT1)
  elif switch_bit==2:
   ğ¤¯.__set_wire__(ğ¤¯.links.win_pcb,ç©¿,ğ¤Ÿ.BIT2)
  elif switch_bit==3:
   ğ¤¯.__set_wire__(ğ¤¯.links.win_pcb,ç©¿,ğ¤Ÿ.BIT3)
  elif switch_bit==4:
   ğ¤¯.__set_wire__(ğ¤¯.links.win_pcb,ç©¿,ğ¤Ÿ.BIT4)
  elif switch_bit==5:
   ğ¤¯.__set_wire__(ğ¤¯.links.win0,ç©¿,ğ¤Ÿ.BIT5)
  ğ¤¯.__update_wires__()
 def ğ£¨(ğ¤¯)->İ’:
  é¦³=ğ¤¯.__read_wire__(ğ¤¯.links.wout_evt_count,ï¯.EVT_COUNT)
  return é¦³
 def __write_serial_fifo(ğ¤¯,ï´½):
  if ï´½ is not ì…°:
   ç¶©=ğ«½®(ï´½) 
   ï´½.reverse()
   ğ¤¯.__set_register__(ğ¤¯.links.reg_spi,ç¶©)
   ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.SERIAL_RX_RST_FIFO)
   while ç¶©>0:
    áš¯=ğ¤¯.__read_wire__(ğ¤¯.links.wout0,ğº.SERIAL_TX_FULL)
    while áš¯:
     áš¯=ğ¤¯.__read_wire__(ğ¤¯.links.wout0,ğº.SERIAL_TX_FULL)
     ï¶•(0.01)
    if ç¶©>0:
     ğ¤¯.__set_wire__(ğ¤¯.links.win_spi,ï´½[ç¶©-1],ğ¸•.BYTE3)
    if ç¶©>1:
     ğ¤¯.__set_wire__(ğ¤¯.links.win_spi,ï´½[ç¶©-2],ğ¸•.BYTE2)
    if ç¶©>2:
     ğ¤¯.__set_wire__(ğ¤¯.links.win_spi,ï´½[ç¶©-3],ğ¸•.BYTE1)
    if ç¶©>3:
     ğ¤¯.__set_wire__(ğ¤¯.links.win_spi,ï´½[ç¶©-4],ğ¸•.BYTE0)
    ğ¤¯.__update_wires__()
    ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.SERIAL_TX_WEN)
    ç¶©=ç¶©-4
   ğ¤¯.logger.debug(f"{len(data)} bytes sent to the serial driver.")
   ï¶•(0.0005) 
  else:
   ğ¤¯.logger.error("Serial TX data is None.")
 def __read_serial_fifo(ğ¤¯):
  ï²•=ğ¸Ÿ()
  ï²²=ğ¤¯.__read_wire__(ğ¤¯.links.wout0,ğº.SERIAL_RX_EMPTY)
  if ï²²:
   ğ¤¯.logger.error("No RX data found in serial fifo. Make sure the device is answering or delay is long enough.")
   return ì…°
  else:
   while not ï²²:
    ğ¤¯.__set_trigger__(ğ¤¯.links.trig_in,ïº.SERIAL_RX_REN)
    ê³Ÿ=ğ¤¯.__read_wire__(ğ¤¯.links.wout0,ğº.SERIAL_RX_BYTE)
    ï²•.append(ê³Ÿ)
    ï²²=ğ¤¯.__read_wire__(ğ¤¯.links.wout0,ğº.SERIAL_RX_EMPTY)
   ğ¤¯.logger.debug(f"{len(data_read)} bytes read from the serial driver.")
   return ï²•
 def __set_trigger__(ğ¤¯,address,trigger):
  ğ¤¯.device.__get_lock__()
  ğ´š=ğ¤¯.device.interface.ActivateTriggerIn(address,trigger.offset)
  ğ¤¯.device.__release_lock__()
  ğ¤¯.__check_err_code(ğ´š,f"Activate trigger address {address} bit {trigger.offset}")
 def __read_trigger__(ğ¤¯,address,trigger):
  ğ¤¯.device.__get_lock__()
  ğ´š=ğ¤¯.device.interface.UpdateTriggerOuts()
  ğ¤¯.__check_err_code(ğ´š,"Update trigger out")
  ğ³£=ğ¤¯.device.interface.IsTriggered(address,trigger.mask)
  ğ¤¯.device.__release_lock__()
  return ğ³£
 def __set_wire_as_trigger__(ğ¤¯,address,wire):
  ğ¤¯.__set_wire__(address,1,wire)
  ğ¤¯.__update_wires__()
  ğ¤¯.__set_wire__(address,0,wire)
  ğ¤¯.__update_wires__()
 def __read_wire__(ğ¤¯,address,wire):
  ğ¤¯.device.__get_lock__()
  ğ´š=ğ¤¯.device.interface.UpdateWireOuts()
  ğ¤¯.__check_err_code(ğ´š,f"Read wire out {address}")
  ğ¿¥=ğ¤¯.device.interface.GetWireOutValue(address)
  ğ¤¯.device.__release_lock__()
  return(ğ¿¥&wire.mask)>>wire.offset
 def __set_wire__(ğ¤¯,address,ç©¿,wire):
  ğ¤¯.device.__get_lock__()
  ğ¨ =ç©¿<<wire.offset
  ğ´š=ğ¤¯.device.interface.SetWireInValue(address,ğ¨ ,wire.mask)
  ğ¤¯.device.__release_lock__()
  ğ¤¯.__check_err_code(ğ´š,f"Set wire -> bits {format(to_write_value, '#032b')} -> mask {format(wire.mask,'#032b')} in address {address}",)
 def __update_wires__(ğ¤¯):
  ğ¤¯.device.__get_lock__()
  ğ´š=ğ¤¯.device.interface.UpdateWireIns()
  ğ¤¯.device.__release_lock__()
  ğ¤¯.__check_err_code(ğ´š,"Update wire in")
 def __read_block_pipe_out__(ğ¤¯,address,length):
  à¢£=ğ°…¾(length)
  ğ¤¯.device.__get_lock__()
  ğ´š=ğ¤¯.device.interface.ReadFromBlockPipeOut(address,ğ¤¯.RAM_BLOCK_SIZE,à¢£)
  ğ¤¯.device.__release_lock__()
  if ğ´š<0:
   ğ¤¯.__check_err_code(ğ´š,f"Read pipe block with address {address}")
  else:
   ğ¤¯.logger.debug(f"Query {length} bytes \t Read {err_code} bytes")
  return à¢£
 def __set_register__(ğ¤¯,address,ç©¿):
  ğ¤¯.device.__get_lock__()
  ğ´š=ğ¤¯.device.interface.WriteRegister(address,ç©¿)
  ğ¤¯.device.__release_lock__()
  ğ¤¯.__check_err_code(ğ´š,f"Writing register address {address} value {value}")
 def __check_err_code(ğ¤¯,ğ´š,msg=""):
  if ğ´š!=ğ¤¯.device.interface.NoError:
   ğ¤¯.logger.error(msg+f" failed with code({err_code}).")
   ğ¤¯.logger.error(f"Opal kelly error message: {self.device.interface.GetLastErrorMessage()}")
  else:
   ğ¤¯.logger.debug(msg+" OK.")
 def __wait_until(ğ¤¯,somepredicate,İ¡,period=0.01,*args,**kwargs):
  ğ­´¯=ğ¢»()+İ¡
  while ğ¢»()<ğ­´¯:
   if somepredicate(*args,**kwargs):
    return ğ¤˜
   ï¶•(period)
  return ğ´–
class ï¶§:
 def __init__(ğ¤¯)->ì…°:
  ğ¤¯.win0=0x00
  ğ¤¯.win_spi=0x01
  ğ¤¯.win_adc=0x02
  ğ¤¯.win_pcb=0x03
  ğ¤¯.win_dac=0x04
  ğ¤¯.reg_spi=0x08
  ğ¤¯.wout_calib=0x20
  ğ¤¯.wout0=0x21
  ğ¤¯.wout_xy=0x22
  ğ¤¯.wout_adc=0x23
  ğ¤¯.wout_evt_count=0x27
  ğ¤¯.wout_ram_read=0x28
  ğ¤¯.wout_ram_write=0x29
  ğ¤¯.trig_in=0x41
  ğ¤¯.trig_out=0x60
  ğ¤¯.pipe_out0=0xA0
class ï®®:
 def __init__(ğ¤¯,ğ§§,end=0)->ì…°:
  if ğ¦‹!=0:
   ğ¤¯.size=ğ¦‹-ğ§§+1
  else:
   ğ¤¯.size=1
  ğ¤¯.offset=ğ§§
  ğ¤¯.mask=(ğ˜”(2,ğ¤¯.size)-1)<<ğ§§
class ğ£•‘(ï®®):
 def __init__(ğ¤¯,ğ§§)->ì…°:
  ğ«œ().__init__(ğ§§)
class ğ¹‹:
 ï²»=ï®®(0)
 ğ¦·¶=ï®®(1)
 ğ­Œª=ï®®(2)
 ï¬«=ï®®(3)
 ğ¤®=ï®®(4)
 ğ µœ=ï®®(5)
 å–¬=ï®®(7)
 ğ¬‘±=ï®®(8)
 ğ–¡¹=ï®®(9)
 è“€=ï®®(10)
 ïµ§=ï®®(20)
 å„§=ï®®(21)
 ïµ‘=ï®®(22)
 ğ˜±Ÿ=ï®®(23)
 æ£€=ï®®(24)
 ğ¤³=ï®®(25)
 ì‹=ï®®(26)
 ğ£·‹=ï®®(27)
 à¢¦=ï®®(29,31)
class ğ¤Ÿ:
 ğ«µ¼=ï®®(0)
 é‘›=ï®®(1)
 ãªŸ=ï®®(2)
 ğ¤‡€=ï®®(3)
 ï¥£=ï®®(4)
 æ¦…=ï®®(5)
 ï¹·=ï®®(6)
class ğ¸•:
 ğ¤¾=ï®®(0,7)
 ï³»=ï®®(8,15)
 ğ¢=ï®®(16,23)
 å»˜=ï®®(24,31)
 ğ“ˆ­=ï®®(0,31)
class ï¶¨:
 Ûˆ=ï®®(0,1)
 ì‰€=ï®®(2,3)
class ğ£ˆµ:
 ğ¡‡±=ï®®(0,11)
 Şš=ï®®(12,13)
 ğ¥µ»=ï®®(14,15)
 ï»€=ï®®(16,17)
class åŒ–:
 ï¶¼=ï®®(0)
class ğº:
 ğ¬–=ï®®(0,7)
 ğ˜=ï®®(8)
 ğ½…=ï®®(10)
 ğ©¤=ï®®(9)
class ğ£“¤:
 ğ¤•=ï®®(0,11)
class ï¯:
 ï¹¸=ï®®(0,31)
class ï¯°:
 ç¸=ï®®(0,31)
class ğ œ—:
 ï±®=ï®®(0,31)
class à§±:
 ğº…=ï®®(0,15)
 ï¶’=ï®®(16,31)
class ïº:
 ğ «=ğ£•‘(0)
 Ø½=ğ£•‘(1)
 ï®š=ğ£•‘(2)
 ğ°¼¿=ğ£•‘(3)
 ï³…=ğ£•‘(4)
 ğ „£=ğ£•‘(5)
 ï´³=ğ£•‘(6)
 å¡—=ğ£•‘(7)
class ğ¬©±:
 ğ³£=ğ£•‘(0)
 Û…=ğ£•‘(1)
 ğ¸­=ğ£•‘(2)
 í‚š=ğ£•‘(3)
# Created by pyminifier (https://github.com/liftoff/pyminifier)
