
MASTER.elf:     file format elf32-littleriscv
MASTER.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x000090a0 memsz 0x000090a0 flags r-x
    LOAD off    0x0000b000 vaddr 0x20000000 paddr 0x000090a0 align 2**12
         filesz 0x00000088 memsz 0x000001a4 flags rw-
    LOAD off    0x0000b800 vaddr 0x20004800 paddr 0x20004800 align 2**12
         filesz 0x00000000 memsz 0x00000800 flags rw-

Sections:
Idx Name           Size      VMA       LMA       File off  Algn  Flags
  0 .init          00000038  00000000  00000000  00001000  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .vector        00000108  00000038  00000038  00001038  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text          00008f60  00000140  00000140  00001140  2**3  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini          00000000  000090a0  000090a0  0000b088  2**0  CONTENTS, ALLOC, LOAD, CODE
  4 .dalign        00000000  20000000  20000000  0000b088  2**0  CONTENTS
  5 .dlalign       00000000  000090a0  000090a0  0000b088  2**0  CONTENTS
  6 .data          00000088  20000000  000090a0  0000b000  2**2  CONTENTS, ALLOC, LOAD, DATA
  7 .bss           0000011c  20000088  00009128  0000b088  2**2  ALLOC
  8 .stack         00000800  20004800  20004800  0000b800  2**0  ALLOC
  9 .debug_info    00019d8e  00000000  00000000  0000b088  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev  00004103  00000000  00000000  00024e16  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d60  00000000  00000000  00028f20  2**3  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges  00000b88  00000000  00000000  00029c80  2**3  CONTENTS, READONLY, DEBUGGING
 13 .debug_line    0000dfb8  00000000  00000000  0002a808  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_str     000041b7  00000000  00000000  000387c0  2**0  CONTENTS, READONLY, DEBUGGING
 15 .comment       00000033  00000000  00000000  0003c977  2**0  CONTENTS, READONLY
 16 .debug_frame   00003c38  00000000  00000000  0003c9ac  2**2  CONTENTS, READONLY, DEBUGGING
 17 .stab          000000b4  00000000  00000000  000405e4  2**2  CONTENTS, READONLY, DEBUGGING
 18 .stabstr       00000183  00000000  00000000  00040698  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00000000 l    d  .init	00000000 .init
00000038 l    d  .vector	00000000 .vector
00000140 l    d  .text	00000000 .text
000090a0 l    d  .fini	00000000 .fini
20000000 l    d  .dalign	00000000 .dalign
000090a0 l    d  .dlalign	00000000 .dlalign
20000000 l    d  .data	00000000 .data
20000088 l    d  .bss	00000000 .bss
20004800 l    d  .stack	00000000 .stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .stab	00000000 .stab
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    df *ABS*	00000000 ./Libraries/wch_libraries/Startup/startup_ch32v10x.o
00000038 l       .vector	00000000 _vector_base
00000000 l    df *ABS*	00000000 isr.c
00000000 l    df *ABS*	00000000 main.c
200000a2 l     O .bss	00000001 uart_num.5977
00000000 l    df *ABS*	00000000 ch32v10x_dma.c
00000000 l    df *ABS*	00000000 ch32v10x_exti.c
00000000 l    df *ABS*	00000000 ch32v10x_gpio.c
00000000 l    df *ABS*	00000000 ch32v10x_misc.c
0000126e l     F .text	00000032 NVIC_EnableIRQ
000012a0 l     F .text	00000032 NVIC_DisableIRQ
000012d2 l     F .text	0000002a NVIC_SetPriority
00000000 l    df *ABS*	00000000 ch32v10x_rcc.c
20000000 l     O .data	00000010 APBAHBPrescTable
20000070 l     O .data	00000004 ADCPrescTable
00000000 l    df *ABS*	00000000 ch32v10x_spi.c
00000000 l    df *ABS*	00000000 ch32v10x_tim.c
00000000 l    df *ABS*	00000000 ch32v10x_usart.c
00000000 l    df *ABS*	00000000 SEEKFREE_IPS114_SPI.c
00000000 l    df *ABS*	00000000 SEEKFREE_MT9V03X.c
00000000 l    df *ABS*	00000000 SEEKFREE_PRINTF.c
00000000 l    df *ABS*	00000000 SEEKFREE_UART_7725.c
00000000 l    df *ABS*	00000000 zf_gpio.c
00000000 l    df *ABS*	00000000 zf_nvic.c
00000000 l    df *ABS*	00000000 zf_pwm.c
00000000 l    df *ABS*	00000000 zf_qtimer.c
00000000 l    df *ABS*	00000000 zf_spi.c
00008e24 l     O .text	0000000e __func__.3348
00000000 l    df *ABS*	00000000 zf_systick.c
00000000 l    df *ABS*	00000000 zf_uart.c
00000000 l    df *ABS*	00000000 board.c
00000000 l    df *ABS*	00000000 clock_config.c
00005164 l     F .text	00000140 SetSysClock
00000000 l    df *ABS*	00000000 Motor.c
00000000 l    df *ABS*	00000000 PID.c
00000000 l    df *ABS*	00000000 shangweiji.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 addsf3.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 assert.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00007450 l     F .text	00000028 __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 abort.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00007e88 l     F .text	0000006a std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 signal.c
00000000 l    df *ABS*	00000000 signalr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 getpid.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 kill.c
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 read.c
00000000 l    df *ABS*	00000000 sbrk.c
200000c0 l     O .bss	00000004 heap_end.1518
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 SEEKFREE_FONT.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 impure.c
20000010 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 common.c
00000000 l    df *ABS*	00000000 reent.c
00001ed2 g     F .text	0000003c TIM_TimeBaseStructInit
00000232 g     F .text	00000016 EXTI2_IRQHandler
00008538 g     F .text	00000028 _isatty_r
00002c82 g     F .text	00000088 ips114_set_region
000085d4 g     F .text	0000000c _getpid
00008560 g     F .text	0000002c _lseek_r
2000008a g     O .bss	00000002 slave_encoder_left
00003ca2 g     F .text	00000082 gpio_interrupt_init
0000586c g     F .text	0000006a .hidden __eqdf2
000083d2 g     F .text	0000002a _kill_r
00002ed4 g     F .text	00000176 ips114_showint16
20000870 g       .data	00000000 __global_pointer$
00000354 g     F .text	00000090 TIM1_CC_IRQHandler
0000847c g     F .text	00000036 __sseek
00007f42 g     F .text	0000006c __sinit
00007b0c g     F .text	000000c0 __swbuf_r
00000530 g     F .text	00000008 HardFault_Handler
00007efc g     F .text	00000046 __sfmoreglue
0000858e g     F .text	00000002 __malloc_unlock
000053b2 g     F .text	0000014a Duty_Single
0000209e g     F .text	0000004c TIM_OC1PreloadConfig
000012fc g     F .text	000000c4 NVIC_Init
200000b4 g     O .bss	00000004 sys_clk
000054fc g     F .text	0000004a Duty_All
00000520 g     F .text	00000010 NMI_Handler
000070f0 g     F .text	00000062 .hidden __fixsfsi
20000134 g     O .bss	00000030 Pid_rl
00000248 g     F .text	00000010 EXTI3_IRQHandler
20000074 g     O .data	00000004 camera_type
000033d0 g     F .text	00000088 printf_reverse_order
00002778 g     F .text	00000046 USART_GetFlagStatus
0000850e g     F .text	0000002a _fstat_r
00008e14 g     O .text	00000010 TIMERN
20000104 g     O .bss	00000030 Pid_fr
200001a0 g     O .bss	00000004 errno
20000088 g       .bss	00000000 _sbss
00000800 g       *ABS*	00000000 __stack_size
200000c4 g     O .bss	0000000e temp_buff
00006d68 g     F .text	00000388 .hidden __subsf3
20000088 g     O .bss	00000001 uart_flag
200000b1 g     O .bss	00000001 ov7725_uart_finish_flag
000009e2 g     F .text	00000026 Encoder_Init_Master
00001f66 g     F .text	00000060 TIM_CtrlPWMOutputs
0000739a g     F .text	000000b6 memcpy
00007ef2 g     F .text	0000000a _cleanup_r
00001090 g     F .text	0000013c GPIO_PinRemapConfig
000065ea g     F .text	00000072 .hidden __floatsidf
000058d6 g     F .text	000000b6 .hidden __ltdf2
00000716 g     F .text	000002cc EXTI0_IRQHandler
00000538 g     F .text	00000086 get_slave_data
00001f0e g     F .text	00000058 TIM_Cmd
00002190 g     F .text	0000005a TIM_OC4PreloadConfig
00002752 g     F .text	00000026 USART_ReceiveData
2000008c g     O .bss	00000002 slave_encoder_right
0000500c g     F .text	00000048 uart_putbuff
00008364 g     F .text	00000062 _raise_r
000085c8 g     F .text	0000000c _fstat
00004b38 g     F .text	00000136 spi_init
0000733a g     F .text	0000003a __assert_func
00000038 g       .init	00000000 _einit
00003dde g     F .text	00000028 sys_recover_irq
0000239e g     F .text	0000002e TIM_ClearITPendingBit
00006a4c g     F .text	0000008c .hidden __lesf2
000015da g     F .text	00000046 RCC_APB2PeriphClockCmd
0000324e g     F .text	00000036 mt9v03x_vsync
000086c4 g     O .text	000005f0 tft_ascii
00000288 g     F .text	00000010 ADC1_2_IRQHandler
000083fc g     F .text	00000002 _getpid_r
00000e2e g     F .text	0000022a GPIO_Init
00003d24 g     F .text	00000098 nvic_init
00002600 g     F .text	00000060 USART_Cmd
0000833c g     F .text	00000028 _sbrk_r
00001bd8 g     F .text	000001b0 TIM_OC3Init
00008590 g     F .text	0000002c _read_r
000028c0 g     F .text	0000004e USART_ClearITPendingBit
200000a0 g     O .bss	00000002 target_rr
00007218 g     F .text	000000ac .hidden __extendsfdf2
2000007c g     O .data	00000008 SPIN
00001620 g     F .text	00000046 RCC_APB1PeriphClockCmd
2000009a g     O .bss	00000002 target_fl
000085e0 g     F .text	0000000c _isatty
00004684 g     F .text	00000170 timer_gpio_quad_init
20000084 g     O .data	00000004 _global_impure_ptr
000032b2 g     F .text	0000011e number_conversion_ascii
000005be g     F .text	0000010a data_analysis
000004d6 g     F .text	0000004a DMA1_Channel4_IRQHandler
2000008e g     O .bss	00000002 slave_position
0000228c g     F .text	0000004c TIM_OC3FastConfig
00007cd8 g     F .text	0000000e abort
00008610 g     F .text	00000020 _sbrk
20000096 g     O .bss	00000001 show_flag
00000bb4 g     F .text	0000005c DMA_GetFlagStatus
000006c8 g     F .text	0000004e USART3_IRQHandler
00000e0e g     F .text	00000020 EXTI_ClearITPendingBit
200001a4 g       .bss	00000000 _ebss
000027be g     F .text	00000102 USART_GetITStatus
000018b2 g     F .text	00000170 TIM_OC1Init
00002144 g     F .text	0000004c TIM_OC3PreloadConfig
00005546 g     F .text	0000006e PID_Init
00006582 g     F .text	00000068 .hidden __fixdfsi
00002a22 g     F .text	00000260 ips114_init
00002d0a g     F .text	00000068 ips114_clear
000029b2 g     F .text	00000070 ips114_writedata_16bit
00004d30 g     F .text	00000094 systick_delay
000069c6 g     F .text	00000086 .hidden __gtsf2
000039ac g     F .text	00000070 ov7725_cof_uart_interrupt
00008e34 g     O .text	00000010 UARTN
000041ce g     F .text	000003c4 pwm_init
00007374 g     F .text	00000026 fprintf
0000043c g     F .text	00000030 TIM4_IRQHandler
000058d6 g     F .text	000000b6 .hidden __ledf2
00001058 g     F .text	00000038 GPIO_WriteBit
200000af g     O .bss	00000001 ov7725_uart_receive_num
00005322 g     F .text	00000090 Duty_Init
00009040 g     O .text	00000020 __sf_fake_stderr
200001a4 g       .bss	00000000 end
000047f4 g     F .text	0000015e timer_quad_init
0000232e g     F .text	00000070 TIM_GetITStatus
000013c0 g     F .text	0000021a RCC_GetClocksFreq
000072c4 g     F .text	00000076 .hidden __clzsi2
00007478 g     F .text	00000044 __sfputs_r
00004eb0 g     F .text	00000106 uart_init
000081b0 g     F .text	0000001a memchr
000023cc g     F .text	00000234 USART_Init
000081ca g     F .text	000000a4 _free_r
0000040c g     F .text	00000030 TIM3_IRQHandler
00003e42 g     F .text	00000028 EnableGlobalIRQ
00004dc4 g     F .text	000000ec uart_gpio_init
000002fc g     F .text	00000058 TIM1_TRG_COM_IRQHandler
000021ea g     F .text	0000004c TIM_OC1FastConfig
00003a52 g     F .text	0000002e ov7725_uart_dma
00000000 g       .init	00000000 _start
20000092 g     O .bss	00000002 master_encoder_right
000085f8 g     F .text	0000000c _lseek
200000b0 g     O .bss	00000001 ov7725_uart_receive_flag
000020ea g     F .text	0000005a TIM_OC2PreloadConfig
00003dbc g     F .text	00000022 close_all_irq
00007152 g     F .text	000000c6 .hidden __floatsisf
00000278 g     F .text	00000010 EXTI15_10_IRQHandler
00008e04 g     O .text	00000010 GPION
00001a22 g     F .text	000001b6 TIM_OC2Init
00002660 g     F .text	000000c4 USART_ITConfig
00000c48 g     F .text	00000170 EXTI_Init
2000009e g     O .bss	00000002 target_rl
000084e6 g     F .text	00000028 _close_r
20000000 g       .dalign	00000000 _data_vma
00001d88 g     F .text	0000014a TIM_OC4Init
0000290e g     F .text	00000052 ips114_writeIndex
00007bcc g     F .text	0000010c __swsetup_r
00000268 g     F .text	00000010 EXTI9_5_IRQHandler
00007fae g     F .text	000000a0 __sfp
000011cc g     F .text	000000a2 GPIO_EXTILineConfig
000050a4 g     F .text	00000048 board_init
0000598c g     F .text	000004b8 .hidden __muldf3
000083fe g     F .text	00000030 __sread
0000858c g     F .text	00000002 __malloc_lock
00007e22 g     F .text	00000066 _fflush_r
00000db8 g     F .text	00000056 EXTI_GetITStatus
00002e58 g     F .text	0000007c ips114_showstr
00009060 g     O .text	00000020 __sf_fake_stdin
00003284 g     F .text	0000002e mt9v03x_dma
00000140 g     F .text	000000a8 memset
00000a08 g     F .text	00000132 main
00006a4c g     F .text	0000008c .hidden __ltsf2
00003458 g     F .text	00000554 zf_sprintf
000084b2 g     F .text	00000006 __sclose
0000826e g     F .text	000000ce _malloc_r
00002236 g     F .text	00000056 TIM_OC2FastConfig
00000258 g     F .text	00000010 EXTI4_IRQHandler
00006ad8 g     F .text	00000290 .hidden __mulsf3
0000175e g     F .text	0000005a SPI_Cmd
00003e06 g     F .text	0000003c DisableGlobalIRQ
000052a4 g     F .text	0000007e SystemInit
0000586c g     F .text	0000006a .hidden __nedf2
00008ec4 g     O .text	00000100 .hidden __clz_tab
00000000 g       .init	00000000 _sinit
0000304a g     F .text	00000194 ips114_showfloat
000069c6 g     F .text	00000086 .hidden __gesf2
000084b8 g     F .text	0000002e _write_r
200000a7 g     O .bss	00000001 receive_num
20000194 g     O .bss	0000000c irq_status
0000775c g     F .text	0000010c _printf_common
20000078 g     O .data	00000004 _impure_ptr
000002cc g     F .text	00000030 TIM1_UP_IRQHandler
200000a4 g     O .bss	00000003 receive
00007ce6 g     F .text	0000013c __sflush_r
00003a1c g     F .text	00000036 ov7725_uart_vsync
20000090 g     O .bss	00000002 master_encoder_left
000055b4 g     F .text	0000014a PID_incCtrl
000003e4 g     F .text	00000028 TIM2_IRQHandler
20005000 g       .stack	00000000 _eusrstack
200000d4 g     O .bss	00000030 Pid_fl
200000a8 g     O .bss	00000001 uart_receive_flag
00004592 g     F .text	000000f2 pwm_duty
000031de g     F .text	00000070 mt9v03x_uart_callback
200000a9 g     O .bss	00000001 mt9v03x_finish_flag
00000298 g     F .text	00000034 TIM1_BRK_IRQHandler
000080ba g     F .text	00000058 __swhatbuf_r
00002724 g     F .text	0000002e USART_SendData
000001e8 g     F .text	0000004a EXTI1_IRQHandler
000050ec g     F .text	00000078 _write
20000088 g       .data	00000000 _edata
00002960 g     F .text	00000052 ips114_writeData
000017b8 g     F .text	000000fa TIM_TimeBaseInit
000090a0 g       .dlalign	00000000 _data_lma
0000047c g     F .text	0000005a USART2_IRQHandler
0000842e g     F .text	0000004e __swrite
20000094 g     O .bss	00000002 track
00007374 g     F .text	00000026 fiprintf
000074bc g     F .text	000002a0 _vfiprintf_r
00004c6e g     F .text	000000c2 spi_mosi
0000804e g     F .text	0000006c _fwalk_reent
000085ec g     F .text	0000000c _kill
00009080 g     O .text	00000020 __sf_fake_stdout
00000c10 g     F .text	00000038 DMA_ClearFlag
00008604 g     F .text	0000000c _read
00000b3a  w      .text	00000000 handle_reset
000056fe g     F .text	000000de CRC16
00003e6a g     F .text	00000364 pwm_gpio_init
00008630 g     F .text	00000002 _exit
00004952 g     F .text	00000032 timer_quad_get
000057dc g     F .text	00000090 OutPut_Data
20000164 g     O .bss	00000030 Pid_rr
0000046c g     F .text	00000010 USART1_IRQHandler
00008112 g     F .text	0000009e __smakebuf_r
00007868 g     F .text	000002a4 _printf_i
2000009c g     O .bss	00000002 target_fr
200000bc g     O .bss	00000004 __malloc_sbrk_start
00005054 g     F .text	00000050 uart_rx_irq
00003c24 g     F .text	0000007e gpio_set
00001666 g     F .text	000000f8 SPI_Init
000049aa g     F .text	0000018e spi_gpio_init
00004984 g     F .text	00000026 timer_quad_clear
00003a80 g     F .text	000001a4 gpio_init
200000b8 g     O .bss	00000004 __malloc_free_list
00001fc6 g     F .text	000000d8 TIM_EncoderInterfaceConfig
00005e44 g     F .text	0000073e .hidden __subdf3
000074bc g     F .text	000002a0 _vfprintf_r
000022d8 g     F .text	00000056 TIM_OC4FastConfig
00004fb6 g     F .text	00000056 uart_putchar
0000665c g     F .text	0000036a .hidden __addsf3
200000ac g     O .bss	00000003 ov7725_uart_receive
20000098 g     O .bss	00000002 target
000085bc g     F .text	0000000c _close
000083c6 g     F .text	0000000c raise
00002d72 g     F .text	000000e6 ips114_showchar



Disassembly of section .init:

00000000 <_sinit>:
_start():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:13

	.section	.init,"ax",@progbits
	.global	_start
	.align	1
_start:
	j	handle_reset
   0:	33b0006f          	j	b3a <handle_reset>
   4:	00000013          	nop
   8:	00000013          	nop
   c:	00000013          	nop
  10:	00000013          	nop
  14:	00000013          	nop
  18:	00000013          	nop
  1c:	00000013          	nop
  20:	00000013          	nop
  24:	00000013          	nop
  28:	00000013          	nop
  2c:	00000013          	nop
  30:	00000013          	nop
  34:	00100073          	ebreak

Disassembly of section .vector:

00000038 <_vector_base>:
_vector_base():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:31
	.word 0x00100073
    .section    .vector,"ax",@progbits
    .align  1
_vector_base:
    .option norvc;
        j   _start
  38:	fc9ff06f          	j	0 <_sinit>
  3c:	0000                	unimp
  3e:	0000                	unimp
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:33
    .word   0
        j   NMI_Handler                 /* NMI Handler */
  40:	4e00006f          	j	520 <NMI_Handler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:34
        j   HardFault_Handler           /* Hard Fault Handler */
  44:	4ec0006f          	j	530 <HardFault_Handler>
	...
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:43
    .word   0
    .word   0
    .word   0
    .word   0
    .word   0
        j   SysTick_Handler            /* SysTick Handler */
  68:	f99ff06f          	j	0 <_sinit>
  6c:	0000                	unimp
  6e:	0000                	unimp
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:45
    .word   0
        j   SW_handler                 /* SW Handler */
  70:	f91ff06f          	j	0 <_sinit>
  74:	0000                	unimp
  76:	0000                	unimp
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:48
    .word   0
    /* External Interrupts */
        j   WWDG_IRQHandler            /* Window Watchdog */
  78:	f89ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:49
        j   PVD_IRQHandler             /* PVD through EXTI Line detect */
  7c:	f85ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:50
        j   TAMPER_IRQHandler          /* TAMPER */
  80:	f81ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:51
        j   RTC_IRQHandler             /* RTC */
  84:	f7dff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:52
        j   FLASH_IRQHandler           /* Flash */
  88:	f79ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:53
        j   RCC_IRQHandler             /* RCC */
  8c:	f75ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:54
        j   EXTI0_IRQHandler           /* EXTI Line 0 */
  90:	6860006f          	j	716 <EXTI0_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:55
        j   EXTI1_IRQHandler           /* EXTI Line 1 */
  94:	1540006f          	j	1e8 <EXTI1_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:56
        j   EXTI2_IRQHandler           /* EXTI Line 2 */
  98:	19a0006f          	j	232 <EXTI2_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:57
        j   EXTI3_IRQHandler           /* EXTI Line 3 */
  9c:	1ac0006f          	j	248 <EXTI3_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:58
        j   EXTI4_IRQHandler           /* EXTI Line 4 */
  a0:	1b80006f          	j	258 <EXTI4_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:59
        j   DMA1_Channel1_IRQHandler   /* DMA1 Channel 1 */
  a4:	f5dff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:60
        j   DMA1_Channel2_IRQHandler   /* DMA1 Channel 2 */
  a8:	f59ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:61
        j   DMA1_Channel3_IRQHandler   /* DMA1 Channel 3 */
  ac:	f55ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:62
        j   DMA1_Channel4_IRQHandler   /* DMA1 Channel 4 */
  b0:	4260006f          	j	4d6 <DMA1_Channel4_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:63
        j   DMA1_Channel5_IRQHandler   /* DMA1 Channel 5 */
  b4:	f4dff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:64
        j   DMA1_Channel6_IRQHandler   /* DMA1 Channel 6 */
  b8:	f49ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:65
        j   DMA1_Channel7_IRQHandler   /* DMA1 Channel 7 */
  bc:	f45ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:66
        j   ADC1_2_IRQHandler          /* ADC1_2 */
  c0:	1c80006f          	j	288 <ADC1_2_IRQHandler>
	...
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:71
        .word   0
        .word   0
        .word   0
        .word   0
        j   EXTI9_5_IRQHandler         /* EXTI Line 9..5 */
  d4:	1940006f          	j	268 <EXTI9_5_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:72
        j   TIM1_BRK_IRQHandler        /* TIM1 Break */
  d8:	1c00006f          	j	298 <TIM1_BRK_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:73
        j   TIM1_UP_IRQHandler         /* TIM1 Update */
  dc:	1f00006f          	j	2cc <TIM1_UP_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:74
        j   TIM1_TRG_COM_IRQHandler    /* TIM1 Trigger and Commutation */
  e0:	21c0006f          	j	2fc <TIM1_TRG_COM_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:75
        j   TIM1_CC_IRQHandler         /* TIM1 Capture Compare */
  e4:	2700006f          	j	354 <TIM1_CC_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:76
        j   TIM2_IRQHandler            /* TIM2 */
  e8:	2fc0006f          	j	3e4 <TIM2_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:77
        j   TIM3_IRQHandler            /* TIM3 */
  ec:	3200006f          	j	40c <TIM3_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:78
        j   TIM4_IRQHandler            /* TIM4 */
  f0:	34c0006f          	j	43c <TIM4_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:79
        j   I2C1_EV_IRQHandler         /* I2C1 Event */
  f4:	f0dff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:80
        j   I2C1_ER_IRQHandler         /* I2C1 Error */
  f8:	f09ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:81
        j   I2C2_EV_IRQHandler         /* I2C2 Event */
  fc:	f05ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:82
        j   I2C2_ER_IRQHandler         /* I2C2 Error */
 100:	f01ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:83
        j   SPI1_IRQHandler            /* SPI1 */
 104:	efdff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:84
        j   SPI2_IRQHandler            /* SPI2 */
 108:	ef9ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:85
        j   USART1_IRQHandler          /* USART1 */
 10c:	3600006f          	j	46c <USART1_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:86
        j   USART2_IRQHandler          /* USART2 */
 110:	36c0006f          	j	47c <USART2_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:87
        j   USART3_IRQHandler          /* USART3 */
 114:	5b40006f          	j	6c8 <USART3_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:88
        j   EXTI15_10_IRQHandler       /* EXTI Line 15..10 */
 118:	1600006f          	j	278 <EXTI15_10_IRQHandler>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:89
        j   RTCAlarm_IRQHandler        /* RTC Alarm through EXTI Line */
 11c:	ee5ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:90
        j   USBWakeUp_IRQHandler       /* USB Wakeup from suspend */
 120:	ee1ff06f          	j	0 <_sinit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:91
        j   USBHD_IRQHandler           /* USBHD */
 124:	eddff06f          	j	0 <_sinit>
	...

Disassembly of section .text:

00000140 <memset>:
memset():
     140:	433d                	li	t1,15
     142:	872a                	mv	a4,a0
     144:	02c37363          	bgeu	t1,a2,16a <memset+0x2a>
     148:	00f77793          	andi	a5,a4,15
     14c:	efbd                	bnez	a5,1ca <memset+0x8a>
     14e:	e5ad                	bnez	a1,1b8 <memset+0x78>
     150:	ff067693          	andi	a3,a2,-16
     154:	8a3d                	andi	a2,a2,15
     156:	96ba                	add	a3,a3,a4
     158:	c30c                	sw	a1,0(a4)
     15a:	c34c                	sw	a1,4(a4)
     15c:	c70c                	sw	a1,8(a4)
     15e:	c74c                	sw	a1,12(a4)
     160:	0741                	addi	a4,a4,16
     162:	fed76be3          	bltu	a4,a3,158 <memset+0x18>
     166:	e211                	bnez	a2,16a <memset+0x2a>
     168:	8082                	ret
     16a:	40c306b3          	sub	a3,t1,a2
     16e:	068a                	slli	a3,a3,0x2
     170:	00000297          	auipc	t0,0x0
     174:	9696                	add	a3,a3,t0
     176:	00a68067          	jr	10(a3)
     17a:	00b70723          	sb	a1,14(a4)
     17e:	00b706a3          	sb	a1,13(a4)
     182:	00b70623          	sb	a1,12(a4)
     186:	00b705a3          	sb	a1,11(a4)
     18a:	00b70523          	sb	a1,10(a4)
     18e:	00b704a3          	sb	a1,9(a4)
     192:	00b70423          	sb	a1,8(a4)
     196:	00b703a3          	sb	a1,7(a4)
     19a:	00b70323          	sb	a1,6(a4)
     19e:	00b702a3          	sb	a1,5(a4)
     1a2:	00b70223          	sb	a1,4(a4)
     1a6:	00b701a3          	sb	a1,3(a4)
     1aa:	00b70123          	sb	a1,2(a4)
     1ae:	00b700a3          	sb	a1,1(a4)
     1b2:	00b70023          	sb	a1,0(a4)
     1b6:	8082                	ret
     1b8:	0ff5f593          	andi	a1,a1,255
     1bc:	00859693          	slli	a3,a1,0x8
     1c0:	8dd5                	or	a1,a1,a3
     1c2:	01059693          	slli	a3,a1,0x10
     1c6:	8dd5                	or	a1,a1,a3
     1c8:	b761                	j	150 <memset+0x10>
     1ca:	00279693          	slli	a3,a5,0x2
     1ce:	00000297          	auipc	t0,0x0
     1d2:	9696                	add	a3,a3,t0
     1d4:	8286                	mv	t0,ra
     1d6:	fa8680e7          	jalr	-88(a3)
     1da:	8096                	mv	ra,t0
     1dc:	17c1                	addi	a5,a5,-16
     1de:	8f1d                	sub	a4,a4,a5
     1e0:	963e                	add	a2,a2,a5
     1e2:	f8c374e3          	bgeu	t1,a2,16a <memset+0x2a>
     1e6:	b7a5                	j	14e <memset+0xe>

000001e8 <EXTI1_IRQHandler>:
EXTI1_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:69
//
//
//}

void EXTI1_IRQHandler(void)
{
     1e8:	1141                	addi	sp,sp,-16
     1ea:	c622                	sw	s0,12(sp)
     1ec:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:70
    if(SET == EXTI_GetITStatus(EXTI_Line1))
     1ee:	4509                	li	a0,2
     1f0:	3c9000ef          	jal	ra,db8 <EXTI_GetITStatus>
     1f4:	872a                	mv	a4,a0
     1f6:	4785                	li	a5,1
     1f8:	02f71863          	bne	a4,a5,228 <EXTI1_IRQHandler+0x40>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:72
    {
        if(camera_type == CAMERA_BIN_UART)
     1fc:	200007b7          	lui	a5,0x20000
     200:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     204:	4789                	li	a5,2
     206:	00f71563          	bne	a4,a5,210 <EXTI1_IRQHandler+0x28>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:73
            ov7725_uart_vsync();
     20a:	013030ef          	jal	ra,3a1c <ov7725_uart_vsync>
     20e:	a811                	j	222 <EXTI1_IRQHandler+0x3a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:74
        else if(camera_type == CAMERA_GRAYSCALE)
     210:	200007b7          	lui	a5,0x20000
     214:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     218:	4785                	li	a5,1
     21a:	00f71463          	bne	a4,a5,222 <EXTI1_IRQHandler+0x3a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:75
            mt9v03x_vsync();
     21e:	030030ef          	jal	ra,324e <mt9v03x_vsync>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:76
        EXTI_ClearITPendingBit(EXTI_Line1);
     222:	4509                	li	a0,2
     224:	3eb000ef          	jal	ra,e0e <EXTI_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:79
    }

}
     228:	0001                	nop
     22a:	4432                	lw	s0,12(sp)
     22c:	0141                	addi	sp,sp,16
     22e:	30200073          	mret

00000232 <EXTI2_IRQHandler>:
EXTI2_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:82

void EXTI2_IRQHandler(void)
{
     232:	1141                	addi	sp,sp,-16
     234:	c622                	sw	s0,12(sp)
     236:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:83
    EXTI_ClearITPendingBit(EXTI_Line2);
     238:	4511                	li	a0,4
     23a:	3d5000ef          	jal	ra,e0e <EXTI_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:84
}
     23e:	0001                	nop
     240:	4432                	lw	s0,12(sp)
     242:	0141                	addi	sp,sp,16
     244:	30200073          	mret

00000248 <EXTI3_IRQHandler>:
EXTI3_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:87

void EXTI3_IRQHandler(void)
{
     248:	1141                	addi	sp,sp,-16
     24a:	c622                	sw	s0,12(sp)
     24c:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:90


}
     24e:	0001                	nop
     250:	4432                	lw	s0,12(sp)
     252:	0141                	addi	sp,sp,16
     254:	30200073          	mret

00000258 <EXTI4_IRQHandler>:
EXTI4_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:93

void EXTI4_IRQHandler(void)
{
     258:	1141                	addi	sp,sp,-16
     25a:	c622                	sw	s0,12(sp)
     25c:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:96


}
     25e:	0001                	nop
     260:	4432                	lw	s0,12(sp)
     262:	0141                	addi	sp,sp,16
     264:	30200073          	mret

00000268 <EXTI9_5_IRQHandler>:
EXTI9_5_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:99

void EXTI9_5_IRQHandler(void)
{
     268:	1141                	addi	sp,sp,-16
     26a:	c622                	sw	s0,12(sp)
     26c:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:102


}
     26e:	0001                	nop
     270:	4432                	lw	s0,12(sp)
     272:	0141                	addi	sp,sp,16
     274:	30200073          	mret

00000278 <EXTI15_10_IRQHandler>:
EXTI15_10_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:105

void EXTI15_10_IRQHandler(void)
{
     278:	1141                	addi	sp,sp,-16
     27a:	c622                	sw	s0,12(sp)
     27c:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:107

}
     27e:	0001                	nop
     280:	4432                	lw	s0,12(sp)
     282:	0141                	addi	sp,sp,16
     284:	30200073          	mret

00000288 <ADC1_2_IRQHandler>:
ADC1_2_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:110

void ADC1_2_IRQHandler(void)
{
     288:	1141                	addi	sp,sp,-16
     28a:	c622                	sw	s0,12(sp)
     28c:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:113


}
     28e:	0001                	nop
     290:	4432                	lw	s0,12(sp)
     292:	0141                	addi	sp,sp,16
     294:	30200073          	mret

00000298 <TIM1_BRK_IRQHandler>:
TIM1_BRK_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:116

void TIM1_BRK_IRQHandler(void)
{
     298:	1141                	addi	sp,sp,-16
     29a:	c622                	sw	s0,12(sp)
     29c:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:117
    if(TIM_GetITStatus(TIM1, TIM_IT_Break) != RESET)
     29e:	08000593          	li	a1,128
     2a2:	400137b7          	lui	a5,0x40013
     2a6:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2aa:	084020ef          	jal	ra,232e <TIM_GetITStatus>
     2ae:	87aa                	mv	a5,a0
     2b0:	cb89                	beqz	a5,2c2 <TIM1_BRK_IRQHandler+0x2a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:119
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Break);
     2b2:	08000593          	li	a1,128
     2b6:	400137b7          	lui	a5,0x40013
     2ba:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2be:	0e0020ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:122

    }
}
     2c2:	0001                	nop
     2c4:	4432                	lw	s0,12(sp)
     2c6:	0141                	addi	sp,sp,16
     2c8:	30200073          	mret

000002cc <TIM1_UP_IRQHandler>:
TIM1_UP_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:125

void TIM1_UP_IRQHandler(void)
{
     2cc:	1141                	addi	sp,sp,-16
     2ce:	c622                	sw	s0,12(sp)
     2d0:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:126
    if(TIM_GetITStatus(TIM1, TIM_IT_Update) != RESET)
     2d2:	4585                	li	a1,1
     2d4:	400137b7          	lui	a5,0x40013
     2d8:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2dc:	052020ef          	jal	ra,232e <TIM_GetITStatus>
     2e0:	87aa                	mv	a5,a0
     2e2:	cb81                	beqz	a5,2f2 <TIM1_UP_IRQHandler+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:128
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Update);
     2e4:	4585                	li	a1,1
     2e6:	400137b7          	lui	a5,0x40013
     2ea:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     2ee:	0b0020ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:131

    }
}
     2f2:	0001                	nop
     2f4:	4432                	lw	s0,12(sp)
     2f6:	0141                	addi	sp,sp,16
     2f8:	30200073          	mret

000002fc <TIM1_TRG_COM_IRQHandler>:
TIM1_TRG_COM_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:134

void TIM1_TRG_COM_IRQHandler(void)
{
     2fc:	1141                	addi	sp,sp,-16
     2fe:	c622                	sw	s0,12(sp)
     300:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:135
    if(TIM_GetITStatus(TIM1, TIM_IT_Trigger) != RESET)
     302:	04000593          	li	a1,64
     306:	400137b7          	lui	a5,0x40013
     30a:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     30e:	020020ef          	jal	ra,232e <TIM_GetITStatus>
     312:	87aa                	mv	a5,a0
     314:	cb89                	beqz	a5,326 <TIM1_TRG_COM_IRQHandler+0x2a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:137
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_Trigger);
     316:	04000593          	li	a1,64
     31a:	400137b7          	lui	a5,0x40013
     31e:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     322:	07c020ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:140

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_COM) != RESET)
     326:	02000593          	li	a1,32
     32a:	400137b7          	lui	a5,0x40013
     32e:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     332:	7fd010ef          	jal	ra,232e <TIM_GetITStatus>
     336:	87aa                	mv	a5,a0
     338:	cb89                	beqz	a5,34a <TIM1_TRG_COM_IRQHandler+0x4e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:142
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_COM);
     33a:	02000593          	li	a1,32
     33e:	400137b7          	lui	a5,0x40013
     342:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     346:	058020ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:145

    }
}
     34a:	0001                	nop
     34c:	4432                	lw	s0,12(sp)
     34e:	0141                	addi	sp,sp,16
     350:	30200073          	mret

00000354 <TIM1_CC_IRQHandler>:
TIM1_CC_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:148

void TIM1_CC_IRQHandler(void)
{
     354:	1141                	addi	sp,sp,-16
     356:	c622                	sw	s0,12(sp)
     358:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:149
    if(TIM_GetITStatus(TIM1, TIM_IT_CC1) != RESET)
     35a:	4589                	li	a1,2
     35c:	400137b7          	lui	a5,0x40013
     360:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     364:	7cb010ef          	jal	ra,232e <TIM_GetITStatus>
     368:	87aa                	mv	a5,a0
     36a:	cb81                	beqz	a5,37a <TIM1_CC_IRQHandler+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:151
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC1);
     36c:	4589                	li	a1,2
     36e:	400137b7          	lui	a5,0x40013
     372:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     376:	028020ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:154

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC2) != RESET)
     37a:	4591                	li	a1,4
     37c:	400137b7          	lui	a5,0x40013
     380:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     384:	7ab010ef          	jal	ra,232e <TIM_GetITStatus>
     388:	87aa                	mv	a5,a0
     38a:	cb81                	beqz	a5,39a <TIM1_CC_IRQHandler+0x46>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:156
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC2);
     38c:	4591                	li	a1,4
     38e:	400137b7          	lui	a5,0x40013
     392:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     396:	008020ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:159

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC3) != RESET)
     39a:	45a1                	li	a1,8
     39c:	400137b7          	lui	a5,0x40013
     3a0:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3a4:	78b010ef          	jal	ra,232e <TIM_GetITStatus>
     3a8:	87aa                	mv	a5,a0
     3aa:	cb81                	beqz	a5,3ba <TIM1_CC_IRQHandler+0x66>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:161
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC3);
     3ac:	45a1                	li	a1,8
     3ae:	400137b7          	lui	a5,0x40013
     3b2:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3b6:	7e9010ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:164

    }
    if(TIM_GetITStatus(TIM1, TIM_IT_CC4) != RESET)
     3ba:	45c1                	li	a1,16
     3bc:	400137b7          	lui	a5,0x40013
     3c0:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3c4:	76b010ef          	jal	ra,232e <TIM_GetITStatus>
     3c8:	87aa                	mv	a5,a0
     3ca:	cb81                	beqz	a5,3da <TIM1_CC_IRQHandler+0x86>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:166
    {
        TIM_ClearITPendingBit(TIM1, TIM_IT_CC4);
     3cc:	45c1                	li	a1,16
     3ce:	400137b7          	lui	a5,0x40013
     3d2:	c0078513          	addi	a0,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
     3d6:	7c9010ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:169

    }
}
     3da:	0001                	nop
     3dc:	4432                	lw	s0,12(sp)
     3de:	0141                	addi	sp,sp,16
     3e0:	30200073          	mret

000003e4 <TIM2_IRQHandler>:
TIM2_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:172

void TIM2_IRQHandler(void)
{
     3e4:	1141                	addi	sp,sp,-16
     3e6:	c622                	sw	s0,12(sp)
     3e8:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:174

    if(TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET)
     3ea:	4585                	li	a1,1
     3ec:	40000537          	lui	a0,0x40000
     3f0:	73f010ef          	jal	ra,232e <TIM_GetITStatus>
     3f4:	87aa                	mv	a5,a0
     3f6:	c791                	beqz	a5,402 <TIM2_IRQHandler+0x1e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:176
    {
        TIM_ClearITPendingBit(TIM2, TIM_IT_Update );
     3f8:	4585                	li	a1,1
     3fa:	40000537          	lui	a0,0x40000
     3fe:	7a1010ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:182
        //ccd_collect();//CCD数据采集
        //gpio_toggle(B5);
        //GPIO_PIN_RESET(B5);
        //GPIO_PIN_SET(B5);
    }
}
     402:	0001                	nop
     404:	4432                	lw	s0,12(sp)
     406:	0141                	addi	sp,sp,16
     408:	30200073          	mret

0000040c <TIM3_IRQHandler>:
TIM3_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:185

void TIM3_IRQHandler(void)
{
     40c:	1141                	addi	sp,sp,-16
     40e:	c622                	sw	s0,12(sp)
     410:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:186
    if(TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET)
     412:	4585                	li	a1,1
     414:	400007b7          	lui	a5,0x40000
     418:	40078513          	addi	a0,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
     41c:	713010ef          	jal	ra,232e <TIM_GetITStatus>
     420:	87aa                	mv	a5,a0
     422:	cb81                	beqz	a5,432 <TIM3_IRQHandler+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:188
    {
        TIM_ClearITPendingBit(TIM3, TIM_IT_Update );
     424:	4585                	li	a1,1
     426:	400007b7          	lui	a5,0x40000
     42a:	40078513          	addi	a0,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
     42e:	771010ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:191

    }
}
     432:	0001                	nop
     434:	4432                	lw	s0,12(sp)
     436:	0141                	addi	sp,sp,16
     438:	30200073          	mret

0000043c <TIM4_IRQHandler>:
TIM4_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:194

void TIM4_IRQHandler(void)
{
     43c:	1141                	addi	sp,sp,-16
     43e:	c622                	sw	s0,12(sp)
     440:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:195
    if(TIM_GetITStatus(TIM4, TIM_IT_Update) != RESET)
     442:	4585                	li	a1,1
     444:	400017b7          	lui	a5,0x40001
     448:	80078513          	addi	a0,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
     44c:	6e3010ef          	jal	ra,232e <TIM_GetITStatus>
     450:	87aa                	mv	a5,a0
     452:	cb81                	beqz	a5,462 <TIM4_IRQHandler+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:197
    {
        TIM_ClearITPendingBit(TIM4, TIM_IT_Update );
     454:	4585                	li	a1,1
     456:	400017b7          	lui	a5,0x40001
     45a:	80078513          	addi	a0,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
     45e:	741010ef          	jal	ra,239e <TIM_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:200

    }
}
     462:	0001                	nop
     464:	4432                	lw	s0,12(sp)
     466:	0141                	addi	sp,sp,16
     468:	30200073          	mret

0000046c <USART1_IRQHandler>:
USART1_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:203

void USART1_IRQHandler(void)
{
     46c:	1141                	addi	sp,sp,-16
     46e:	c622                	sw	s0,12(sp)
     470:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:205

}
     472:	0001                	nop
     474:	4432                	lw	s0,12(sp)
     476:	0141                	addi	sp,sp,16
     478:	30200073          	mret

0000047c <USART2_IRQHandler>:
USART2_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:208

void USART2_IRQHandler(void)
{
     47c:	1141                	addi	sp,sp,-16
     47e:	c622                	sw	s0,12(sp)
     480:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:209
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
     482:	52500593          	li	a1,1317
     486:	400047b7          	lui	a5,0x40004
     48a:	40078513          	addi	a0,a5,1024 # 40004400 <_eusrstack+0x1ffff400>
     48e:	330020ef          	jal	ra,27be <USART_GetITStatus>
     492:	87aa                	mv	a5,a0
     494:	cf85                	beqz	a5,4cc <USART2_IRQHandler+0x50>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:211
    {
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
     496:	52500593          	li	a1,1317
     49a:	400047b7          	lui	a5,0x40004
     49e:	40078513          	addi	a0,a5,1024 # 40004400 <_eusrstack+0x1ffff400>
     4a2:	41e020ef          	jal	ra,28c0 <USART_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:212
        if(camera_type == CAMERA_BIN_UART)
     4a6:	200007b7          	lui	a5,0x20000
     4aa:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     4ae:	4789                	li	a5,2
     4b0:	00f71563          	bne	a4,a5,4ba <USART2_IRQHandler+0x3e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:213
            ov7725_cof_uart_interrupt();
     4b4:	4f8030ef          	jal	ra,39ac <ov7725_cof_uart_interrupt>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:217
        else if(camera_type == CAMERA_GRAYSCALE)
            mt9v03x_uart_callback();
    }
}
     4b8:	a811                	j	4cc <USART2_IRQHandler+0x50>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:214
        else if(camera_type == CAMERA_GRAYSCALE)
     4ba:	200007b7          	lui	a5,0x20000
     4be:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     4c2:	4785                	li	a5,1
     4c4:	00f71463          	bne	a4,a5,4cc <USART2_IRQHandler+0x50>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:215
            mt9v03x_uart_callback();
     4c8:	517020ef          	jal	ra,31de <mt9v03x_uart_callback>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:217
}
     4cc:	0001                	nop
     4ce:	4432                	lw	s0,12(sp)
     4d0:	0141                	addi	sp,sp,16
     4d2:	30200073          	mret

000004d6 <DMA1_Channel4_IRQHandler>:
DMA1_Channel4_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:225
//{
//
//}

void DMA1_Channel4_IRQHandler(void)
{
     4d6:	1141                	addi	sp,sp,-16
     4d8:	c622                	sw	s0,12(sp)
     4da:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:226
    if(SET == DMA_GetFlagStatus(DMA1_FLAG_TC4))
     4dc:	6509                	lui	a0,0x2
     4de:	6d6000ef          	jal	ra,bb4 <DMA_GetFlagStatus>
     4e2:	872a                	mv	a4,a0
     4e4:	4785                	li	a5,1
     4e6:	02f71863          	bne	a4,a5,516 <DMA1_Channel4_IRQHandler+0x40>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:228
    {
        DMA_ClearFlag(DMA1_FLAG_TC4);
     4ea:	6509                	lui	a0,0x2
     4ec:	724000ef          	jal	ra,c10 <DMA_ClearFlag>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:229
        if(camera_type == CAMERA_BIN_UART)
     4f0:	200007b7          	lui	a5,0x20000
     4f4:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     4f8:	4789                	li	a5,2
     4fa:	00f71563          	bne	a4,a5,504 <DMA1_Channel4_IRQHandler+0x2e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:230
            ov7725_uart_dma();
     4fe:	554030ef          	jal	ra,3a52 <ov7725_uart_dma>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:234
        else if(camera_type == CAMERA_GRAYSCALE)
            mt9v03x_dma();
    }
}
     502:	a811                	j	516 <DMA1_Channel4_IRQHandler+0x40>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:231
        else if(camera_type == CAMERA_GRAYSCALE)
     504:	200007b7          	lui	a5,0x20000
     508:	0747a703          	lw	a4,116(a5) # 20000074 <camera_type>
     50c:	4785                	li	a5,1
     50e:	00f71463          	bne	a4,a5,516 <DMA1_Channel4_IRQHandler+0x40>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:232
            mt9v03x_dma();
     512:	573020ef          	jal	ra,3284 <mt9v03x_dma>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:234
}
     516:	0001                	nop
     518:	4432                	lw	s0,12(sp)
     51a:	0141                	addi	sp,sp,16
     51c:	30200073          	mret

00000520 <NMI_Handler>:
NMI_Handler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:243
* Description    : This function handles NMI exception.
* Input          : None
* Return         : None
*******************************************************************************/
void NMI_Handler(void)
{
     520:	1141                	addi	sp,sp,-16
     522:	c622                	sw	s0,12(sp)
     524:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:245

}
     526:	0001                	nop
     528:	4432                	lw	s0,12(sp)
     52a:	0141                	addi	sp,sp,16
     52c:	30200073          	mret

00000530 <HardFault_Handler>:
HardFault_Handler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:254
* Description    : This function handles Hard Fault exception.
* Input          : None
* Return         : None
*******************************************************************************/
void HardFault_Handler(void)
{
     530:	1141                	addi	sp,sp,-16
     532:	c622                	sw	s0,12(sp)
     534:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/isr.c:256 (discriminator 1)

  while (1)
     536:	a001                	j	536 <HardFault_Handler+0x6>

00000538 <get_slave_data>:
get_slave_data():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:60
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void get_slave_data(uint8 data)
{
     538:	1101                	addi	sp,sp,-32
     53a:	ce22                	sw	s0,28(sp)
     53c:	1000                	addi	s0,sp,32
     53e:	87aa                	mv	a5,a0
     540:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:62
    static uint8 uart_num = 0;
    temp_buff[uart_num++] = data;
     544:	8321c783          	lbu	a5,-1998(gp) # 200000a2 <uart_num.5977>
     548:	00178713          	addi	a4,a5,1
     54c:	0ff77693          	andi	a3,a4,255
     550:	82d18923          	sb	a3,-1998(gp) # 200000a2 <uart_num.5977>
     554:	873e                	mv	a4,a5
     556:	85418793          	addi	a5,gp,-1964 # 200000c4 <temp_buff>
     55a:	97ba                	add	a5,a5,a4
     55c:	fef44703          	lbu	a4,-17(s0)
     560:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:64

    if(1 == uart_num)
     564:	8321c703          	lbu	a4,-1998(gp) # 200000a2 <uart_num.5977>
     568:	4785                	li	a5,1
     56a:	00f71d63          	bne	a4,a5,584 <get_slave_data+0x4c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:67
    {
        //接收到的第一个字符不为0xD8，帧头错误
        if(0xD8 != temp_buff[0])
     56e:	8541c703          	lbu	a4,-1964(gp) # 200000c4 <temp_buff>
     572:	0d800793          	li	a5,216
     576:	00f70763          	beq	a4,a5,584 <get_slave_data+0x4c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:69
        {
            uart_num = 0;
     57a:	82018923          	sb	zero,-1998(gp) # 200000a2 <uart_num.5977>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:70
            uart_flag = E_FRAME_HEADER_ERROR;
     57e:	4709                	li	a4,2
     580:	80e18c23          	sb	a4,-2024(gp) # 20000088 <_edata>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:74
        }
    }

    if(LINE_LEN == uart_num)
     584:	8321c703          	lbu	a4,-1998(gp) # 200000a2 <uart_num.5977>
     588:	47b9                	li	a5,14
     58a:	02f71663          	bne	a4,a5,5b6 <get_slave_data+0x7e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:76
    {
        uart_flag = E_OK;
     58e:	4705                	li	a4,1
     590:	80e18c23          	sb	a4,-2024(gp) # 20000088 <_edata>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:78
        //接收到最后一个字节为0xEE
        if(0xEE == temp_buff[LINE_LEN - 1])
     594:	85418793          	addi	a5,gp,-1964 # 200000c4 <temp_buff>
     598:	00d7c703          	lbu	a4,13(a5)
     59c:	0ee00793          	li	a5,238
     5a0:	00f71663          	bne	a4,a5,5ac <get_slave_data+0x74>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:80
        {
            uart_flag = E_OK;
     5a4:	4705                	li	a4,1
     5a6:	80e18c23          	sb	a4,-2024(gp) # 20000088 <_edata>
     5aa:	a021                	j	5b2 <get_slave_data+0x7a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:84
        }
        else    //接收到最后一个字节不是0xEE，帧尾错误
        {
            uart_flag = E_FRAME_RTAIL_ERROR;
     5ac:	470d                	li	a4,3
     5ae:	80e18c23          	sb	a4,-2024(gp) # 20000088 <_edata>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:86
        }
        uart_num = 0;
     5b2:	82018923          	sb	zero,-1998(gp) # 200000a2 <uart_num.5977>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:88
    }
}
     5b6:	0001                	nop
     5b8:	4472                	lw	s0,28(sp)
     5ba:	6105                	addi	sp,sp,32
     5bc:	8082                	ret

000005be <data_analysis>:
data_analysis():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:98
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void data_analysis(uint8 *line)
{
     5be:	1101                	addi	sp,sp,-32
     5c0:	ce22                	sw	s0,28(sp)
     5c2:	1000                	addi	s0,sp,32
     5c4:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:99
    if(line[1] == 0xB0)    slave_encoder_left  = ((int16)line[2] << 8) | line[3];
     5c8:	fec42783          	lw	a5,-20(s0)
     5cc:	0785                	addi	a5,a5,1
     5ce:	0007c703          	lbu	a4,0(a5)
     5d2:	0b000793          	li	a5,176
     5d6:	02f71863          	bne	a4,a5,606 <data_analysis+0x48>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:99 (discriminator 1)
     5da:	fec42783          	lw	a5,-20(s0)
     5de:	0789                	addi	a5,a5,2
     5e0:	0007c783          	lbu	a5,0(a5)
     5e4:	07a2                	slli	a5,a5,0x8
     5e6:	01079713          	slli	a4,a5,0x10
     5ea:	8741                	srai	a4,a4,0x10
     5ec:	fec42783          	lw	a5,-20(s0)
     5f0:	078d                	addi	a5,a5,3
     5f2:	0007c783          	lbu	a5,0(a5)
     5f6:	07c2                	slli	a5,a5,0x10
     5f8:	87c1                	srai	a5,a5,0x10
     5fa:	8fd9                	or	a5,a5,a4
     5fc:	01079713          	slli	a4,a5,0x10
     600:	8741                	srai	a4,a4,0x10
     602:	80e19d23          	sh	a4,-2022(gp) # 2000008a <slave_encoder_left>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:100
    if(line[4] == 0xB1)    slave_encoder_right = ((int16)line[5] << 8) | line[6];
     606:	fec42783          	lw	a5,-20(s0)
     60a:	0791                	addi	a5,a5,4
     60c:	0007c703          	lbu	a4,0(a5)
     610:	0b100793          	li	a5,177
     614:	02f71863          	bne	a4,a5,644 <data_analysis+0x86>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:100 (discriminator 1)
     618:	fec42783          	lw	a5,-20(s0)
     61c:	0795                	addi	a5,a5,5
     61e:	0007c783          	lbu	a5,0(a5)
     622:	07a2                	slli	a5,a5,0x8
     624:	01079713          	slli	a4,a5,0x10
     628:	8741                	srai	a4,a4,0x10
     62a:	fec42783          	lw	a5,-20(s0)
     62e:	0799                	addi	a5,a5,6
     630:	0007c783          	lbu	a5,0(a5)
     634:	07c2                	slli	a5,a5,0x10
     636:	87c1                	srai	a5,a5,0x10
     638:	8fd9                	or	a5,a5,a4
     63a:	01079713          	slli	a4,a5,0x10
     63e:	8741                	srai	a4,a4,0x10
     640:	80e19e23          	sh	a4,-2020(gp) # 2000008c <slave_encoder_right>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:101
    if(line[7] == 0xB2)    slave_position      = ((int16)line[8] << 8) | line[9];
     644:	fec42783          	lw	a5,-20(s0)
     648:	079d                	addi	a5,a5,7
     64a:	0007c703          	lbu	a4,0(a5)
     64e:	0b200793          	li	a5,178
     652:	02f71863          	bne	a4,a5,682 <data_analysis+0xc4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:101 (discriminator 1)
     656:	fec42783          	lw	a5,-20(s0)
     65a:	07a1                	addi	a5,a5,8
     65c:	0007c783          	lbu	a5,0(a5)
     660:	07a2                	slli	a5,a5,0x8
     662:	01079713          	slli	a4,a5,0x10
     666:	8741                	srai	a4,a4,0x10
     668:	fec42783          	lw	a5,-20(s0)
     66c:	07a5                	addi	a5,a5,9
     66e:	0007c783          	lbu	a5,0(a5)
     672:	07c2                	slli	a5,a5,0x10
     674:	87c1                	srai	a5,a5,0x10
     676:	8fd9                	or	a5,a5,a4
     678:	01079713          	slli	a4,a5,0x10
     67c:	8741                	srai	a4,a4,0x10
     67e:	80e19f23          	sh	a4,-2018(gp) # 2000008e <slave_position>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:102
    if(line[10] == 0xB3)   track               = ((int16)line[11] <<8) | line[12];
     682:	fec42783          	lw	a5,-20(s0)
     686:	07a9                	addi	a5,a5,10
     688:	0007c703          	lbu	a4,0(a5)
     68c:	0b300793          	li	a5,179
     690:	02f71863          	bne	a4,a5,6c0 <data_analysis+0x102>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:102 (discriminator 1)
     694:	fec42783          	lw	a5,-20(s0)
     698:	07ad                	addi	a5,a5,11
     69a:	0007c783          	lbu	a5,0(a5)
     69e:	07a2                	slli	a5,a5,0x8
     6a0:	01079713          	slli	a4,a5,0x10
     6a4:	8741                	srai	a4,a4,0x10
     6a6:	fec42783          	lw	a5,-20(s0)
     6aa:	07b1                	addi	a5,a5,12
     6ac:	0007c783          	lbu	a5,0(a5)
     6b0:	07c2                	slli	a5,a5,0x10
     6b2:	87c1                	srai	a5,a5,0x10
     6b4:	8fd9                	or	a5,a5,a4
     6b6:	01079713          	slli	a4,a5,0x10
     6ba:	8741                	srai	a4,a4,0x10
     6bc:	82e19223          	sh	a4,-2012(gp) # 20000094 <track>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:103
}
     6c0:	0001                	nop
     6c2:	4472                	lw	s0,28(sp)
     6c4:	6105                	addi	sp,sp,32
     6c6:	8082                	ret

000006c8 <USART3_IRQHandler>:
USART3_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:114
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void USART3_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void USART3_IRQHandler(void)
{
     6c8:	1101                	addi	sp,sp,-32
     6ca:	ce22                	sw	s0,28(sp)
     6cc:	1000                	addi	s0,sp,32
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:116
    uint8 dat;
    if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
     6ce:	52500593          	li	a1,1317
     6d2:	400057b7          	lui	a5,0x40005
     6d6:	80078513          	addi	a0,a5,-2048 # 40004800 <_eusrstack+0x1ffff800>
     6da:	0e4020ef          	jal	ra,27be <USART_GetITStatus>
     6de:	87aa                	mv	a5,a0
     6e0:	c795                	beqz	a5,70c <USART3_IRQHandler+0x44>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:118
    {
        USART_ClearITPendingBit(USART3, USART_IT_RXNE); //清除串口接收中断标志位
     6e2:	52500593          	li	a1,1317
     6e6:	400057b7          	lui	a5,0x40005
     6ea:	80078513          	addi	a0,a5,-2048 # 40004800 <_eusrstack+0x1ffff800>
     6ee:	1d2020ef          	jal	ra,28c0 <USART_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:119
        dat = USART_ReceiveData(USART3);                //获取串口数据
     6f2:	400057b7          	lui	a5,0x40005
     6f6:	80078513          	addi	a0,a5,-2048 # 40004800 <_eusrstack+0x1ffff800>
     6fa:	058020ef          	jal	ra,2752 <USART_ReceiveData>
     6fe:	87aa                	mv	a5,a0
     700:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:120
        get_slave_data(dat);                            //将每一个字节的串口数据存入temp_buff中。
     704:	fef44783          	lbu	a5,-17(s0)
     708:	853e                	mv	a0,a5
     70a:	353d                	jal	538 <get_slave_data>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:122
    }
}
     70c:	0001                	nop
     70e:	4472                	lw	s0,28(sp)
     710:	6105                	addi	sp,sp,32
     712:	30200073          	mret

00000716 <EXTI0_IRQHandler>:
EXTI0_IRQHandler():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:133
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void EXTI0_IRQHandler(void) __attribute__((interrupt("WCH-Interrupt-fast")));
void EXTI0_IRQHandler(void)
{
     716:	1101                	addi	sp,sp,-32
     718:	ce22                	sw	s0,28(sp)
     71a:	cc26                	sw	s1,24(sp)
     71c:	ca4a                	sw	s2,20(sp)
     71e:	c84e                	sw	s3,16(sp)
     720:	1000                	addi	s0,sp,32
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:134
    if(SET == EXTI_GetITStatus(EXTI_Line0))
     722:	4505                	li	a0,1
     724:	694000ef          	jal	ra,db8 <EXTI_GetITStatus>
     728:	872a                	mv	a4,a0
     72a:	4785                	li	a5,1
     72c:	2af71363          	bne	a4,a5,9d2 <__stack_size+0x1d2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:136
    {
        EXTI_ClearITPendingBit(EXTI_Line0);
     730:	4505                	li	a0,1
     732:	6dc000ef          	jal	ra,e0e <EXTI_ClearITPendingBit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:137
        while(uart_flag != E_OK);                       //等待接收数据
     736:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:137 (discriminator 1)
     738:	8181c783          	lbu	a5,-2024(gp) # 20000088 <_edata>
     73c:	0ff7f713          	andi	a4,a5,255
     740:	4785                	li	a5,1
     742:	fef71be3          	bne	a4,a5,738 <EXTI0_IRQHandler+0x22>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:138
        uart_flag = E_START;                            //清空标志位
     746:	80018c23          	sb	zero,-2024(gp) # 20000088 <_edata>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:139
        data_analysis(temp_buff);                       //数据解析
     74a:	85418513          	addi	a0,gp,-1964 # 200000c4 <temp_buff>
     74e:	3d85                	jal	5be <data_analysis>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:141

        slave_encoder_right=-slave_encoder_right;
     750:	81c19783          	lh	a5,-2020(gp) # 2000008c <slave_encoder_right>
     754:	07c2                	slli	a5,a5,0x10
     756:	83c1                	srli	a5,a5,0x10
     758:	40f007b3          	neg	a5,a5
     75c:	07c2                	slli	a5,a5,0x10
     75e:	83c1                	srli	a5,a5,0x10
     760:	01079713          	slli	a4,a5,0x10
     764:	8741                	srai	a4,a4,0x10
     766:	80e19e23          	sh	a4,-2020(gp) # 2000008c <slave_encoder_right>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:142
        master_encoder_left=timer_quad_get(TIMER_2);//获得主机编码器的值
     76a:	4505                	li	a0,1
     76c:	1e6040ef          	jal	ra,4952 <timer_quad_get>
     770:	87aa                	mv	a5,a0
     772:	873e                	mv	a4,a5
     774:	82e19023          	sh	a4,-2016(gp) # 20000090 <master_encoder_left>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:143
        master_encoder_right=-timer_quad_get(TIMER_3);//获得主机编码器的值
     778:	4509                	li	a0,2
     77a:	1d8040ef          	jal	ra,4952 <timer_quad_get>
     77e:	87aa                	mv	a5,a0
     780:	07c2                	slli	a5,a5,0x10
     782:	83c1                	srli	a5,a5,0x10
     784:	40f007b3          	neg	a5,a5
     788:	07c2                	slli	a5,a5,0x10
     78a:	83c1                	srli	a5,a5,0x10
     78c:	01079713          	slli	a4,a5,0x10
     790:	8741                	srai	a4,a4,0x10
     792:	82e19123          	sh	a4,-2014(gp) # 20000092 <master_encoder_right>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:144
        timer_quad_clear(TIMER_2);
     796:	4505                	li	a0,1
     798:	1ec040ef          	jal	ra,4984 <timer_quad_clear>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:145
        timer_quad_clear(TIMER_3);
     79c:	4509                	li	a0,2
     79e:	1e6040ef          	jal	ra,4984 <timer_quad_clear>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:149

        float k;//大圆环 速度95 转角0.6  S弯 55 0.5

        target=100;//80 120 90_0.75 115 1.2
     7a2:	06400713          	li	a4,100
     7a6:	82e19423          	sh	a4,-2008(gp) # 20000098 <target>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:150
        k=0.5;//很稳 100，0.95
     7aa:	67a1                	lui	a5,0x8
     7ac:	6347a783          	lw	a5,1588(a5) # 8634 <_exit+0x4>
     7b0:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:153

        //最初版本 target=35 k=0.28
        if(slave_position>2||slave_position<-2)
     7b4:	81e19703          	lh	a4,-2018(gp) # 2000008e <slave_position>
     7b8:	4789                	li	a5,2
     7ba:	00e7c763          	blt	a5,a4,7c8 <EXTI0_IRQHandler+0xb2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:153 (discriminator 1)
     7be:	81e19703          	lh	a4,-2018(gp) # 2000008e <slave_position>
     7c2:	57f9                	li	a5,-2
     7c4:	10f75363          	bge	a4,a5,8ca <__stack_size+0xca>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:155
        {
            target_fl=target+k*slave_position;
     7c8:	82819783          	lh	a5,-2008(gp) # 20000098 <target>
     7cc:	853e                	mv	a0,a5
     7ce:	185060ef          	jal	ra,7152 <__floatsisf>
     7d2:	84aa                	mv	s1,a0
     7d4:	81e19783          	lh	a5,-2018(gp) # 2000008e <slave_position>
     7d8:	853e                	mv	a0,a5
     7da:	179060ef          	jal	ra,7152 <__floatsisf>
     7de:	87aa                	mv	a5,a0
     7e0:	fec42583          	lw	a1,-20(s0)
     7e4:	853e                	mv	a0,a5
     7e6:	2f2060ef          	jal	ra,6ad8 <__mulsf3>
     7ea:	87aa                	mv	a5,a0
     7ec:	85be                	mv	a1,a5
     7ee:	8526                	mv	a0,s1
     7f0:	66d050ef          	jal	ra,665c <__addsf3>
     7f4:	87aa                	mv	a5,a0
     7f6:	853e                	mv	a0,a5
     7f8:	0f9060ef          	jal	ra,70f0 <__fixsfsi>
     7fc:	87aa                	mv	a5,a0
     7fe:	01079713          	slli	a4,a5,0x10
     802:	8741                	srai	a4,a4,0x10
     804:	82e19523          	sh	a4,-2006(gp) # 2000009a <target_fl>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:156
            target_fr=target-k*slave_position;
     808:	82819783          	lh	a5,-2008(gp) # 20000098 <target>
     80c:	853e                	mv	a0,a5
     80e:	145060ef          	jal	ra,7152 <__floatsisf>
     812:	84aa                	mv	s1,a0
     814:	81e19783          	lh	a5,-2018(gp) # 2000008e <slave_position>
     818:	853e                	mv	a0,a5
     81a:	139060ef          	jal	ra,7152 <__floatsisf>
     81e:	87aa                	mv	a5,a0
     820:	fec42583          	lw	a1,-20(s0)
     824:	853e                	mv	a0,a5
     826:	2b2060ef          	jal	ra,6ad8 <__mulsf3>
     82a:	87aa                	mv	a5,a0
     82c:	85be                	mv	a1,a5
     82e:	8526                	mv	a0,s1
     830:	538060ef          	jal	ra,6d68 <__subsf3>
     834:	87aa                	mv	a5,a0
     836:	853e                	mv	a0,a5
     838:	0b9060ef          	jal	ra,70f0 <__fixsfsi>
     83c:	87aa                	mv	a5,a0
     83e:	01079713          	slli	a4,a5,0x10
     842:	8741                	srai	a4,a4,0x10
     844:	82e19623          	sh	a4,-2004(gp) # 2000009c <target_fr>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:157
            target_rl=target+k*slave_position;
     848:	82819783          	lh	a5,-2008(gp) # 20000098 <target>
     84c:	853e                	mv	a0,a5
     84e:	105060ef          	jal	ra,7152 <__floatsisf>
     852:	84aa                	mv	s1,a0
     854:	81e19783          	lh	a5,-2018(gp) # 2000008e <slave_position>
     858:	853e                	mv	a0,a5
     85a:	0f9060ef          	jal	ra,7152 <__floatsisf>
     85e:	87aa                	mv	a5,a0
     860:	fec42583          	lw	a1,-20(s0)
     864:	853e                	mv	a0,a5
     866:	272060ef          	jal	ra,6ad8 <__mulsf3>
     86a:	87aa                	mv	a5,a0
     86c:	85be                	mv	a1,a5
     86e:	8526                	mv	a0,s1
     870:	5ed050ef          	jal	ra,665c <__addsf3>
     874:	87aa                	mv	a5,a0
     876:	853e                	mv	a0,a5
     878:	079060ef          	jal	ra,70f0 <__fixsfsi>
     87c:	87aa                	mv	a5,a0
     87e:	01079713          	slli	a4,a5,0x10
     882:	8741                	srai	a4,a4,0x10
     884:	82e19723          	sh	a4,-2002(gp) # 2000009e <target_rl>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:158
            target_rr=target-k*slave_position;
     888:	82819783          	lh	a5,-2008(gp) # 20000098 <target>
     88c:	853e                	mv	a0,a5
     88e:	0c5060ef          	jal	ra,7152 <__floatsisf>
     892:	84aa                	mv	s1,a0
     894:	81e19783          	lh	a5,-2018(gp) # 2000008e <slave_position>
     898:	853e                	mv	a0,a5
     89a:	0b9060ef          	jal	ra,7152 <__floatsisf>
     89e:	87aa                	mv	a5,a0
     8a0:	fec42583          	lw	a1,-20(s0)
     8a4:	853e                	mv	a0,a5
     8a6:	232060ef          	jal	ra,6ad8 <__mulsf3>
     8aa:	87aa                	mv	a5,a0
     8ac:	85be                	mv	a1,a5
     8ae:	8526                	mv	a0,s1
     8b0:	4b8060ef          	jal	ra,6d68 <__subsf3>
     8b4:	87aa                	mv	a5,a0
     8b6:	853e                	mv	a0,a5
     8b8:	039060ef          	jal	ra,70f0 <__fixsfsi>
     8bc:	87aa                	mv	a5,a0
     8be:	01079713          	slli	a4,a5,0x10
     8c2:	8741                	srai	a4,a4,0x10
     8c4:	82e19823          	sh	a4,-2000(gp) # 200000a0 <target_rr>
     8c8:	a00d                	j	8ea <__stack_size+0xea>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:161
        }
        else
            target_fl=target_fr=target_rl=target_rr=target;
     8ca:	82819703          	lh	a4,-2008(gp) # 20000098 <target>
     8ce:	82e19823          	sh	a4,-2000(gp) # 200000a0 <target_rr>
     8d2:	83019703          	lh	a4,-2000(gp) # 200000a0 <target_rr>
     8d6:	82e19723          	sh	a4,-2002(gp) # 2000009e <target_rl>
     8da:	82e19703          	lh	a4,-2002(gp) # 2000009e <target_rl>
     8de:	82e19623          	sh	a4,-2004(gp) # 2000009c <target_fr>
     8e2:	82c19703          	lh	a4,-2004(gp) # 2000009c <target_fr>
     8e6:	82e19523          	sh	a4,-2006(gp) # 2000009a <target_fl>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:163

        OutPut_Data(slave_encoder_left, slave_encoder_right, master_encoder_left, master_encoder_right);
     8ea:	81a19783          	lh	a5,-2022(gp) # 2000008a <slave_encoder_left>
     8ee:	873e                	mv	a4,a5
     8f0:	81c19783          	lh	a5,-2020(gp) # 2000008c <slave_encoder_right>
     8f4:	85be                	mv	a1,a5
     8f6:	82019783          	lh	a5,-2016(gp) # 20000090 <master_encoder_left>
     8fa:	863e                	mv	a2,a5
     8fc:	82219783          	lh	a5,-2014(gp) # 20000092 <master_encoder_right>
     900:	86be                	mv	a3,a5
     902:	853a                	mv	a0,a4
     904:	6d9040ef          	jal	ra,57dc <OutPut_Data>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:165

        PID_incCtrl(&Pid_fl,(float)(target_fl-slave_encoder_left));
     908:	82a19783          	lh	a5,-2006(gp) # 2000009a <target_fl>
     90c:	873e                	mv	a4,a5
     90e:	81a19783          	lh	a5,-2022(gp) # 2000008a <slave_encoder_left>
     912:	40f707b3          	sub	a5,a4,a5
     916:	853e                	mv	a0,a5
     918:	03b060ef          	jal	ra,7152 <__floatsisf>
     91c:	87aa                	mv	a5,a0
     91e:	85be                	mv	a1,a5
     920:	86418513          	addi	a0,gp,-1948 # 200000d4 <Pid_fl>
     924:	491040ef          	jal	ra,55b4 <PID_incCtrl>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:166
        PID_incCtrl(&Pid_fr,(float)(target_fr-slave_encoder_right));
     928:	82c19783          	lh	a5,-2004(gp) # 2000009c <target_fr>
     92c:	873e                	mv	a4,a5
     92e:	81c19783          	lh	a5,-2020(gp) # 2000008c <slave_encoder_right>
     932:	40f707b3          	sub	a5,a4,a5
     936:	853e                	mv	a0,a5
     938:	01b060ef          	jal	ra,7152 <__floatsisf>
     93c:	87aa                	mv	a5,a0
     93e:	85be                	mv	a1,a5
     940:	89418513          	addi	a0,gp,-1900 # 20000104 <Pid_fr>
     944:	471040ef          	jal	ra,55b4 <PID_incCtrl>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:167
        PID_incCtrl(&Pid_rl,(float)(target_rl-master_encoder_left));
     948:	82e19783          	lh	a5,-2002(gp) # 2000009e <target_rl>
     94c:	873e                	mv	a4,a5
     94e:	82019783          	lh	a5,-2016(gp) # 20000090 <master_encoder_left>
     952:	40f707b3          	sub	a5,a4,a5
     956:	853e                	mv	a0,a5
     958:	7fa060ef          	jal	ra,7152 <__floatsisf>
     95c:	87aa                	mv	a5,a0
     95e:	85be                	mv	a1,a5
     960:	8c418513          	addi	a0,gp,-1852 # 20000134 <Pid_rl>
     964:	451040ef          	jal	ra,55b4 <PID_incCtrl>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:168
        PID_incCtrl(&Pid_rr,(float)(target_rr-master_encoder_right));
     968:	83019783          	lh	a5,-2000(gp) # 200000a0 <target_rr>
     96c:	873e                	mv	a4,a5
     96e:	82219783          	lh	a5,-2014(gp) # 20000092 <master_encoder_right>
     972:	40f707b3          	sub	a5,a4,a5
     976:	853e                	mv	a0,a5
     978:	7da060ef          	jal	ra,7152 <__floatsisf>
     97c:	87aa                	mv	a5,a0
     97e:	85be                	mv	a1,a5
     980:	8f418513          	addi	a0,gp,-1804 # 20000164 <Pid_rr>
     984:	431040ef          	jal	ra,55b4 <PID_incCtrl>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:169
        Duty_All((int32)Pid_fl.out,(int32)Pid_fr.out,(int32)Pid_rl.out,(int32)Pid_rr.out);
     988:	86418793          	addi	a5,gp,-1948 # 200000d4 <Pid_fl>
     98c:	4fdc                	lw	a5,28(a5)
     98e:	853e                	mv	a0,a5
     990:	760060ef          	jal	ra,70f0 <__fixsfsi>
     994:	84aa                	mv	s1,a0
     996:	89418793          	addi	a5,gp,-1900 # 20000104 <Pid_fr>
     99a:	4fdc                	lw	a5,28(a5)
     99c:	853e                	mv	a0,a5
     99e:	752060ef          	jal	ra,70f0 <__fixsfsi>
     9a2:	892a                	mv	s2,a0
     9a4:	8c418793          	addi	a5,gp,-1852 # 20000134 <Pid_rl>
     9a8:	4fdc                	lw	a5,28(a5)
     9aa:	853e                	mv	a0,a5
     9ac:	744060ef          	jal	ra,70f0 <__fixsfsi>
     9b0:	89aa                	mv	s3,a0
     9b2:	8f418793          	addi	a5,gp,-1804 # 20000164 <Pid_rr>
     9b6:	4fdc                	lw	a5,28(a5)
     9b8:	853e                	mv	a0,a5
     9ba:	736060ef          	jal	ra,70f0 <__fixsfsi>
     9be:	87aa                	mv	a5,a0
     9c0:	86be                	mv	a3,a5
     9c2:	864e                	mv	a2,s3
     9c4:	85ca                	mv	a1,s2
     9c6:	8526                	mv	a0,s1
     9c8:	335040ef          	jal	ra,54fc <Duty_All>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:170
        show_flag = 1;                                  //屏幕显示标志位
     9cc:	4705                	li	a4,1
     9ce:	82e18323          	sb	a4,-2010(gp) # 20000096 <show_flag>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:172
    }
}
     9d2:	0001                	nop
     9d4:	4472                	lw	s0,28(sp)
     9d6:	44e2                	lw	s1,24(sp)
     9d8:	4952                	lw	s2,20(sp)
     9da:	49c2                	lw	s3,16(sp)
     9dc:	6105                	addi	sp,sp,32
     9de:	30200073          	mret

000009e2 <Encoder_Init_Master>:
Encoder_Init_Master():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:175

void Encoder_Init_Master()//主机编码器初始化函数
{
     9e2:	1141                	addi	sp,sp,-16
     9e4:	c606                	sw	ra,12(sp)
     9e6:	c422                	sw	s0,8(sp)
     9e8:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:176
    timer_quad_init(TIMER_2,TIMER2_CHA_A15,TIMER2_CHB_B3);//编码器3初始化，使用定时器2
     9ea:	4615                	li	a2,5
     9ec:	4591                	li	a1,4
     9ee:	4505                	li	a0,1
     9f0:	605030ef          	jal	ra,47f4 <timer_quad_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:177
    timer_quad_init(TIMER_3,TIMER3_CHA_B4,TIMER3_CHB_B5);//编码器4初始化，使用定时器3
     9f4:	462d                	li	a2,11
     9f6:	45a9                	li	a1,10
     9f8:	4509                	li	a0,2
     9fa:	5fb030ef          	jal	ra,47f4 <timer_quad_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:178
    return;
     9fe:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:179
}
     a00:	40b2                	lw	ra,12(sp)
     a02:	4422                	lw	s0,8(sp)
     a04:	0141                	addi	sp,sp,16
     a06:	8082                	ret

00000a08 <main>:
main():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:182

int main(void)
{
     a08:	1141                	addi	sp,sp,-16
     a0a:	c606                	sw	ra,12(sp)
     a0c:	c422                	sw	s0,8(sp)
     a0e:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:183
    DisableGlobalIRQ();
     a10:	3f6030ef          	jal	ra,3e06 <DisableGlobalIRQ>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:184
    board_init();           //务必保留，本函数用于初始化MPU 时钟 调试串口
     a14:	690040ef          	jal	ra,50a4 <board_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:186

    ips114_init();
     a18:	00a020ef          	jal	ra,2a22 <ips114_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:192

    //串口的抢占优先级一定要比外部中断的抢占优先级高，这样才能实时接收从机数据
    //串口的抢占优先级一定要比外部中断的抢占优先级高，这样才能实时接收从机数据
    //串口的抢占优先级一定要比外部中断的抢占优先级高，这样才能实时接收从机数据

    uart_init(UART_3, 460800, UART3_TX_B10, UART3_RX_B11);  //串口3初始化，波特率460800
     a1c:	02100693          	li	a3,33
     a20:	02000613          	li	a2,32
     a24:	000717b7          	lui	a5,0x71
     a28:	80078593          	addi	a1,a5,-2048 # 70800 <_data_lma+0x67760>
     a2c:	4509                	li	a0,2
     a2e:	482040ef          	jal	ra,4eb0 <uart_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:193
    uart_rx_irq(UART_3, ENABLE);                            //默认抢占优先级0 次优先级0。
     a32:	4585                	li	a1,1
     a34:	4509                	li	a0,2
     a36:	61e040ef          	jal	ra,5054 <uart_rx_irq>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:194
    gpio_interrupt_init(A0, RISING, GPIO_INT_CONFIG);       //A0初始化为GPIO 上升沿触发
     a3a:	04800613          	li	a2,72
     a3e:	45a1                	li	a1,8
     a40:	4501                	li	a0,0
     a42:	260030ef          	jal	ra,3ca2 <gpio_interrupt_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:195
    nvic_init(EXTI0_IRQn, 1, 1, ENABLE);                    //EXTI0优先级配置，抢占优先级1，次优先级1
     a46:	4685                	li	a3,1
     a48:	4605                	li	a2,1
     a4a:	4585                	li	a1,1
     a4c:	4559                	li	a0,22
     a4e:	2d6030ef          	jal	ra,3d24 <nvic_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:197

    PID_Init(&Pid_fl);
     a52:	86418513          	addi	a0,gp,-1948 # 200000d4 <Pid_fl>
     a56:	2f1040ef          	jal	ra,5546 <PID_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:198
    PID_Init(&Pid_fr);
     a5a:	89418513          	addi	a0,gp,-1900 # 20000104 <Pid_fr>
     a5e:	2e9040ef          	jal	ra,5546 <PID_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:199
    PID_Init(&Pid_rl);
     a62:	8c418513          	addi	a0,gp,-1852 # 20000134 <Pid_rl>
     a66:	2e1040ef          	jal	ra,5546 <PID_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:200
    PID_Init(&Pid_rr);
     a6a:	8f418513          	addi	a0,gp,-1804 # 20000164 <Pid_rr>
     a6e:	2d9040ef          	jal	ra,5546 <PID_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:201
    Duty_Init();
     a72:	0b1040ef          	jal	ra,5322 <Duty_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:202
    Encoder_Init_Master();
     a76:	37b5                	jal	9e2 <Encoder_Init_Master>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:208

    //ips114_showstr(0, 3, "test");
    //systick_delay_ms(300);
    //此处编写用户代码(例如：外设初始化代码等)
    //总中断最后开启
    EnableGlobalIRQ(0);
     a78:	4501                	li	a0,0
     a7a:	3c8030ef          	jal	ra,3e42 <EnableGlobalIRQ>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:211
    while(1)
    {
        if(show_flag)
     a7e:	8261c783          	lbu	a5,-2010(gp) # 20000096 <show_flag>
     a82:	dff5                	beqz	a5,a7e <main+0x76>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:215
        {
            //将接收到的从机数据显示到屏幕上。

            ips114_showint16(0, 0, slave_encoder_left);
     a84:	81a19783          	lh	a5,-2022(gp) # 2000008a <slave_encoder_left>
     a88:	863e                	mv	a2,a5
     a8a:	4581                	li	a1,0
     a8c:	4501                	li	a0,0
     a8e:	446020ef          	jal	ra,2ed4 <ips114_showint16>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:216
            ips114_showint16(80, 0, slave_encoder_right);
     a92:	81c19783          	lh	a5,-2020(gp) # 2000008c <slave_encoder_right>
     a96:	863e                	mv	a2,a5
     a98:	4581                	li	a1,0
     a9a:	05000513          	li	a0,80
     a9e:	436020ef          	jal	ra,2ed4 <ips114_showint16>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:217
            ips114_showint16(0, 1, master_encoder_left);
     aa2:	82019783          	lh	a5,-2016(gp) # 20000090 <master_encoder_left>
     aa6:	863e                	mv	a2,a5
     aa8:	4585                	li	a1,1
     aaa:	4501                	li	a0,0
     aac:	428020ef          	jal	ra,2ed4 <ips114_showint16>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:218
            ips114_showint16(80, 1, master_encoder_right);
     ab0:	82219783          	lh	a5,-2014(gp) # 20000092 <master_encoder_right>
     ab4:	863e                	mv	a2,a5
     ab6:	4585                	li	a1,1
     ab8:	05000513          	li	a0,80
     abc:	418020ef          	jal	ra,2ed4 <ips114_showint16>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:220

            ips114_showfloat(0, 2, Pid_fl.out,4, 2);
     ac0:	86418793          	addi	a5,gp,-1948 # 200000d4 <Pid_fl>
     ac4:	4fdc                	lw	a5,28(a5)
     ac6:	853e                	mv	a0,a5
     ac8:	750060ef          	jal	ra,7218 <__extendsfdf2>
     acc:	862a                	mv	a2,a0
     ace:	86ae                	mv	a3,a1
     ad0:	4789                	li	a5,2
     ad2:	4711                	li	a4,4
     ad4:	4589                	li	a1,2
     ad6:	4501                	li	a0,0
     ad8:	572020ef          	jal	ra,304a <ips114_showfloat>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:221
            ips114_showfloat(80,2,Pid_fr.out, 4, 2);
     adc:	89418793          	addi	a5,gp,-1900 # 20000104 <Pid_fr>
     ae0:	4fdc                	lw	a5,28(a5)
     ae2:	853e                	mv	a0,a5
     ae4:	734060ef          	jal	ra,7218 <__extendsfdf2>
     ae8:	862a                	mv	a2,a0
     aea:	86ae                	mv	a3,a1
     aec:	4789                	li	a5,2
     aee:	4711                	li	a4,4
     af0:	4589                	li	a1,2
     af2:	05000513          	li	a0,80
     af6:	554020ef          	jal	ra,304a <ips114_showfloat>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:222
            ips114_showfloat(0, 3, Pid_rl.out, 4, 2);
     afa:	8c418793          	addi	a5,gp,-1852 # 20000134 <Pid_rl>
     afe:	4fdc                	lw	a5,28(a5)
     b00:	853e                	mv	a0,a5
     b02:	716060ef          	jal	ra,7218 <__extendsfdf2>
     b06:	862a                	mv	a2,a0
     b08:	86ae                	mv	a3,a1
     b0a:	4789                	li	a5,2
     b0c:	4711                	li	a4,4
     b0e:	458d                	li	a1,3
     b10:	4501                	li	a0,0
     b12:	538020ef          	jal	ra,304a <ips114_showfloat>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:223
            ips114_showfloat(80, 3, Pid_fr.out, 4, 2);
     b16:	89418793          	addi	a5,gp,-1900 # 20000104 <Pid_fr>
     b1a:	4fdc                	lw	a5,28(a5)
     b1c:	853e                	mv	a0,a5
     b1e:	6fa060ef          	jal	ra,7218 <__extendsfdf2>
     b22:	862a                	mv	a2,a0
     b24:	86ae                	mv	a3,a1
     b26:	4789                	li	a5,2
     b28:	4711                	li	a4,4
     b2a:	458d                	li	a1,3
     b2c:	05000513          	li	a0,80
     b30:	51a020ef          	jal	ra,304a <ips114_showfloat>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:225

            show_flag = 0;
     b34:	82018323          	sb	zero,-2010(gp) # 20000096 <show_flag>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../USER/main.c:211
        if(show_flag)
     b38:	b799                	j	a7e <main+0x76>

00000b3a <handle_reset>:
handle_reset():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:147
	.weak	handle_reset
	.align	1
handle_reset:
.option push 
.option	norelax 
	la gp, __global_pointer$
     b3a:	20000197          	auipc	gp,0x20000
     b3e:	d3618193          	addi	gp,gp,-714 # 20000870 <__global_pointer$>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:150
.option	pop 
1:
	la sp, _eusrstack 
     b42:	20004117          	auipc	sp,0x20004
     b46:	4be10113          	addi	sp,sp,1214 # 20005000 <_eusrstack>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:153
2:
	/* Load data section from flash to RAM */
	la a0, _data_lma
     b4a:	00008517          	auipc	a0,0x8
     b4e:	55650513          	addi	a0,a0,1366 # 90a0 <_data_lma>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:154
	la a1, _data_vma
     b52:	1ffff597          	auipc	a1,0x1ffff
     b56:	4ae58593          	addi	a1,a1,1198 # 20000000 <_data_vma>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:155
	la a2, _edata
     b5a:	81818613          	addi	a2,gp,-2024 # 20000088 <_edata>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:156
	bgeu a1, a2, 2f
     b5e:	00c5fa63          	bgeu	a1,a2,b72 <handle_reset+0x38>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:158
1:
	lw t0, (a0)
     b62:	00052283          	lw	t0,0(a0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:159
	sw t0, (a1)
     b66:	0055a023          	sw	t0,0(a1)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:160
	addi a0, a0, 4
     b6a:	0511                	addi	a0,a0,4
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:161
	addi a1, a1, 4
     b6c:	0591                	addi	a1,a1,4
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:162
	bltu a1, a2, 1b
     b6e:	fec5eae3          	bltu	a1,a2,b62 <handle_reset+0x28>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:165
2:
	/* clear bss section */
	la a0, _sbss
     b72:	81818513          	addi	a0,gp,-2024 # 20000088 <_edata>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:166
	la a1, _ebss
     b76:	93418593          	addi	a1,gp,-1740 # 200001a4 <_ebss>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:167
	bgeu a0, a1, 2f
     b7a:	00b57763          	bgeu	a0,a1,b88 <handle_reset+0x4e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:169
1:
	sw zero, (a0)
     b7e:	00052023          	sw	zero,0(a0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:170
	addi a0, a0, 4
     b82:	0511                	addi	a0,a0,4
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:171
	bltu a0, a1, 1b
     b84:	feb56de3          	bltu	a0,a1,b7e <handle_reset+0x44>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:174
2:
	/* enable all interrupt */
  li t0, 0x88
     b88:	08800293          	li	t0,136
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:175
  csrs mstatus, t0
     b8c:	3002a073          	csrs	mstatus,t0
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:176
	la t0, _vector_base
     b90:	fffff297          	auipc	t0,0xfffff
     b94:	4a828293          	addi	t0,t0,1192 # 38 <_einit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:177
  ori t0, t0, 1
     b98:	0012e293          	ori	t0,t0,1
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:178
	csrw mtvec, t0
     b9c:	30529073          	csrw	mtvec,t0
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:180

  jal  SystemInit
     ba0:	704040ef          	jal	ra,52a4 <SystemInit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:181
	la t0, main
     ba4:	00000297          	auipc	t0,0x0
     ba8:	e6428293          	addi	t0,t0,-412 # a08 <main>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:182
	csrw mepc, t0
     bac:	34129073          	csrw	mepc,t0
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Startup/startup_ch32v10x.S:183
	mret
     bb0:	30200073          	mret

00000bb4 <DMA_GetFlagStatus>:
DMA_GetFlagStatus():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:290
*                      DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
*                      DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Return         : The new state of DMAy_FLAG (SET or RESET). 
*********************************************************************************/
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
     bb4:	7179                	addi	sp,sp,-48
     bb6:	d622                	sw	s0,44(sp)
     bb8:	1800                	addi	s0,sp,48
     bba:	fca42e23          	sw	a0,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:291
  FlagStatus bitstatus = RESET;
     bbe:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:292
  uint32_t tmpreg = 0;
     bc2:	fe042423          	sw	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:294
  
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
     bc6:	fdc42703          	lw	a4,-36(s0)
     bca:	100007b7          	lui	a5,0x10000
     bce:	8ff9                	and	a5,a5,a4
     bd0:	cb89                	beqz	a5,be2 <DMA_GetFlagStatus+0x2e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:296
  {
    tmpreg = DMA2->INTFR ;
     bd2:	400207b7          	lui	a5,0x40020
     bd6:	40078793          	addi	a5,a5,1024 # 40020400 <_eusrstack+0x2001b400>
     bda:	439c                	lw	a5,0(a5)
     bdc:	fef42423          	sw	a5,-24(s0)
     be0:	a031                	j	bec <DMA_GetFlagStatus+0x38>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:300
  }
  else
  {
    tmpreg = DMA1->INTFR ;
     be2:	400207b7          	lui	a5,0x40020
     be6:	439c                	lw	a5,0(a5)
     be8:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:303
  }

  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
     bec:	fe842703          	lw	a4,-24(s0)
     bf0:	fdc42783          	lw	a5,-36(s0)
     bf4:	8ff9                	and	a5,a5,a4
     bf6:	c789                	beqz	a5,c00 <DMA_GetFlagStatus+0x4c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:305
  {
    bitstatus = SET;
     bf8:	4785                	li	a5,1
     bfa:	fef42623          	sw	a5,-20(s0)
     bfe:	a019                	j	c04 <DMA_GetFlagStatus+0x50>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:309
  }
  else
  {
    bitstatus = RESET;
     c00:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:312
  }
  
  return  bitstatus;
     c04:	fec42783          	lw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:313
}
     c08:	853e                	mv	a0,a5
     c0a:	5432                	lw	s0,44(sp)
     c0c:	6145                	addi	sp,sp,48
     c0e:	8082                	ret

00000c10 <DMA_ClearFlag>:
DMA_ClearFlag():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:371
*                      DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
*                      DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
* Return         : None 
*********************************************************************************/
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
     c10:	1101                	addi	sp,sp,-32
     c12:	ce22                	sw	s0,28(sp)
     c14:	1000                	addi	s0,sp,32
     c16:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:372
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
     c1a:	fec42703          	lw	a4,-20(s0)
     c1e:	100007b7          	lui	a5,0x10000
     c22:	8ff9                	and	a5,a5,a4
     c24:	cb89                	beqz	a5,c36 <DMA_ClearFlag+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:374
  {
    DMA2->INTFCR = DMAy_FLAG;
     c26:	400207b7          	lui	a5,0x40020
     c2a:	40078793          	addi	a5,a5,1024 # 40020400 <_eusrstack+0x2001b400>
     c2e:	fec42703          	lw	a4,-20(s0)
     c32:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:380
  }
  else
  {
    DMA1->INTFCR = DMAy_FLAG;
  }
}
     c34:	a031                	j	c40 <DMA_ClearFlag+0x30>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:378
    DMA1->INTFCR = DMAy_FLAG;
     c36:	400207b7          	lui	a5,0x40020
     c3a:	fec42703          	lw	a4,-20(s0)
     c3e:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_dma.c:380
}
     c40:	0001                	nop
     c42:	4472                	lw	s0,28(sp)
     c44:	6105                	addi	sp,sp,32
     c46:	8082                	ret

00000c48 <EXTI_Init>:
EXTI_Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:37
*                  parameters in the EXTI_InitStruct.
* Input          : EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
* Return         : None
*********************************************************************************/	
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
     c48:	7179                	addi	sp,sp,-48
     c4a:	d622                	sw	s0,44(sp)
     c4c:	1800                	addi	s0,sp,48
     c4e:	fca42e23          	sw	a0,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:38
  uint32_t tmp = 0;
     c52:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:40

  tmp = (uint32_t)EXTI_BASE;
     c56:	400107b7          	lui	a5,0x40010
     c5a:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     c5e:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:41
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
     c62:	fdc42783          	lw	a5,-36(s0)
     c66:	47dc                	lw	a5,12(a5)
     c68:	12078063          	beqz	a5,d88 <EXTI_Init+0x140>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:43
  {
    EXTI->INTENR &= ~EXTI_InitStruct->EXTI_Line;
     c6c:	400107b7          	lui	a5,0x40010
     c70:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     c74:	4394                	lw	a3,0(a5)
     c76:	fdc42783          	lw	a5,-36(s0)
     c7a:	439c                	lw	a5,0(a5)
     c7c:	fff7c713          	not	a4,a5
     c80:	400107b7          	lui	a5,0x40010
     c84:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     c88:	8f75                	and	a4,a4,a3
     c8a:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:44
    EXTI->EVENR &= ~EXTI_InitStruct->EXTI_Line;
     c8c:	400107b7          	lui	a5,0x40010
     c90:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     c94:	43d4                	lw	a3,4(a5)
     c96:	fdc42783          	lw	a5,-36(s0)
     c9a:	439c                	lw	a5,0(a5)
     c9c:	fff7c713          	not	a4,a5
     ca0:	400107b7          	lui	a5,0x40010
     ca4:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     ca8:	8f75                	and	a4,a4,a3
     caa:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:45
    tmp += EXTI_InitStruct->EXTI_Mode;
     cac:	fdc42783          	lw	a5,-36(s0)
     cb0:	43dc                	lw	a5,4(a5)
     cb2:	fec42703          	lw	a4,-20(s0)
     cb6:	97ba                	add	a5,a5,a4
     cb8:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:46
    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
     cbc:	fec42783          	lw	a5,-20(s0)
     cc0:	4394                	lw	a3,0(a5)
     cc2:	fdc42783          	lw	a5,-36(s0)
     cc6:	4398                	lw	a4,0(a5)
     cc8:	fec42783          	lw	a5,-20(s0)
     ccc:	8f55                	or	a4,a4,a3
     cce:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:47
    EXTI->RTENR &= ~EXTI_InitStruct->EXTI_Line;
     cd0:	400107b7          	lui	a5,0x40010
     cd4:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     cd8:	4794                	lw	a3,8(a5)
     cda:	fdc42783          	lw	a5,-36(s0)
     cde:	439c                	lw	a5,0(a5)
     ce0:	fff7c713          	not	a4,a5
     ce4:	400107b7          	lui	a5,0x40010
     ce8:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     cec:	8f75                	and	a4,a4,a3
     cee:	c798                	sw	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:48
    EXTI->FTENR &= ~EXTI_InitStruct->EXTI_Line;
     cf0:	400107b7          	lui	a5,0x40010
     cf4:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     cf8:	47d4                	lw	a3,12(a5)
     cfa:	fdc42783          	lw	a5,-36(s0)
     cfe:	439c                	lw	a5,0(a5)
     d00:	fff7c713          	not	a4,a5
     d04:	400107b7          	lui	a5,0x40010
     d08:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     d0c:	8f75                	and	a4,a4,a3
     d0e:	c7d8                	sw	a4,12(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:49
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
     d10:	fdc42783          	lw	a5,-36(s0)
     d14:	4798                	lw	a4,8(a5)
     d16:	47c1                	li	a5,16
     d18:	02f71f63          	bne	a4,a5,d56 <EXTI_Init+0x10e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:51
    {
      EXTI->RTENR |= EXTI_InitStruct->EXTI_Line;
     d1c:	400107b7          	lui	a5,0x40010
     d20:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     d24:	4794                	lw	a3,8(a5)
     d26:	fdc42783          	lw	a5,-36(s0)
     d2a:	4398                	lw	a4,0(a5)
     d2c:	400107b7          	lui	a5,0x40010
     d30:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     d34:	8f55                	or	a4,a4,a3
     d36:	c798                	sw	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:52
      EXTI->FTENR |= EXTI_InitStruct->EXTI_Line;
     d38:	400107b7          	lui	a5,0x40010
     d3c:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     d40:	47d4                	lw	a3,12(a5)
     d42:	fdc42783          	lw	a5,-36(s0)
     d46:	4398                	lw	a4,0(a5)
     d48:	400107b7          	lui	a5,0x40010
     d4c:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     d50:	8f55                	or	a4,a4,a3
     d52:	c7d8                	sw	a4,12(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:66
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
     d54:	a8b1                	j	db0 <EXTI_Init+0x168>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:56
      tmp = (uint32_t)EXTI_BASE;
     d56:	400107b7          	lui	a5,0x40010
     d5a:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     d5e:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:57
      tmp += EXTI_InitStruct->EXTI_Trigger;
     d62:	fdc42783          	lw	a5,-36(s0)
     d66:	479c                	lw	a5,8(a5)
     d68:	fec42703          	lw	a4,-20(s0)
     d6c:	97ba                	add	a5,a5,a4
     d6e:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:58
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
     d72:	fec42783          	lw	a5,-20(s0)
     d76:	4394                	lw	a3,0(a5)
     d78:	fdc42783          	lw	a5,-36(s0)
     d7c:	4398                	lw	a4,0(a5)
     d7e:	fec42783          	lw	a5,-20(s0)
     d82:	8f55                	or	a4,a4,a3
     d84:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:66
}
     d86:	a02d                	j	db0 <EXTI_Init+0x168>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:63
    tmp += EXTI_InitStruct->EXTI_Mode;
     d88:	fdc42783          	lw	a5,-36(s0)
     d8c:	43dc                	lw	a5,4(a5)
     d8e:	fec42703          	lw	a4,-20(s0)
     d92:	97ba                	add	a5,a5,a4
     d94:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:64
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
     d98:	fec42783          	lw	a5,-20(s0)
     d9c:	4394                	lw	a3,0(a5)
     d9e:	fdc42783          	lw	a5,-36(s0)
     da2:	439c                	lw	a5,0(a5)
     da4:	fff7c713          	not	a4,a5
     da8:	fec42783          	lw	a5,-20(s0)
     dac:	8f75                	and	a4,a4,a3
     dae:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:66
}
     db0:	0001                	nop
     db2:	5432                	lw	s0,44(sp)
     db4:	6145                	addi	sp,sp,48
     db6:	8082                	ret

00000db8 <EXTI_GetITStatus>:
EXTI_GetITStatus():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:131
* Description    : Checks whether the specified EXTI line is asserted or not.
* Input          : EXTI_Line: specifies the EXTI lines to be enabled or disabled.
* Return         : The new state of EXTI_Line (SET or RESET).
*********************************************************************************/	
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
     db8:	7179                	addi	sp,sp,-48
     dba:	d622                	sw	s0,44(sp)
     dbc:	1800                	addi	s0,sp,48
     dbe:	fca42e23          	sw	a0,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:132
  ITStatus bitstatus = RESET;
     dc2:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:133
  uint32_t enablestatus = 0;
     dc6:	fe042423          	sw	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:135
  
  enablestatus =  EXTI->INTENR & EXTI_Line;
     dca:	400107b7          	lui	a5,0x40010
     dce:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     dd2:	439c                	lw	a5,0(a5)
     dd4:	fdc42703          	lw	a4,-36(s0)
     dd8:	8ff9                	and	a5,a5,a4
     dda:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:136
  if (((EXTI->INTFR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
     dde:	400107b7          	lui	a5,0x40010
     de2:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     de6:	4bd8                	lw	a4,20(a5)
     de8:	fdc42783          	lw	a5,-36(s0)
     dec:	8ff9                	and	a5,a5,a4
     dee:	cb81                	beqz	a5,dfe <EXTI_GetITStatus+0x46>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:136 (discriminator 1)
     df0:	fe842783          	lw	a5,-24(s0)
     df4:	c789                	beqz	a5,dfe <EXTI_GetITStatus+0x46>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:138
  {
    bitstatus = SET;
     df6:	4785                	li	a5,1
     df8:	fef42623          	sw	a5,-20(s0)
     dfc:	a019                	j	e02 <EXTI_GetITStatus+0x4a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:142
  }
  else
  {
    bitstatus = RESET;
     dfe:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:144
  }
  return bitstatus;
     e02:	fec42783          	lw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:145
}
     e06:	853e                	mv	a0,a5
     e08:	5432                	lw	s0,44(sp)
     e0a:	6145                	addi	sp,sp,48
     e0c:	8082                	ret

00000e0e <EXTI_ClearITPendingBit>:
EXTI_ClearITPendingBit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:154
* Description    : Clears the EXTI's line pending bits.
* Input          : EXTI_Line: specifies the EXTI lines to be enabled or disabled.
* Return         : None
*********************************************************************************/
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{  
     e0e:	1101                	addi	sp,sp,-32
     e10:	ce22                	sw	s0,28(sp)
     e12:	1000                	addi	s0,sp,32
     e14:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:155
  EXTI->INTFR = EXTI_Line;
     e18:	400107b7          	lui	a5,0x40010
     e1c:	40078793          	addi	a5,a5,1024 # 40010400 <_eusrstack+0x2000b400>
     e20:	fec42703          	lw	a4,-20(s0)
     e24:	cbd8                	sw	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_exti.c:156
}
     e26:	0001                	nop
     e28:	4472                	lw	s0,28(sp)
     e2a:	6105                	addi	sp,sp,32
     e2c:	8082                	ret

00000e2e <GPIO_Init>:
GPIO_Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:88
* Input          : GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
*      contains the configuration information for the specified GPIO peripheral.
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
     e2e:	7139                	addi	sp,sp,-64
     e30:	de22                	sw	s0,60(sp)
     e32:	0080                	addi	s0,sp,64
     e34:	fca42623          	sw	a0,-52(s0)
     e38:	fcb42423          	sw	a1,-56(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:89
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
     e3c:	fe042623          	sw	zero,-20(s0)
     e40:	fe042023          	sw	zero,-32(s0)
     e44:	fe042423          	sw	zero,-24(s0)
     e48:	fc042e23          	sw	zero,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:90
  uint32_t tmpreg = 0x00, pinmask = 0x00;
     e4c:	fe042223          	sw	zero,-28(s0)
     e50:	fc042c23          	sw	zero,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:92

  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
     e54:	fc842783          	lw	a5,-56(s0)
     e58:	479c                	lw	a5,8(a5)
     e5a:	8bbd                	andi	a5,a5,15
     e5c:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:94
	
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
     e60:	fc842783          	lw	a5,-56(s0)
     e64:	479c                	lw	a5,8(a5)
     e66:	8bc1                	andi	a5,a5,16
     e68:	cb89                	beqz	a5,e7a <GPIO_Init+0x4c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:96
  { 
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
     e6a:	fc842783          	lw	a5,-56(s0)
     e6e:	43dc                	lw	a5,4(a5)
     e70:	fec42703          	lw	a4,-20(s0)
     e74:	8fd9                	or	a5,a5,a4
     e76:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:99
  }

  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
     e7a:	fc842783          	lw	a5,-56(s0)
     e7e:	0007d783          	lhu	a5,0(a5)
     e82:	0ff7f793          	andi	a5,a5,255
     e86:	cff1                	beqz	a5,f62 <GPIO_Init+0x134>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:101
  {
    tmpreg = GPIOx->CFGLR;
     e88:	fcc42783          	lw	a5,-52(s0)
     e8c:	439c                	lw	a5,0(a5)
     e8e:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103
		
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     e92:	fe042423          	sw	zero,-24(s0)
     e96:	a865                	j	f4e <GPIO_Init+0x120>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:105
    {
      pos = ((uint32_t)0x01) << pinpos;
     e98:	fe842783          	lw	a5,-24(s0)
     e9c:	4705                	li	a4,1
     e9e:	00f717b3          	sll	a5,a4,a5
     ea2:	fcf42e23          	sw	a5,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:106
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
     ea6:	fc842783          	lw	a5,-56(s0)
     eaa:	0007d783          	lhu	a5,0(a5)
     eae:	873e                	mv	a4,a5
     eb0:	fdc42783          	lw	a5,-36(s0)
     eb4:	8ff9                	and	a5,a5,a4
     eb6:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:108
			
      if (currentpin == pos)
     eba:	fe042703          	lw	a4,-32(s0)
     ebe:	fdc42783          	lw	a5,-36(s0)
     ec2:	08f71163          	bne	a4,a5,f44 <GPIO_Init+0x116>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:110
      {
        pos = pinpos << 2;
     ec6:	fe842783          	lw	a5,-24(s0)
     eca:	078a                	slli	a5,a5,0x2
     ecc:	fcf42e23          	sw	a5,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:111
        pinmask = ((uint32_t)0x0F) << pos;
     ed0:	fdc42783          	lw	a5,-36(s0)
     ed4:	473d                	li	a4,15
     ed6:	00f717b3          	sll	a5,a4,a5
     eda:	fcf42c23          	sw	a5,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:112
        tmpreg &= ~pinmask;
     ede:	fd842783          	lw	a5,-40(s0)
     ee2:	fff7c793          	not	a5,a5
     ee6:	fe442703          	lw	a4,-28(s0)
     eea:	8ff9                	and	a5,a5,a4
     eec:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:113
        tmpreg |= (currentmode << pos);
     ef0:	fdc42783          	lw	a5,-36(s0)
     ef4:	fec42703          	lw	a4,-20(s0)
     ef8:	00f717b3          	sll	a5,a4,a5
     efc:	fe442703          	lw	a4,-28(s0)
     f00:	8fd9                	or	a5,a5,a4
     f02:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:115

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
     f06:	fc842783          	lw	a5,-56(s0)
     f0a:	4798                	lw	a4,8(a5)
     f0c:	02800793          	li	a5,40
     f10:	00f71b63          	bne	a4,a5,f26 <GPIO_Init+0xf8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:117
        {
          GPIOx->BCR = (((uint32_t)0x01) << pinpos);
     f14:	fe842783          	lw	a5,-24(s0)
     f18:	4705                	li	a4,1
     f1a:	00f71733          	sll	a4,a4,a5
     f1e:	fcc42783          	lw	a5,-52(s0)
     f22:	cbd8                	sw	a4,20(a5)
     f24:	a005                	j	f44 <GPIO_Init+0x116>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:121
        }
        else
        {
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
     f26:	fc842783          	lw	a5,-56(s0)
     f2a:	4798                	lw	a4,8(a5)
     f2c:	04800793          	li	a5,72
     f30:	00f71a63          	bne	a4,a5,f44 <GPIO_Init+0x116>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:123
          {
            GPIOx->BSHR = (((uint32_t)0x01) << pinpos);
     f34:	fe842783          	lw	a5,-24(s0)
     f38:	4705                	li	a4,1
     f3a:	00f71733          	sll	a4,a4,a5
     f3e:	fcc42783          	lw	a5,-52(s0)
     f42:	cb98                	sw	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103 (discriminator 2)
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     f44:	fe842783          	lw	a5,-24(s0)
     f48:	0785                	addi	a5,a5,1
     f4a:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:103 (discriminator 1)
     f4e:	fe842703          	lw	a4,-24(s0)
     f52:	479d                	li	a5,7
     f54:	f4e7f2e3          	bgeu	a5,a4,e98 <GPIO_Init+0x6a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:128
          }
        }
      }
    }
    GPIOx->CFGLR = tmpreg;
     f58:	fcc42783          	lw	a5,-52(s0)
     f5c:	fe442703          	lw	a4,-28(s0)
     f60:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:131
  }

  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
     f62:	fc842783          	lw	a5,-56(s0)
     f66:	0007d703          	lhu	a4,0(a5)
     f6a:	0ff00793          	li	a5,255
     f6e:	0ee7f163          	bgeu	a5,a4,1050 <GPIO_Init+0x222>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:133
  {
    tmpreg = GPIOx->CFGHR;
     f72:	fcc42783          	lw	a5,-52(s0)
     f76:	43dc                	lw	a5,4(a5)
     f78:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135
		
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
     f7c:	fe042423          	sw	zero,-24(s0)
     f80:	a875                	j	103c <GPIO_Init+0x20e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:137
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
     f82:	fe842783          	lw	a5,-24(s0)
     f86:	07a1                	addi	a5,a5,8
     f88:	4705                	li	a4,1
     f8a:	00f717b3          	sll	a5,a4,a5
     f8e:	fcf42e23          	sw	a5,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:138
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
     f92:	fc842783          	lw	a5,-56(s0)
     f96:	0007d783          	lhu	a5,0(a5)
     f9a:	873e                	mv	a4,a5
     f9c:	fdc42783          	lw	a5,-36(s0)
     fa0:	8ff9                	and	a5,a5,a4
     fa2:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:140
			
      if (currentpin == pos)
     fa6:	fe042703          	lw	a4,-32(s0)
     faa:	fdc42783          	lw	a5,-36(s0)
     fae:	08f71263          	bne	a4,a5,1032 <GPIO_Init+0x204>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:142
      {
        pos = pinpos << 2;
     fb2:	fe842783          	lw	a5,-24(s0)
     fb6:	078a                	slli	a5,a5,0x2
     fb8:	fcf42e23          	sw	a5,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:143
        pinmask = ((uint32_t)0x0F) << pos;
     fbc:	fdc42783          	lw	a5,-36(s0)
     fc0:	473d                	li	a4,15
     fc2:	00f717b3          	sll	a5,a4,a5
     fc6:	fcf42c23          	sw	a5,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:144
        tmpreg &= ~pinmask;
     fca:	fd842783          	lw	a5,-40(s0)
     fce:	fff7c793          	not	a5,a5
     fd2:	fe442703          	lw	a4,-28(s0)
     fd6:	8ff9                	and	a5,a5,a4
     fd8:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:145
        tmpreg |= (currentmode << pos);
     fdc:	fdc42783          	lw	a5,-36(s0)
     fe0:	fec42703          	lw	a4,-20(s0)
     fe4:	00f717b3          	sll	a5,a4,a5
     fe8:	fe442703          	lw	a4,-28(s0)
     fec:	8fd9                	or	a5,a5,a4
     fee:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:147

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
     ff2:	fc842783          	lw	a5,-56(s0)
     ff6:	4798                	lw	a4,8(a5)
     ff8:	02800793          	li	a5,40
     ffc:	00f71b63          	bne	a4,a5,1012 <GPIO_Init+0x1e4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:149
        {
          GPIOx->BCR = (((uint32_t)0x01) << (pinpos + 0x08));
    1000:	fe842783          	lw	a5,-24(s0)
    1004:	07a1                	addi	a5,a5,8
    1006:	4705                	li	a4,1
    1008:	00f71733          	sll	a4,a4,a5
    100c:	fcc42783          	lw	a5,-52(s0)
    1010:	cbd8                	sw	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:152
        }

        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
    1012:	fc842783          	lw	a5,-56(s0)
    1016:	4798                	lw	a4,8(a5)
    1018:	04800793          	li	a5,72
    101c:	00f71b63          	bne	a4,a5,1032 <GPIO_Init+0x204>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:154
        {
          GPIOx->BSHR = (((uint32_t)0x01) << (pinpos + 0x08));
    1020:	fe842783          	lw	a5,-24(s0)
    1024:	07a1                	addi	a5,a5,8
    1026:	4705                	li	a4,1
    1028:	00f71733          	sll	a4,a4,a5
    102c:	fcc42783          	lw	a5,-52(s0)
    1030:	cb98                	sw	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135 (discriminator 2)
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    1032:	fe842783          	lw	a5,-24(s0)
    1036:	0785                	addi	a5,a5,1
    1038:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:135 (discriminator 1)
    103c:	fe842703          	lw	a4,-24(s0)
    1040:	479d                	li	a5,7
    1042:	f4e7f0e3          	bgeu	a5,a4,f82 <GPIO_Init+0x154>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:158
        }
      }
    }
    GPIOx->CFGHR = tmpreg;
    1046:	fcc42783          	lw	a5,-52(s0)
    104a:	fe442703          	lw	a4,-28(s0)
    104e:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:160
  }
}
    1050:	0001                	nop
    1052:	5472                	lw	s0,60(sp)
    1054:	6121                	addi	sp,sp,64
    1056:	8082                	ret

00001058 <GPIO_WriteBit>:
GPIO_WriteBit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:282
*                    Bit_SetL: to clear the port pin.
*                    Bit_SetH: to set the port pin.                  
* Return         : None
*******************************************************************************/
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
    1058:	1101                	addi	sp,sp,-32
    105a:	ce22                	sw	s0,28(sp)
    105c:	1000                	addi	s0,sp,32
    105e:	fea42623          	sw	a0,-20(s0)
    1062:	87ae                	mv	a5,a1
    1064:	fec42223          	sw	a2,-28(s0)
    1068:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:283
  if (BitVal != Bit_RESET)
    106c:	fe442783          	lw	a5,-28(s0)
    1070:	c799                	beqz	a5,107e <GPIO_WriteBit+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:285
  {
    GPIOx->BSHR = GPIO_Pin;
    1072:	fea45703          	lhu	a4,-22(s0)
    1076:	fec42783          	lw	a5,-20(s0)
    107a:	cb98                	sw	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:291
  }
  else
  {
    GPIOx->BCR = GPIO_Pin;
  }
}
    107c:	a031                	j	1088 <GPIO_WriteBit+0x30>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:289
    GPIOx->BCR = GPIO_Pin;
    107e:	fea45703          	lhu	a4,-22(s0)
    1082:	fec42783          	lw	a5,-20(s0)
    1086:	cbd8                	sw	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:291
}
    1088:	0001                	nop
    108a:	4472                	lw	s0,28(sp)
    108c:	6105                	addi	sp,sp,32
    108e:	8082                	ret

00001090 <GPIO_PinRemapConfig>:
GPIO_PinRemapConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:402
*      only for High density Value line devices)     
*                  NewState: ENABLE or DISABLE.             
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
    1090:	7179                	addi	sp,sp,-48
    1092:	d622                	sw	s0,44(sp)
    1094:	1800                	addi	s0,sp,48
    1096:	fca42e23          	sw	a0,-36(s0)
    109a:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:403
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
    109e:	fe042423          	sw	zero,-24(s0)
    10a2:	fe042223          	sw	zero,-28(s0)
    10a6:	fe042623          	sw	zero,-20(s0)
    10aa:	fe042023          	sw	zero,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:405

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    10ae:	fdc42783          	lw	a5,-36(s0)
    10b2:	0007d863          	bgez	a5,10c2 <GPIO_PinRemapConfig+0x32>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:407
  {
    tmpreg = AFIO->PCFR2;
    10b6:	400107b7          	lui	a5,0x40010
    10ba:	4fdc                	lw	a5,28(a5)
    10bc:	fef42623          	sw	a5,-20(s0)
    10c0:	a031                	j	10cc <GPIO_PinRemapConfig+0x3c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:411
  }
  else
  {
    tmpreg = AFIO->PCFR1;
    10c2:	400107b7          	lui	a5,0x40010
    10c6:	43dc                	lw	a5,4(a5)
    10c8:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:414
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
    10cc:	fdc42783          	lw	a5,-36(s0)
    10d0:	83c1                	srli	a5,a5,0x10
    10d2:	8bbd                	andi	a5,a5,15
    10d4:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:415
  tmp = GPIO_Remap & LSB_MASK;
    10d8:	fdc42703          	lw	a4,-36(s0)
    10dc:	67c1                	lui	a5,0x10
    10de:	17fd                	addi	a5,a5,-1
    10e0:	8ff9                	and	a5,a5,a4
    10e2:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:417

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
    10e6:	fdc42703          	lw	a4,-36(s0)
    10ea:	003007b7          	lui	a5,0x300
    10ee:	8f7d                	and	a4,a4,a5
    10f0:	003007b7          	lui	a5,0x300
    10f4:	02f71563          	bne	a4,a5,111e <GPIO_PinRemapConfig+0x8e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:419
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    10f8:	fec42703          	lw	a4,-20(s0)
    10fc:	f10007b7          	lui	a5,0xf1000
    1100:	17fd                	addi	a5,a5,-1
    1102:	8ff9                	and	a5,a5,a4
    1104:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:420
    AFIO->PCFR1 &= DBGAFR_SWJCFG_MASK;
    1108:	400107b7          	lui	a5,0x40010
    110c:	43d4                	lw	a3,4(a5)
    110e:	400107b7          	lui	a5,0x40010
    1112:	f1000737          	lui	a4,0xf1000
    1116:	177d                	addi	a4,a4,-1
    1118:	8f75                	and	a4,a4,a3
    111a:	c3d8                	sw	a4,4(a5)
    111c:	a0ad                	j	1186 <GPIO_PinRemapConfig+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:422
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
    111e:	fdc42703          	lw	a4,-36(s0)
    1122:	001007b7          	lui	a5,0x100
    1126:	8ff9                	and	a5,a5,a4
    1128:	cb8d                	beqz	a5,115a <GPIO_PinRemapConfig+0xca>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:424
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
    112a:	fe042783          	lw	a5,-32(s0)
    112e:	470d                	li	a4,3
    1130:	00f717b3          	sll	a5,a4,a5
    1134:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:425
    tmpreg &= ~tmp1;
    1138:	fe442783          	lw	a5,-28(s0)
    113c:	fff7c793          	not	a5,a5
    1140:	fec42703          	lw	a4,-20(s0)
    1144:	8ff9                	and	a5,a5,a4
    1146:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:426
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    114a:	fec42703          	lw	a4,-20(s0)
    114e:	0f0007b7          	lui	a5,0xf000
    1152:	8fd9                	or	a5,a5,a4
    1154:	fef42623          	sw	a5,-20(s0)
    1158:	a03d                	j	1186 <GPIO_PinRemapConfig+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:430
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
    115a:	fdc42783          	lw	a5,-36(s0)
    115e:	83d5                	srli	a5,a5,0x15
    1160:	0792                	slli	a5,a5,0x4
    1162:	fe842703          	lw	a4,-24(s0)
    1166:	00f717b3          	sll	a5,a4,a5
    116a:	fff7c793          	not	a5,a5
    116e:	fec42703          	lw	a4,-20(s0)
    1172:	8ff9                	and	a5,a5,a4
    1174:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:431
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
    1178:	fec42703          	lw	a4,-20(s0)
    117c:	0f0007b7          	lui	a5,0xf000
    1180:	8fd9                	or	a5,a5,a4
    1182:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:434
  }

  if (NewState != DISABLE)
    1186:	fd842783          	lw	a5,-40(s0)
    118a:	cf91                	beqz	a5,11a6 <GPIO_PinRemapConfig+0x116>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:436
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
    118c:	fdc42783          	lw	a5,-36(s0)
    1190:	83d5                	srli	a5,a5,0x15
    1192:	0792                	slli	a5,a5,0x4
    1194:	fe842703          	lw	a4,-24(s0)
    1198:	00f717b3          	sll	a5,a4,a5
    119c:	fec42703          	lw	a4,-20(s0)
    11a0:	8fd9                	or	a5,a5,a4
    11a2:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:439
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
    11a6:	fdc42783          	lw	a5,-36(s0)
    11aa:	0007d863          	bgez	a5,11ba <GPIO_PinRemapConfig+0x12a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:441
  {
    AFIO->PCFR2 = tmpreg;
    11ae:	400107b7          	lui	a5,0x40010
    11b2:	fec42703          	lw	a4,-20(s0)
    11b6:	cfd8                	sw	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:447
  }
  else
  {
    AFIO->PCFR1 = tmpreg;
  }  
}
    11b8:	a031                	j	11c4 <GPIO_PinRemapConfig+0x134>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:445
    AFIO->PCFR1 = tmpreg;
    11ba:	400107b7          	lui	a5,0x40010
    11be:	fec42703          	lw	a4,-20(s0)
    11c2:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:447
}
    11c4:	0001                	nop
    11c6:	5432                	lw	s0,44(sp)
    11c8:	6145                	addi	sp,sp,48
    11ca:	8082                	ret

000011cc <GPIO_EXTILineConfig>:
GPIO_EXTILineConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:459
*                  GPIO_PinSource: specifies the EXTI line to be configured.
*                    This parameter can be GPIO_PinSourcex where x can be (0..15).
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
    11cc:	7179                	addi	sp,sp,-48
    11ce:	d622                	sw	s0,44(sp)
    11d0:	1800                	addi	s0,sp,48
    11d2:	87aa                	mv	a5,a0
    11d4:	872e                	mv	a4,a1
    11d6:	fcf40fa3          	sb	a5,-33(s0)
    11da:	87ba                	mv	a5,a4
    11dc:	fcf40f23          	sb	a5,-34(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:460
  uint32_t tmp = 0x00;
    11e0:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:462

  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
    11e4:	fde44783          	lbu	a5,-34(s0)
    11e8:	8b8d                	andi	a5,a5,3
    11ea:	078a                	slli	a5,a5,0x2
    11ec:	473d                	li	a4,15
    11ee:	00f717b3          	sll	a5,a4,a5
    11f2:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:463
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
    11f6:	40010737          	lui	a4,0x40010
    11fa:	fde44783          	lbu	a5,-34(s0)
    11fe:	8389                	srli	a5,a5,0x2
    1200:	0ff7f793          	andi	a5,a5,255
    1204:	078a                	slli	a5,a5,0x2
    1206:	97ba                	add	a5,a5,a4
    1208:	4798                	lw	a4,8(a5)
    120a:	fec42783          	lw	a5,-20(s0)
    120e:	fff7c793          	not	a5,a5
    1212:	400106b7          	lui	a3,0x40010
    1216:	fde44603          	lbu	a2,-34(s0)
    121a:	8209                	srli	a2,a2,0x2
    121c:	0ff67613          	andi	a2,a2,255
    1220:	8f7d                	and	a4,a4,a5
    1222:	00261793          	slli	a5,a2,0x2
    1226:	97b6                	add	a5,a5,a3
    1228:	c798                	sw	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:464
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
    122a:	40010737          	lui	a4,0x40010
    122e:	fde44783          	lbu	a5,-34(s0)
    1232:	8389                	srli	a5,a5,0x2
    1234:	0ff7f793          	andi	a5,a5,255
    1238:	078a                	slli	a5,a5,0x2
    123a:	97ba                	add	a5,a5,a4
    123c:	4798                	lw	a4,8(a5)
    123e:	fdf44683          	lbu	a3,-33(s0)
    1242:	fde44783          	lbu	a5,-34(s0)
    1246:	8b8d                	andi	a5,a5,3
    1248:	078a                	slli	a5,a5,0x2
    124a:	00f697b3          	sll	a5,a3,a5
    124e:	400106b7          	lui	a3,0x40010
    1252:	fde44603          	lbu	a2,-34(s0)
    1256:	8209                	srli	a2,a2,0x2
    1258:	0ff67613          	andi	a2,a2,255
    125c:	8f5d                	or	a4,a4,a5
    125e:	00261793          	slli	a5,a2,0x2
    1262:	97b6                	add	a5,a5,a3
    1264:	c798                	sw	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_gpio.c:465
}
    1266:	0001                	nop
    1268:	5432                	lw	s0,44(sp)
    126a:	6145                	addi	sp,sp,48
    126c:	8082                	ret

0000126e <NVIC_EnableIRQ>:
NVIC_EnableIRQ():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:126
* Function Name  : NVIC_EnableIRQ
* Description    : Enable Interrupt
* Input          : IRQn: Interrupt Numbers
* Return         : None
*******************************************************************************/
RV_STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn){
    126e:	1101                	addi	sp,sp,-32
    1270:	ce22                	sw	s0,28(sp)
    1272:	1000                	addi	s0,sp,32
    1274:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:127
  NVIC->IENR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
    1278:	fec42783          	lw	a5,-20(s0)
    127c:	8bfd                	andi	a5,a5,31
    127e:	4705                	li	a4,1
    1280:	00f716b3          	sll	a3,a4,a5
    1284:	e000e737          	lui	a4,0xe000e
    1288:	fec42783          	lw	a5,-20(s0)
    128c:	8395                	srli	a5,a5,0x5
    128e:	04078793          	addi	a5,a5,64 # 40010040 <_eusrstack+0x2000b040>
    1292:	078a                	slli	a5,a5,0x2
    1294:	97ba                	add	a5,a5,a4
    1296:	c394                	sw	a3,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:128
}
    1298:	0001                	nop
    129a:	4472                	lw	s0,28(sp)
    129c:	6105                	addi	sp,sp,32
    129e:	8082                	ret

000012a0 <NVIC_DisableIRQ>:
NVIC_DisableIRQ():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:137
* Description    : Disable Interrupt
* Input          : IRQn: Interrupt Numbers
* Return         : None
*******************************************************************************/
RV_STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    12a0:	1101                	addi	sp,sp,-32
    12a2:	ce22                	sw	s0,28(sp)
    12a4:	1000                	addi	s0,sp,32
    12a6:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:138
  NVIC->IRER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
    12aa:	fec42783          	lw	a5,-20(s0)
    12ae:	8bfd                	andi	a5,a5,31
    12b0:	4705                	li	a4,1
    12b2:	00f716b3          	sll	a3,a4,a5
    12b6:	e000e737          	lui	a4,0xe000e
    12ba:	fec42783          	lw	a5,-20(s0)
    12be:	8395                	srli	a5,a5,0x5
    12c0:	06078793          	addi	a5,a5,96
    12c4:	078a                	slli	a5,a5,0x2
    12c6:	97ba                	add	a5,a5,a4
    12c8:	c394                	sw	a3,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:139
}
    12ca:	0001                	nop
    12cc:	4472                	lw	s0,28(sp)
    12ce:	6105                	addi	sp,sp,32
    12d0:	8082                	ret

000012d2 <NVIC_SetPriority>:
NVIC_SetPriority():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:208
*                  priority: bit7:pre-emption priority
*                            bit6-bit4: subpriority
* Return         : None
*******************************************************************************/
RV_STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint8_t priority)
{
    12d2:	1101                	addi	sp,sp,-32
    12d4:	ce22                	sw	s0,28(sp)
    12d6:	1000                	addi	s0,sp,32
    12d8:	fea42623          	sw	a0,-20(s0)
    12dc:	87ae                	mv	a5,a1
    12de:	fef405a3          	sb	a5,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:209
  NVIC->IPRIOR[(uint32_t)(IRQn)] = priority;
    12e2:	e000e737          	lui	a4,0xe000e
    12e6:	fec42783          	lw	a5,-20(s0)
    12ea:	97ba                	add	a5,a5,a4
    12ec:	feb44703          	lbu	a4,-21(s0)
    12f0:	40e78023          	sb	a4,1024(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Core/core_riscv.h:210
}
    12f4:	0001                	nop
    12f6:	4472                	lw	s0,28(sp)
    12f8:	6105                	addi	sp,sp,32
    12fa:	8082                	ret

000012fc <NVIC_Init>:
NVIC_Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:44
* Input          : NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains the
*                                   configuration information for the specified NVIC peripheral.                 
* Return         : None
*******************************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
    12fc:	1101                	addi	sp,sp,-32
    12fe:	ce06                	sw	ra,28(sp)
    1300:	cc22                	sw	s0,24(sp)
    1302:	1000                	addi	s0,sp,32
    1304:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:47
	//uint8_t tmppre = 0;

	if((PFIC->CFGR&(1<<1)) != 0)                    //中断嵌套标志位：1为关闭
    1308:	e000e7b7          	lui	a5,0xe000e
    130c:	47bc                	lw	a5,72(a5)
    130e:	8b89                	andi	a5,a5,2
    1310:	c38d                	beqz	a5,1332 <NVIC_Init+0x36>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:49
	{
		NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, NVIC_InitStruct->NVIC_IRQChannelSubPriority<<4);
    1312:	fec42783          	lw	a5,-20(s0)
    1316:	0007c783          	lbu	a5,0(a5) # e000e000 <_eusrstack+0xc0009000>
    131a:	873e                	mv	a4,a5
    131c:	fec42783          	lw	a5,-20(s0)
    1320:	0027c783          	lbu	a5,2(a5)
    1324:	0792                	slli	a5,a5,0x4
    1326:	0ff7f793          	andi	a5,a5,255
    132a:	85be                	mv	a1,a5
    132c:	853a                	mv	a0,a4
    132e:	3755                	jal	12d2 <NVIC_SetPriority>
    1330:	a095                	j	1394 <NVIC_Init+0x98>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:51
	}
	else if((PFIC->CFGR&(1<<1)) == 0)               //中断嵌套标志位：0为打开
    1332:	e000e7b7          	lui	a5,0xe000e
    1336:	47bc                	lw	a5,72(a5)
    1338:	8b89                	andi	a5,a5,2
    133a:	efa9                	bnez	a5,1394 <NVIC_Init+0x98>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:53
	{
        if(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority == 1)
    133c:	fec42783          	lw	a5,-20(s0)
    1340:	0017c703          	lbu	a4,1(a5) # e000e001 <_eusrstack+0xc0009001>
    1344:	4785                	li	a5,1
    1346:	02f71863          	bne	a4,a5,1376 <NVIC_Init+0x7a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:55
        {
            NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, (1<<7)|(NVIC_InitStruct->NVIC_IRQChannelSubPriority<<4));
    134a:	fec42783          	lw	a5,-20(s0)
    134e:	0007c783          	lbu	a5,0(a5)
    1352:	873e                	mv	a4,a5
    1354:	fec42783          	lw	a5,-20(s0)
    1358:	0027c783          	lbu	a5,2(a5)
    135c:	0792                	slli	a5,a5,0x4
    135e:	07e2                	slli	a5,a5,0x18
    1360:	87e1                	srai	a5,a5,0x18
    1362:	f807e793          	ori	a5,a5,-128
    1366:	07e2                	slli	a5,a5,0x18
    1368:	87e1                	srai	a5,a5,0x18
    136a:	0ff7f793          	andi	a5,a5,255
    136e:	85be                	mv	a1,a5
    1370:	853a                	mv	a0,a4
    1372:	3785                	jal	12d2 <NVIC_SetPriority>
    1374:	a005                	j	1394 <NVIC_Init+0x98>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:59
        }
        else
        {
            NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, (0<<7)|(NVIC_InitStruct->NVIC_IRQChannelSubPriority<<4));
    1376:	fec42783          	lw	a5,-20(s0)
    137a:	0007c783          	lbu	a5,0(a5)
    137e:	873e                	mv	a4,a5
    1380:	fec42783          	lw	a5,-20(s0)
    1384:	0027c783          	lbu	a5,2(a5)
    1388:	0792                	slli	a5,a5,0x4
    138a:	0ff7f793          	andi	a5,a5,255
    138e:	85be                	mv	a1,a5
    1390:	853a                	mv	a0,a4
    1392:	3781                	jal	12d2 <NVIC_SetPriority>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:93
//	else if(NVIC_Priority_Group == NVIC_PriorityGroup_4)
//	{
//		NVIC_SetPriority( NVIC_InitStruct->NVIC_IRQChannel, NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority<<4);
//	}

  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
    1394:	fec42783          	lw	a5,-20(s0)
    1398:	43dc                	lw	a5,4(a5)
    139a:	cb81                	beqz	a5,13aa <NVIC_Init+0xae>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:95
  {
  	NVIC_EnableIRQ(NVIC_InitStruct->NVIC_IRQChannel);
    139c:	fec42783          	lw	a5,-20(s0)
    13a0:	0007c783          	lbu	a5,0(a5)
    13a4:	853e                	mv	a0,a5
    13a6:	35e1                	jal	126e <NVIC_EnableIRQ>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:101
  }
  else
  {
  	NVIC_DisableIRQ(NVIC_InitStruct->NVIC_IRQChannel);
  }
}
    13a8:	a039                	j	13b6 <NVIC_Init+0xba>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:99
  	NVIC_DisableIRQ(NVIC_InitStruct->NVIC_IRQChannel);
    13aa:	fec42783          	lw	a5,-20(s0)
    13ae:	0007c783          	lbu	a5,0(a5)
    13b2:	853e                	mv	a0,a5
    13b4:	35f5                	jal	12a0 <NVIC_DisableIRQ>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_misc.c:101
}
    13b6:	0001                	nop
    13b8:	40f2                	lw	ra,28(sp)
    13ba:	4462                	lw	s0,24(sp)
    13bc:	6105                	addi	sp,sp,32
    13be:	8082                	ret

000013c0 <RCC_GetClocksFreq>:
RCC_GetClocksFreq():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:469
* Input          : The result of this function could be not correct when using
*      fractional value for HSE crystal.
* Return         : None
********************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
    13c0:	7179                	addi	sp,sp,-48
    13c2:	d622                	sw	s0,44(sp)
    13c4:	1800                	addi	s0,sp,48
    13c6:	fca42e23          	sw	a0,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:470
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
    13ca:	fe042623          	sw	zero,-20(s0)
    13ce:	fe042423          	sw	zero,-24(s0)
    13d2:	fe042223          	sw	zero,-28(s0)
    13d6:	fe042023          	sw	zero,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:472
  
  tmp = RCC->CFGR0 & CFGR0_SWS_Mask;
    13da:	400217b7          	lui	a5,0x40021
    13de:	43dc                	lw	a5,4(a5)
    13e0:	8bb1                	andi	a5,a5,12
    13e2:	fef42623          	sw	a5,-20(s0)
    13e6:	fec42703          	lw	a4,-20(s0)
    13ea:	4791                	li	a5,4
    13ec:	02f70263          	beq	a4,a5,1410 <RCC_GetClocksFreq+0x50>
    13f0:	fec42703          	lw	a4,-20(s0)
    13f4:	47a1                	li	a5,8
    13f6:	02f70563          	beq	a4,a5,1420 <RCC_GetClocksFreq+0x60>
    13fa:	fec42783          	lw	a5,-20(s0)
    13fe:	e7c5                	bnez	a5,14a6 <RCC_GetClocksFreq+0xe6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:477
  
  switch (tmp)
  {
    case 0x00: 
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    1400:	fdc42783          	lw	a5,-36(s0)
    1404:	007a1737          	lui	a4,0x7a1
    1408:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x798160>
    140c:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:478
      break;
    140e:	a065                	j	14b6 <RCC_GetClocksFreq+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:481
		
    case 0x04:
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
    1410:	fdc42783          	lw	a5,-36(s0)
    1414:	007a1737          	lui	a4,0x7a1
    1418:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x798160>
    141c:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:482
      break;
    141e:	a861                	j	14b6 <RCC_GetClocksFreq+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:485
		
    case 0x08:
      pllmull = RCC->CFGR0 & CFGR0_PLLMull_Mask;
    1420:	400217b7          	lui	a5,0x40021
    1424:	43d8                	lw	a4,4(a5)
    1426:	003c07b7          	lui	a5,0x3c0
    142a:	8ff9                	and	a5,a5,a4
    142c:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:486
      pllsource = RCC->CFGR0 & CFGR0_PLLSRC_Mask;    
    1430:	400217b7          	lui	a5,0x40021
    1434:	43d8                	lw	a4,4(a5)
    1436:	67c1                	lui	a5,0x10
    1438:	8ff9                	and	a5,a5,a4
    143a:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:487
      pllmull = ( pllmull >> 18) + 2;
    143e:	fe842783          	lw	a5,-24(s0)
    1442:	83c9                	srli	a5,a5,0x12
    1444:	0789                	addi	a5,a5,2
    1446:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:489
      
      if (pllsource == 0x00)
    144a:	fe442783          	lw	a5,-28(s0)
    144e:	ef89                	bnez	a5,1468 <RCC_GetClocksFreq+0xa8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:491
      {
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
    1450:	fe842703          	lw	a4,-24(s0)
    1454:	003d17b7          	lui	a5,0x3d1
    1458:	90078793          	addi	a5,a5,-1792 # 3d0900 <_data_lma+0x3c7860>
    145c:	02f70733          	mul	a4,a4,a5
    1460:	fdc42783          	lw	a5,-36(s0)
    1464:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
        }
      } 
      break;
    1466:	a881                	j	14b6 <RCC_GetClocksFreq+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:495
        if ((RCC->CFGR0 & CFGR0_PLLXTPRE_Mask) != (uint32_t)RESET)
    1468:	400217b7          	lui	a5,0x40021
    146c:	43d8                	lw	a4,4(a5)
    146e:	000207b7          	lui	a5,0x20
    1472:	8ff9                	and	a5,a5,a4
    1474:	cf89                	beqz	a5,148e <RCC_GetClocksFreq+0xce>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:497
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
    1476:	fe842703          	lw	a4,-24(s0)
    147a:	003d17b7          	lui	a5,0x3d1
    147e:	90078793          	addi	a5,a5,-1792 # 3d0900 <_data_lma+0x3c7860>
    1482:	02f70733          	mul	a4,a4,a5
    1486:	fdc42783          	lw	a5,-36(s0)
    148a:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
      break;
    148c:	a02d                	j	14b6 <RCC_GetClocksFreq+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:501
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
    148e:	fe842703          	lw	a4,-24(s0)
    1492:	007a17b7          	lui	a5,0x7a1
    1496:	20078793          	addi	a5,a5,512 # 7a1200 <_data_lma+0x798160>
    149a:	02f70733          	mul	a4,a4,a5
    149e:	fdc42783          	lw	a5,-36(s0)
    14a2:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:504
      break;
    14a4:	a809                	j	14b6 <RCC_GetClocksFreq+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:507

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    14a6:	fdc42783          	lw	a5,-36(s0)
    14aa:	007a1737          	lui	a4,0x7a1
    14ae:	20070713          	addi	a4,a4,512 # 7a1200 <_data_lma+0x798160>
    14b2:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:508
      break;
    14b4:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:511
  }

  tmp = RCC->CFGR0 & CFGR0_HPRE_Set_Mask;
    14b6:	400217b7          	lui	a5,0x40021
    14ba:	43dc                	lw	a5,4(a5)
    14bc:	0f07f793          	andi	a5,a5,240
    14c0:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:512
  tmp = tmp >> 4;
    14c4:	fec42783          	lw	a5,-20(s0)
    14c8:	8391                	srli	a5,a5,0x4
    14ca:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:513
  presc = APBAHBPrescTable[tmp];
    14ce:	200007b7          	lui	a5,0x20000
    14d2:	00078713          	mv	a4,a5
    14d6:	fec42783          	lw	a5,-20(s0)
    14da:	97ba                	add	a5,a5,a4
    14dc:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
    14e0:	0ff7f793          	andi	a5,a5,255
    14e4:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:514
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
    14e8:	fdc42783          	lw	a5,-36(s0)
    14ec:	4398                	lw	a4,0(a5)
    14ee:	fe042783          	lw	a5,-32(s0)
    14f2:	00f75733          	srl	a4,a4,a5
    14f6:	fdc42783          	lw	a5,-36(s0)
    14fa:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:515
  tmp = RCC->CFGR0 & CFGR0_PPRE1_Set_Mask;
    14fc:	400217b7          	lui	a5,0x40021
    1500:	43dc                	lw	a5,4(a5)
    1502:	7007f793          	andi	a5,a5,1792
    1506:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:516
  tmp = tmp >> 8;
    150a:	fec42783          	lw	a5,-20(s0)
    150e:	83a1                	srli	a5,a5,0x8
    1510:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:517
  presc = APBAHBPrescTable[tmp];
    1514:	200007b7          	lui	a5,0x20000
    1518:	00078713          	mv	a4,a5
    151c:	fec42783          	lw	a5,-20(s0)
    1520:	97ba                	add	a5,a5,a4
    1522:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
    1526:	0ff7f793          	andi	a5,a5,255
    152a:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:518
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    152e:	fdc42783          	lw	a5,-36(s0)
    1532:	43d8                	lw	a4,4(a5)
    1534:	fe042783          	lw	a5,-32(s0)
    1538:	00f75733          	srl	a4,a4,a5
    153c:	fdc42783          	lw	a5,-36(s0)
    1540:	c798                	sw	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:519
  tmp = RCC->CFGR0 & CFGR0_PPRE2_Set_Mask;
    1542:	400217b7          	lui	a5,0x40021
    1546:	43d8                	lw	a4,4(a5)
    1548:	6791                	lui	a5,0x4
    154a:	80078793          	addi	a5,a5,-2048 # 3800 <zf_sprintf+0x3a8>
    154e:	8ff9                	and	a5,a5,a4
    1550:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:520
  tmp = tmp >> 11;
    1554:	fec42783          	lw	a5,-20(s0)
    1558:	83ad                	srli	a5,a5,0xb
    155a:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:521
  presc = APBAHBPrescTable[tmp];
    155e:	200007b7          	lui	a5,0x20000
    1562:	00078713          	mv	a4,a5
    1566:	fec42783          	lw	a5,-20(s0)
    156a:	97ba                	add	a5,a5,a4
    156c:	0007c783          	lbu	a5,0(a5) # 20000000 <_data_vma>
    1570:	0ff7f793          	andi	a5,a5,255
    1574:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:522
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
    1578:	fdc42783          	lw	a5,-36(s0)
    157c:	43d8                	lw	a4,4(a5)
    157e:	fe042783          	lw	a5,-32(s0)
    1582:	00f75733          	srl	a4,a4,a5
    1586:	fdc42783          	lw	a5,-36(s0)
    158a:	c7d8                	sw	a4,12(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:523
  tmp = RCC->CFGR0 & CFGR0_ADCPRE_Set_Mask;
    158c:	400217b7          	lui	a5,0x40021
    1590:	43d8                	lw	a4,4(a5)
    1592:	67b1                	lui	a5,0xc
    1594:	8ff9                	and	a5,a5,a4
    1596:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:524
  tmp = tmp >> 14;
    159a:	fec42783          	lw	a5,-20(s0)
    159e:	83b9                	srli	a5,a5,0xe
    15a0:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:525
  presc = ADCPrescTable[tmp];
    15a4:	200007b7          	lui	a5,0x20000
    15a8:	07078713          	addi	a4,a5,112 # 20000070 <ADCPrescTable>
    15ac:	fec42783          	lw	a5,-20(s0)
    15b0:	97ba                	add	a5,a5,a4
    15b2:	0007c783          	lbu	a5,0(a5)
    15b6:	0ff7f793          	andi	a5,a5,255
    15ba:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:526
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
    15be:	fdc42783          	lw	a5,-36(s0)
    15c2:	47d8                	lw	a4,12(a5)
    15c4:	fe042783          	lw	a5,-32(s0)
    15c8:	02f75733          	divu	a4,a4,a5
    15cc:	fdc42783          	lw	a5,-36(s0)
    15d0:	cb98                	sw	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:527
}
    15d2:	0001                	nop
    15d4:	5432                	lw	s0,44(sp)
    15d6:	6145                	addi	sp,sp,48
    15d8:	8082                	ret

000015da <RCC_APB2PeriphClockCmd>:
RCC_APB2PeriphClockCmd():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:570
*                    RCC_APB2Periph_USART1.
*                  NewState: ENABLE or DISABLE
* Return         : None
*******************************************************************************/	
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
    15da:	1101                	addi	sp,sp,-32
    15dc:	ce22                	sw	s0,28(sp)
    15de:	1000                	addi	s0,sp,32
    15e0:	fea42623          	sw	a0,-20(s0)
    15e4:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:571
  if (NewState != DISABLE)
    15e8:	fe842783          	lw	a5,-24(s0)
    15ec:	cb99                	beqz	a5,1602 <RCC_APB2PeriphClockCmd+0x28>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:573
  {
    RCC->APB2PCENR |= RCC_APB2Periph;
    15ee:	400217b7          	lui	a5,0x40021
    15f2:	4f94                	lw	a3,24(a5)
    15f4:	400217b7          	lui	a5,0x40021
    15f8:	fec42703          	lw	a4,-20(s0)
    15fc:	8f55                	or	a4,a4,a3
    15fe:	cf98                	sw	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:579
  }
  else
  {
    RCC->APB2PCENR &= ~RCC_APB2Periph;
  }
}
    1600:	a821                	j	1618 <RCC_APB2PeriphClockCmd+0x3e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:577
    RCC->APB2PCENR &= ~RCC_APB2Periph;
    1602:	400217b7          	lui	a5,0x40021
    1606:	4f94                	lw	a3,24(a5)
    1608:	fec42783          	lw	a5,-20(s0)
    160c:	fff7c713          	not	a4,a5
    1610:	400217b7          	lui	a5,0x40021
    1614:	8f75                	and	a4,a4,a3
    1616:	cf98                	sw	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:579
}
    1618:	0001                	nop
    161a:	4472                	lw	s0,28(sp)
    161c:	6105                	addi	sp,sp,32
    161e:	8082                	ret

00001620 <RCC_APB1PeriphClockCmd>:
RCC_APB1PeriphClockCmd():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:603
*                    RCC_APB1Periph_DAC.                
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/	
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
    1620:	1101                	addi	sp,sp,-32
    1622:	ce22                	sw	s0,28(sp)
    1624:	1000                	addi	s0,sp,32
    1626:	fea42623          	sw	a0,-20(s0)
    162a:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:604
  if (NewState != DISABLE)
    162e:	fe842783          	lw	a5,-24(s0)
    1632:	cb99                	beqz	a5,1648 <RCC_APB1PeriphClockCmd+0x28>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:606
  {
    RCC->APB1PCENR |= RCC_APB1Periph;
    1634:	400217b7          	lui	a5,0x40021
    1638:	4fd4                	lw	a3,28(a5)
    163a:	400217b7          	lui	a5,0x40021
    163e:	fec42703          	lw	a4,-20(s0)
    1642:	8f55                	or	a4,a4,a3
    1644:	cfd8                	sw	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:612
  }
  else
  {
    RCC->APB1PCENR &= ~RCC_APB1Periph;
  }
}
    1646:	a821                	j	165e <RCC_APB1PeriphClockCmd+0x3e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:610
    RCC->APB1PCENR &= ~RCC_APB1Periph;
    1648:	400217b7          	lui	a5,0x40021
    164c:	4fd4                	lw	a3,28(a5)
    164e:	fec42783          	lw	a5,-20(s0)
    1652:	fff7c713          	not	a4,a5
    1656:	400217b7          	lui	a5,0x40021
    165a:	8f75                	and	a4,a4,a3
    165c:	cfd8                	sw	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_rcc.c:612
}
    165e:	0001                	nop
    1660:	4472                	lw	s0,28(sp)
    1662:	6105                	addi	sp,sp,32
    1664:	8082                	ret

00001666 <SPI_Init>:
SPI_Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:83
*                  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
*      contains the configuration information for the specified SPI peripheral.
* Return         : None
*******************************************************************************/
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
    1666:	7179                	addi	sp,sp,-48
    1668:	d622                	sw	s0,44(sp)
    166a:	1800                	addi	s0,sp,48
    166c:	fca42e23          	sw	a0,-36(s0)
    1670:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:84
  uint16_t tmpreg = 0;
    1674:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:86
  
  tmpreg = SPIx->CTLR1;
    1678:	fdc42783          	lw	a5,-36(s0)
    167c:	0007d783          	lhu	a5,0(a5) # 40021000 <_eusrstack+0x2001c000>
    1680:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:87
  tmpreg &= CTLR1_CLEAR_Mask;
    1684:	fee45703          	lhu	a4,-18(s0)
    1688:	678d                	lui	a5,0x3
    168a:	04078793          	addi	a5,a5,64 # 3040 <ips114_showint16+0x16c>
    168e:	8ff9                	and	a5,a5,a4
    1690:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:88
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    1694:	fd842783          	lw	a5,-40(s0)
    1698:	0007d703          	lhu	a4,0(a5)
    169c:	fd842783          	lw	a5,-40(s0)
    16a0:	0027d783          	lhu	a5,2(a5)
    16a4:	8fd9                	or	a5,a5,a4
    16a6:	01079713          	slli	a4,a5,0x10
    16aa:	8341                	srli	a4,a4,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:89
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
    16ac:	fd842783          	lw	a5,-40(s0)
    16b0:	0047d783          	lhu	a5,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:88
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    16b4:	8fd9                	or	a5,a5,a4
    16b6:	01079713          	slli	a4,a5,0x10
    16ba:	8341                	srli	a4,a4,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:89
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
    16bc:	fd842783          	lw	a5,-40(s0)
    16c0:	0067d783          	lhu	a5,6(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:88
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    16c4:	8fd9                	or	a5,a5,a4
    16c6:	01079713          	slli	a4,a5,0x10
    16ca:	8341                	srli	a4,a4,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:90
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
    16cc:	fd842783          	lw	a5,-40(s0)
    16d0:	0087d783          	lhu	a5,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:88
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    16d4:	8fd9                	or	a5,a5,a4
    16d6:	01079713          	slli	a4,a5,0x10
    16da:	8341                	srli	a4,a4,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:90
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
    16dc:	fd842783          	lw	a5,-40(s0)
    16e0:	00a7d783          	lhu	a5,10(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:88
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    16e4:	8fd9                	or	a5,a5,a4
    16e6:	01079713          	slli	a4,a5,0x10
    16ea:	8341                	srli	a4,a4,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:91
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
    16ec:	fd842783          	lw	a5,-40(s0)
    16f0:	00c7d783          	lhu	a5,12(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:88
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    16f4:	8fd9                	or	a5,a5,a4
    16f6:	01079713          	slli	a4,a5,0x10
    16fa:	8341                	srli	a4,a4,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:91
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
    16fc:	fd842783          	lw	a5,-40(s0)
    1700:	00e7d783          	lhu	a5,14(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:88
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
    1704:	8fd9                	or	a5,a5,a4
    1706:	01079713          	slli	a4,a5,0x10
    170a:	8341                	srli	a4,a4,0x10
    170c:	fee45783          	lhu	a5,-18(s0)
    1710:	8fd9                	or	a5,a5,a4
    1712:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:93

  SPIx->CTLR1 = tmpreg;
    1716:	fdc42783          	lw	a5,-36(s0)
    171a:	fee45703          	lhu	a4,-18(s0)
    171e:	00e79023          	sh	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:94
  SPIx->I2SCFGR &= SPI_Mode_Select;		
    1722:	fdc42783          	lw	a5,-36(s0)
    1726:	01c7d783          	lhu	a5,28(a5)
    172a:	01079713          	slli	a4,a5,0x10
    172e:	8341                	srli	a4,a4,0x10
    1730:	77fd                	lui	a5,0xfffff
    1732:	7ff78793          	addi	a5,a5,2047 # fffff7ff <_eusrstack+0xdfffa7ff>
    1736:	8ff9                	and	a5,a5,a4
    1738:	01079713          	slli	a4,a5,0x10
    173c:	8341                	srli	a4,a4,0x10
    173e:	fdc42783          	lw	a5,-36(s0)
    1742:	00e79e23          	sh	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:95
  SPIx->CRCR = SPI_InitStruct->SPI_CRCPolynomial;
    1746:	fd842783          	lw	a5,-40(s0)
    174a:	0107d703          	lhu	a4,16(a5)
    174e:	fdc42783          	lw	a5,-36(s0)
    1752:	00e79823          	sh	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:96
}
    1756:	0001                	nop
    1758:	5432                	lw	s0,44(sp)
    175a:	6145                	addi	sp,sp,48
    175c:	8082                	ret

0000175e <SPI_Cmd>:
SPI_Cmd():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:221
* Input          : SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
    175e:	1101                	addi	sp,sp,-32
    1760:	ce22                	sw	s0,28(sp)
    1762:	1000                	addi	s0,sp,32
    1764:	fea42623          	sw	a0,-20(s0)
    1768:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:222
  if (NewState != DISABLE)
    176c:	fe842783          	lw	a5,-24(s0)
    1770:	c38d                	beqz	a5,1792 <SPI_Cmd+0x34>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:224
  {
    SPIx->CTLR1 |= CTLR1_SPE_Set;
    1772:	fec42783          	lw	a5,-20(s0)
    1776:	0007d783          	lhu	a5,0(a5)
    177a:	07c2                	slli	a5,a5,0x10
    177c:	83c1                	srli	a5,a5,0x10
    177e:	0407e793          	ori	a5,a5,64
    1782:	01079713          	slli	a4,a5,0x10
    1786:	8341                	srli	a4,a4,0x10
    1788:	fec42783          	lw	a5,-20(s0)
    178c:	00e79023          	sh	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:230
  }
  else
  {
    SPIx->CTLR1 &= CTLR1_SPE_Reset;
  }
}
    1790:	a005                	j	17b0 <SPI_Cmd+0x52>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:228
    SPIx->CTLR1 &= CTLR1_SPE_Reset;
    1792:	fec42783          	lw	a5,-20(s0)
    1796:	0007d783          	lhu	a5,0(a5)
    179a:	07c2                	slli	a5,a5,0x10
    179c:	83c1                	srli	a5,a5,0x10
    179e:	fbf7f793          	andi	a5,a5,-65
    17a2:	01079713          	slli	a4,a5,0x10
    17a6:	8341                	srli	a4,a4,0x10
    17a8:	fec42783          	lw	a5,-20(s0)
    17ac:	00e79023          	sh	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_spi.c:230
}
    17b0:	0001                	nop
    17b2:	4472                	lw	s0,28(sp)
    17b4:	6105                	addi	sp,sp,32
    17b6:	8082                	ret

000017b8 <TIM_TimeBaseInit>:
TIM_TimeBaseInit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:67
*                  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
*      structure.
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    17b8:	7179                	addi	sp,sp,-48
    17ba:	d622                	sw	s0,44(sp)
    17bc:	1800                	addi	s0,sp,48
    17be:	fca42e23          	sw	a0,-36(s0)
    17c2:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:68
  uint16_t tmpcr1 = 0;
    17c6:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:70

  tmpcr1 = TIMx->CTLR1;  
    17ca:	fdc42783          	lw	a5,-36(s0)
    17ce:	0007d783          	lhu	a5,0(a5)
    17d2:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72

  if((TIMx == TIM1) || (TIMx == TIM2) || (TIMx == TIM3)|| (TIMx == TIM4)) 
    17d6:	fdc42703          	lw	a4,-36(s0)
    17da:	400137b7          	lui	a5,0x40013
    17de:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    17e2:	02f70863          	beq	a4,a5,1812 <TIM_TimeBaseInit+0x5a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72 (discriminator 1)
    17e6:	fdc42703          	lw	a4,-36(s0)
    17ea:	400007b7          	lui	a5,0x40000
    17ee:	02f70263          	beq	a4,a5,1812 <TIM_TimeBaseInit+0x5a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72 (discriminator 2)
    17f2:	fdc42703          	lw	a4,-36(s0)
    17f6:	400007b7          	lui	a5,0x40000
    17fa:	40078793          	addi	a5,a5,1024 # 40000400 <_eusrstack+0x1fffb400>
    17fe:	00f70a63          	beq	a4,a5,1812 <TIM_TimeBaseInit+0x5a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:72 (discriminator 3)
    1802:	fdc42703          	lw	a4,-36(s0)
    1806:	400017b7          	lui	a5,0x40001
    180a:	80078793          	addi	a5,a5,-2048 # 40000800 <_eusrstack+0x1fffb800>
    180e:	02f71163          	bne	a4,a5,1830 <TIM_TimeBaseInit+0x78>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:74
  {
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_DIR | TIM_CMS)));
    1812:	fee45783          	lhu	a5,-18(s0)
    1816:	f8f7f793          	andi	a5,a5,-113
    181a:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:75
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
    181e:	fd842783          	lw	a5,-40(s0)
    1822:	0027d703          	lhu	a4,2(a5)
    1826:	fee45783          	lhu	a5,-18(s0)
    182a:	8fd9                	or	a5,a5,a4
    182c:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:78
  }

  tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CTLR1_CKD));
    1830:	fee45783          	lhu	a5,-18(s0)
    1834:	cff7f793          	andi	a5,a5,-769
    1838:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:79
  tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
    183c:	fd842783          	lw	a5,-40(s0)
    1840:	0067d703          	lhu	a4,6(a5)
    1844:	fee45783          	lhu	a5,-18(s0)
    1848:	8fd9                	or	a5,a5,a4
    184a:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:81

  TIMx->CTLR1 = tmpcr1;
    184e:	fdc42783          	lw	a5,-36(s0)
    1852:	fee45703          	lhu	a4,-18(s0)
    1856:	00e79023          	sh	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:82
  TIMx->ATRLR = TIM_TimeBaseInitStruct->TIM_Period ;
    185a:	fd842783          	lw	a5,-40(s0)
    185e:	0047d703          	lhu	a4,4(a5)
    1862:	fdc42783          	lw	a5,-36(s0)
    1866:	02e79623          	sh	a4,44(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:83
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    186a:	fd842783          	lw	a5,-40(s0)
    186e:	0007d703          	lhu	a4,0(a5)
    1872:	fdc42783          	lw	a5,-36(s0)
    1876:	02e79423          	sh	a4,40(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:85
    
  if (TIMx == TIM1)  
    187a:	fdc42703          	lw	a4,-36(s0)
    187e:	400137b7          	lui	a5,0x40013
    1882:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    1886:	00f71d63          	bne	a4,a5,18a0 <TIM_TimeBaseInit+0xe8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:87
  {
    TIMx->RPTCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
    188a:	fd842783          	lw	a5,-40(s0)
    188e:	0087c783          	lbu	a5,8(a5)
    1892:	01079713          	slli	a4,a5,0x10
    1896:	8341                	srli	a4,a4,0x10
    1898:	fdc42783          	lw	a5,-36(s0)
    189c:	02e79823          	sh	a4,48(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:90
  }

  TIMx->SWEVGR = TIM_PSCReloadMode_Immediate;           
    18a0:	fdc42783          	lw	a5,-36(s0)
    18a4:	4705                	li	a4,1
    18a6:	00e79a23          	sh	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:91
}
    18aa:	0001                	nop
    18ac:	5432                	lw	s0,44(sp)
    18ae:	6145                	addi	sp,sp,48
    18b0:	8082                	ret

000018b2 <TIM_OC1Init>:
TIM_OC1Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:102
* Input          : TIMx: where x can be 1 to 4 to select the TIM peripheral.
*                  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure.
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    18b2:	7179                	addi	sp,sp,-48
    18b4:	d622                	sw	s0,44(sp)
    18b6:	1800                	addi	s0,sp,48
    18b8:	fca42e23          	sw	a0,-36(s0)
    18bc:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:103
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    18c0:	fe041523          	sh	zero,-22(s0)
    18c4:	fe041723          	sh	zero,-18(s0)
    18c8:	fe041623          	sh	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:105
     
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CC1E);
    18cc:	fdc42783          	lw	a5,-36(s0)
    18d0:	0207d783          	lhu	a5,32(a5)
    18d4:	07c2                	slli	a5,a5,0x10
    18d6:	83c1                	srli	a5,a5,0x10
    18d8:	9bf9                	andi	a5,a5,-2
    18da:	01079713          	slli	a4,a5,0x10
    18de:	8341                	srli	a4,a4,0x10
    18e0:	fdc42783          	lw	a5,-36(s0)
    18e4:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:106
  tmpccer = TIMx->CCER;
    18e8:	fdc42783          	lw	a5,-36(s0)
    18ec:	0207d783          	lhu	a5,32(a5)
    18f0:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:107
  tmpcr2 =  TIMx->CTLR2;
    18f4:	fdc42783          	lw	a5,-36(s0)
    18f8:	0047d783          	lhu	a5,4(a5)
    18fc:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:108
  tmpccmrx = TIMx->CHCTLR1;
    1900:	fdc42783          	lw	a5,-36(s0)
    1904:	0187d783          	lhu	a5,24(a5)
    1908:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:109
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC1M));
    190c:	fea45783          	lhu	a5,-22(s0)
    1910:	f8f7f793          	andi	a5,a5,-113
    1914:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:110
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC1S));
    1918:	fea45783          	lhu	a5,-22(s0)
    191c:	9bf1                	andi	a5,a5,-4
    191e:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:111
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    1922:	fd842783          	lw	a5,-40(s0)
    1926:	0007d703          	lhu	a4,0(a5)
    192a:	fea45783          	lhu	a5,-22(s0)
    192e:	8fd9                	or	a5,a5,a4
    1930:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:112
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1P));
    1934:	fee45783          	lhu	a5,-18(s0)
    1938:	9bf5                	andi	a5,a5,-3
    193a:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:113
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
    193e:	fd842783          	lw	a5,-40(s0)
    1942:	0087d703          	lhu	a4,8(a5)
    1946:	fee45783          	lhu	a5,-18(s0)
    194a:	8fd9                	or	a5,a5,a4
    194c:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:114
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    1950:	fd842783          	lw	a5,-40(s0)
    1954:	0027d703          	lhu	a4,2(a5)
    1958:	fee45783          	lhu	a5,-18(s0)
    195c:	8fd9                	or	a5,a5,a4
    195e:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:116
    
  if(TIMx == TIM1)
    1962:	fdc42703          	lw	a4,-36(s0)
    1966:	400137b7          	lui	a5,0x40013
    196a:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    196e:	06f71c63          	bne	a4,a5,19e6 <TIM_OC1Init+0x134>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:118
  {
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1NP));
    1972:	fee45783          	lhu	a5,-18(s0)
    1976:	9bdd                	andi	a5,a5,-9
    1978:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:119
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    197c:	fd842783          	lw	a5,-40(s0)
    1980:	00a7d703          	lhu	a4,10(a5)
    1984:	fee45783          	lhu	a5,-18(s0)
    1988:	8fd9                	or	a5,a5,a4
    198a:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:121
 
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CC1NE));    
    198e:	fee45783          	lhu	a5,-18(s0)
    1992:	9bed                	andi	a5,a5,-5
    1994:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:122
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    1998:	fd842783          	lw	a5,-40(s0)
    199c:	0047d703          	lhu	a4,4(a5)
    19a0:	fee45783          	lhu	a5,-18(s0)
    19a4:	8fd9                	or	a5,a5,a4
    19a6:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:124
    
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS1));
    19aa:	fec45783          	lhu	a5,-20(s0)
    19ae:	eff7f793          	andi	a5,a5,-257
    19b2:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:125
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS1N));
    19b6:	fec45783          	lhu	a5,-20(s0)
    19ba:	dff7f793          	andi	a5,a5,-513
    19be:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:127
    
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    19c2:	fd842783          	lw	a5,-40(s0)
    19c6:	00c7d703          	lhu	a4,12(a5)
    19ca:	fec45783          	lhu	a5,-20(s0)
    19ce:	8fd9                	or	a5,a5,a4
    19d0:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:128
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
    19d4:	fd842783          	lw	a5,-40(s0)
    19d8:	00e7d703          	lhu	a4,14(a5)
    19dc:	fec45783          	lhu	a5,-20(s0)
    19e0:	8fd9                	or	a5,a5,a4
    19e2:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:131
  }

  TIMx->CTLR2 = tmpcr2;
    19e6:	fdc42783          	lw	a5,-36(s0)
    19ea:	fec45703          	lhu	a4,-20(s0)
    19ee:	00e79223          	sh	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:132
  TIMx->CHCTLR1 = tmpccmrx;
    19f2:	fdc42783          	lw	a5,-36(s0)
    19f6:	fea45703          	lhu	a4,-22(s0)
    19fa:	00e79c23          	sh	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:133
  TIMx->CH1CVR = TIM_OCInitStruct->TIM_Pulse; 
    19fe:	fd842783          	lw	a5,-40(s0)
    1a02:	0067d703          	lhu	a4,6(a5)
    1a06:	fdc42783          	lw	a5,-36(s0)
    1a0a:	02e79a23          	sh	a4,52(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:134
  TIMx->CCER = tmpccer;
    1a0e:	fdc42783          	lw	a5,-36(s0)
    1a12:	fee45703          	lhu	a4,-18(s0)
    1a16:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:135
}
    1a1a:	0001                	nop
    1a1c:	5432                	lw	s0,44(sp)
    1a1e:	6145                	addi	sp,sp,48
    1a20:	8082                	ret

00001a22 <TIM_OC2Init>:
TIM_OC2Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:146
* Input          : TIMx: where x can be 1 to 4 to select the TIM peripheral.
*                  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure.
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    1a22:	7179                	addi	sp,sp,-48
    1a24:	d622                	sw	s0,44(sp)
    1a26:	1800                	addi	s0,sp,48
    1a28:	fca42e23          	sw	a0,-36(s0)
    1a2c:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:147
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    1a30:	fe041523          	sh	zero,-22(s0)
    1a34:	fe041723          	sh	zero,-18(s0)
    1a38:	fe041623          	sh	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:149
   
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CC2E)); 
    1a3c:	fdc42783          	lw	a5,-36(s0)
    1a40:	0207d783          	lhu	a5,32(a5)
    1a44:	07c2                	slli	a5,a5,0x10
    1a46:	83c1                	srli	a5,a5,0x10
    1a48:	9bbd                	andi	a5,a5,-17
    1a4a:	01079713          	slli	a4,a5,0x10
    1a4e:	8341                	srli	a4,a4,0x10
    1a50:	fdc42783          	lw	a5,-36(s0)
    1a54:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:150
  tmpccer = TIMx->CCER;
    1a58:	fdc42783          	lw	a5,-36(s0)
    1a5c:	0207d783          	lhu	a5,32(a5)
    1a60:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:151
  tmpcr2 =  TIMx->CTLR2;
    1a64:	fdc42783          	lw	a5,-36(s0)
    1a68:	0047d783          	lhu	a5,4(a5)
    1a6c:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:152
  tmpccmrx = TIMx->CHCTLR1;
    1a70:	fdc42783          	lw	a5,-36(s0)
    1a74:	0187d783          	lhu	a5,24(a5)
    1a78:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:153
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC2M));
    1a7c:	fea45703          	lhu	a4,-22(s0)
    1a80:	77e5                	lui	a5,0xffff9
    1a82:	17fd                	addi	a5,a5,-1
    1a84:	8ff9                	and	a5,a5,a4
    1a86:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:154
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC2S));
    1a8a:	fea45783          	lhu	a5,-22(s0)
    1a8e:	cff7f793          	andi	a5,a5,-769
    1a92:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:155
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    1a96:	fd842783          	lw	a5,-40(s0)
    1a9a:	0007d783          	lhu	a5,0(a5) # ffff9000 <_eusrstack+0xdfff4000>
    1a9e:	07a2                	slli	a5,a5,0x8
    1aa0:	01079713          	slli	a4,a5,0x10
    1aa4:	8341                	srli	a4,a4,0x10
    1aa6:	fea45783          	lhu	a5,-22(s0)
    1aaa:	8fd9                	or	a5,a5,a4
    1aac:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:156
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2P));
    1ab0:	fee45783          	lhu	a5,-18(s0)
    1ab4:	fdf7f793          	andi	a5,a5,-33
    1ab8:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:157
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
    1abc:	fd842783          	lw	a5,-40(s0)
    1ac0:	0087d783          	lhu	a5,8(a5)
    1ac4:	0792                	slli	a5,a5,0x4
    1ac6:	01079713          	slli	a4,a5,0x10
    1aca:	8341                	srli	a4,a4,0x10
    1acc:	fee45783          	lhu	a5,-18(s0)
    1ad0:	8fd9                	or	a5,a5,a4
    1ad2:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:158
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    1ad6:	fd842783          	lw	a5,-40(s0)
    1ada:	0027d783          	lhu	a5,2(a5)
    1ade:	0792                	slli	a5,a5,0x4
    1ae0:	01079713          	slli	a4,a5,0x10
    1ae4:	8341                	srli	a4,a4,0x10
    1ae6:	fee45783          	lhu	a5,-18(s0)
    1aea:	8fd9                	or	a5,a5,a4
    1aec:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:160
    
  if(TIMx == TIM1)
    1af0:	fdc42703          	lw	a4,-36(s0)
    1af4:	400137b7          	lui	a5,0x40013
    1af8:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    1afc:	0af71063          	bne	a4,a5,1b9c <TIM_OC2Init+0x17a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:162
  {
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NP));
    1b00:	fee45783          	lhu	a5,-18(s0)
    1b04:	f7f7f793          	andi	a5,a5,-129
    1b08:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:163
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    1b0c:	fd842783          	lw	a5,-40(s0)
    1b10:	00a7d783          	lhu	a5,10(a5)
    1b14:	0792                	slli	a5,a5,0x4
    1b16:	01079713          	slli	a4,a5,0x10
    1b1a:	8341                	srli	a4,a4,0x10
    1b1c:	fee45783          	lhu	a5,-18(s0)
    1b20:	8fd9                	or	a5,a5,a4
    1b22:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:164
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CC2NE));    
    1b26:	fee45783          	lhu	a5,-18(s0)
    1b2a:	fbf7f793          	andi	a5,a5,-65
    1b2e:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:165
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    1b32:	fd842783          	lw	a5,-40(s0)
    1b36:	0047d783          	lhu	a5,4(a5)
    1b3a:	0792                	slli	a5,a5,0x4
    1b3c:	01079713          	slli	a4,a5,0x10
    1b40:	8341                	srli	a4,a4,0x10
    1b42:	fee45783          	lhu	a5,-18(s0)
    1b46:	8fd9                	or	a5,a5,a4
    1b48:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:167
    
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS2));
    1b4c:	fec45783          	lhu	a5,-20(s0)
    1b50:	bff7f793          	andi	a5,a5,-1025
    1b54:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:168
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS2N));
    1b58:	fec45703          	lhu	a4,-20(s0)
    1b5c:	77fd                	lui	a5,0xfffff
    1b5e:	7ff78793          	addi	a5,a5,2047 # fffff7ff <_eusrstack+0xdfffa7ff>
    1b62:	8ff9                	and	a5,a5,a4
    1b64:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:169
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    1b68:	fd842783          	lw	a5,-40(s0)
    1b6c:	00c7d783          	lhu	a5,12(a5)
    1b70:	078a                	slli	a5,a5,0x2
    1b72:	01079713          	slli	a4,a5,0x10
    1b76:	8341                	srli	a4,a4,0x10
    1b78:	fec45783          	lhu	a5,-20(s0)
    1b7c:	8fd9                	or	a5,a5,a4
    1b7e:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:170
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
    1b82:	fd842783          	lw	a5,-40(s0)
    1b86:	00e7d783          	lhu	a5,14(a5)
    1b8a:	078a                	slli	a5,a5,0x2
    1b8c:	01079713          	slli	a4,a5,0x10
    1b90:	8341                	srli	a4,a4,0x10
    1b92:	fec45783          	lhu	a5,-20(s0)
    1b96:	8fd9                	or	a5,a5,a4
    1b98:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:173
  }

  TIMx->CTLR2 = tmpcr2;
    1b9c:	fdc42783          	lw	a5,-36(s0)
    1ba0:	fec45703          	lhu	a4,-20(s0)
    1ba4:	00e79223          	sh	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:174
  TIMx->CHCTLR1 = tmpccmrx;
    1ba8:	fdc42783          	lw	a5,-36(s0)
    1bac:	fea45703          	lhu	a4,-22(s0)
    1bb0:	00e79c23          	sh	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:175
  TIMx->CH2CVR = TIM_OCInitStruct->TIM_Pulse;
    1bb4:	fd842783          	lw	a5,-40(s0)
    1bb8:	0067d703          	lhu	a4,6(a5)
    1bbc:	fdc42783          	lw	a5,-36(s0)
    1bc0:	02e79c23          	sh	a4,56(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:176
  TIMx->CCER = tmpccer;
    1bc4:	fdc42783          	lw	a5,-36(s0)
    1bc8:	fee45703          	lhu	a4,-18(s0)
    1bcc:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:177
}
    1bd0:	0001                	nop
    1bd2:	5432                	lw	s0,44(sp)
    1bd4:	6145                	addi	sp,sp,48
    1bd6:	8082                	ret

00001bd8 <TIM_OC3Init>:
TIM_OC3Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:188
* Input          : TIMx: where x can be 1 to 4 to select the TIM peripheral.
*                  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure.
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    1bd8:	7179                	addi	sp,sp,-48
    1bda:	d622                	sw	s0,44(sp)
    1bdc:	1800                	addi	s0,sp,48
    1bde:	fca42e23          	sw	a0,-36(s0)
    1be2:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:189
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    1be6:	fe041523          	sh	zero,-22(s0)
    1bea:	fe041723          	sh	zero,-18(s0)
    1bee:	fe041623          	sh	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:191
   
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CC3E));
    1bf2:	fdc42783          	lw	a5,-36(s0)
    1bf6:	0207d783          	lhu	a5,32(a5)
    1bfa:	07c2                	slli	a5,a5,0x10
    1bfc:	83c1                	srli	a5,a5,0x10
    1bfe:	eff7f793          	andi	a5,a5,-257
    1c02:	01079713          	slli	a4,a5,0x10
    1c06:	8341                	srli	a4,a4,0x10
    1c08:	fdc42783          	lw	a5,-36(s0)
    1c0c:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:192
  tmpccer = TIMx->CCER;
    1c10:	fdc42783          	lw	a5,-36(s0)
    1c14:	0207d783          	lhu	a5,32(a5)
    1c18:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:193
  tmpcr2 =  TIMx->CTLR2;
    1c1c:	fdc42783          	lw	a5,-36(s0)
    1c20:	0047d783          	lhu	a5,4(a5)
    1c24:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:194
  tmpccmrx = TIMx->CHCTLR2;
    1c28:	fdc42783          	lw	a5,-36(s0)
    1c2c:	01c7d783          	lhu	a5,28(a5)
    1c30:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:195
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC3M));
    1c34:	fea45783          	lhu	a5,-22(s0)
    1c38:	f8f7f793          	andi	a5,a5,-113
    1c3c:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:196
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC3S));  
    1c40:	fea45783          	lhu	a5,-22(s0)
    1c44:	9bf1                	andi	a5,a5,-4
    1c46:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:197
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
    1c4a:	fd842783          	lw	a5,-40(s0)
    1c4e:	0007d703          	lhu	a4,0(a5)
    1c52:	fea45783          	lhu	a5,-22(s0)
    1c56:	8fd9                	or	a5,a5,a4
    1c58:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:198
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3P));
    1c5c:	fee45783          	lhu	a5,-18(s0)
    1c60:	dff7f793          	andi	a5,a5,-513
    1c64:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:199
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
    1c68:	fd842783          	lw	a5,-40(s0)
    1c6c:	0087d783          	lhu	a5,8(a5)
    1c70:	07a2                	slli	a5,a5,0x8
    1c72:	01079713          	slli	a4,a5,0x10
    1c76:	8341                	srli	a4,a4,0x10
    1c78:	fee45783          	lhu	a5,-18(s0)
    1c7c:	8fd9                	or	a5,a5,a4
    1c7e:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:200
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    1c82:	fd842783          	lw	a5,-40(s0)
    1c86:	0027d783          	lhu	a5,2(a5)
    1c8a:	07a2                	slli	a5,a5,0x8
    1c8c:	01079713          	slli	a4,a5,0x10
    1c90:	8341                	srli	a4,a4,0x10
    1c92:	fee45783          	lhu	a5,-18(s0)
    1c96:	8fd9                	or	a5,a5,a4
    1c98:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:202
    
  if(TIMx == TIM1)
    1c9c:	fdc42703          	lw	a4,-36(s0)
    1ca0:	400137b7          	lui	a5,0x40013
    1ca4:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    1ca8:	0af71263          	bne	a4,a5,1d4c <TIM_OC3Init+0x174>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:204
  {
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NP));
    1cac:	fee45703          	lhu	a4,-18(s0)
    1cb0:	77fd                	lui	a5,0xfffff
    1cb2:	7ff78793          	addi	a5,a5,2047 # fffff7ff <_eusrstack+0xdfffa7ff>
    1cb6:	8ff9                	and	a5,a5,a4
    1cb8:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:205
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    1cbc:	fd842783          	lw	a5,-40(s0)
    1cc0:	00a7d783          	lhu	a5,10(a5)
    1cc4:	07a2                	slli	a5,a5,0x8
    1cc6:	01079713          	slli	a4,a5,0x10
    1cca:	8341                	srli	a4,a4,0x10
    1ccc:	fee45783          	lhu	a5,-18(s0)
    1cd0:	8fd9                	or	a5,a5,a4
    1cd2:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:206
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CC3NE));
    1cd6:	fee45783          	lhu	a5,-18(s0)
    1cda:	bff7f793          	andi	a5,a5,-1025
    1cde:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:207
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    1ce2:	fd842783          	lw	a5,-40(s0)
    1ce6:	0047d783          	lhu	a5,4(a5)
    1cea:	07a2                	slli	a5,a5,0x8
    1cec:	01079713          	slli	a4,a5,0x10
    1cf0:	8341                	srli	a4,a4,0x10
    1cf2:	fee45783          	lhu	a5,-18(s0)
    1cf6:	8fd9                	or	a5,a5,a4
    1cf8:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:208
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3));
    1cfc:	fec45703          	lhu	a4,-20(s0)
    1d00:	77fd                	lui	a5,0xfffff
    1d02:	17fd                	addi	a5,a5,-1
    1d04:	8ff9                	and	a5,a5,a4
    1d06:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:209
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS3N));
    1d0a:	fec45703          	lhu	a4,-20(s0)
    1d0e:	77f9                	lui	a5,0xffffe
    1d10:	17fd                	addi	a5,a5,-1
    1d12:	8ff9                	and	a5,a5,a4
    1d14:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:210
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    1d18:	fd842783          	lw	a5,-40(s0)
    1d1c:	00c7d783          	lhu	a5,12(a5) # ffffe00c <_eusrstack+0xdfff900c>
    1d20:	0792                	slli	a5,a5,0x4
    1d22:	01079713          	slli	a4,a5,0x10
    1d26:	8341                	srli	a4,a4,0x10
    1d28:	fec45783          	lhu	a5,-20(s0)
    1d2c:	8fd9                	or	a5,a5,a4
    1d2e:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:211
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
    1d32:	fd842783          	lw	a5,-40(s0)
    1d36:	00e7d783          	lhu	a5,14(a5)
    1d3a:	0792                	slli	a5,a5,0x4
    1d3c:	01079713          	slli	a4,a5,0x10
    1d40:	8341                	srli	a4,a4,0x10
    1d42:	fec45783          	lhu	a5,-20(s0)
    1d46:	8fd9                	or	a5,a5,a4
    1d48:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:214
  }

  TIMx->CTLR2 = tmpcr2;
    1d4c:	fdc42783          	lw	a5,-36(s0)
    1d50:	fec45703          	lhu	a4,-20(s0)
    1d54:	00e79223          	sh	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:215
  TIMx->CHCTLR2 = tmpccmrx;
    1d58:	fdc42783          	lw	a5,-36(s0)
    1d5c:	fea45703          	lhu	a4,-22(s0)
    1d60:	00e79e23          	sh	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:216
  TIMx->CH3CVR = TIM_OCInitStruct->TIM_Pulse;
    1d64:	fd842783          	lw	a5,-40(s0)
    1d68:	0067d703          	lhu	a4,6(a5)
    1d6c:	fdc42783          	lw	a5,-36(s0)
    1d70:	02e79e23          	sh	a4,60(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:217
  TIMx->CCER = tmpccer;
    1d74:	fdc42783          	lw	a5,-36(s0)
    1d78:	fee45703          	lhu	a4,-18(s0)
    1d7c:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:218
}
    1d80:	0001                	nop
    1d82:	5432                	lw	s0,44(sp)
    1d84:	6145                	addi	sp,sp,48
    1d86:	8082                	ret

00001d88 <TIM_OC4Init>:
TIM_OC4Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:229
* Input          : TIMx: where x can be 1 to 4 to select the TIM peripheral.
*                  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure.
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
    1d88:	7179                	addi	sp,sp,-48
    1d8a:	d622                	sw	s0,44(sp)
    1d8c:	1800                	addi	s0,sp,48
    1d8e:	fca42e23          	sw	a0,-36(s0)
    1d92:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:230
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
    1d96:	fe041623          	sh	zero,-20(s0)
    1d9a:	fe041523          	sh	zero,-22(s0)
    1d9e:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:232

  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CC4E));
    1da2:	fdc42783          	lw	a5,-36(s0)
    1da6:	0207d783          	lhu	a5,32(a5)
    1daa:	01079713          	slli	a4,a5,0x10
    1dae:	8341                	srli	a4,a4,0x10
    1db0:	77fd                	lui	a5,0xfffff
    1db2:	17fd                	addi	a5,a5,-1
    1db4:	8ff9                	and	a5,a5,a4
    1db6:	01079713          	slli	a4,a5,0x10
    1dba:	8341                	srli	a4,a4,0x10
    1dbc:	fdc42783          	lw	a5,-36(s0)
    1dc0:	02e79023          	sh	a4,32(a5) # fffff020 <_eusrstack+0xdfffa020>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:233
  tmpccer = TIMx->CCER;
    1dc4:	fdc42783          	lw	a5,-36(s0)
    1dc8:	0207d783          	lhu	a5,32(a5)
    1dcc:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:234
  tmpcr2 =  TIMx->CTLR2;
    1dd0:	fdc42783          	lw	a5,-36(s0)
    1dd4:	0047d783          	lhu	a5,4(a5)
    1dd8:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:235
  tmpccmrx = TIMx->CHCTLR2;
    1ddc:	fdc42783          	lw	a5,-36(s0)
    1de0:	01c7d783          	lhu	a5,28(a5)
    1de4:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:236
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_OC4M));
    1de8:	fec45703          	lhu	a4,-20(s0)
    1dec:	77e5                	lui	a5,0xffff9
    1dee:	17fd                	addi	a5,a5,-1
    1df0:	8ff9                	and	a5,a5,a4
    1df2:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:237
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CC4S));
    1df6:	fec45783          	lhu	a5,-20(s0)
    1dfa:	cff7f793          	andi	a5,a5,-769
    1dfe:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:238
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
    1e02:	fd842783          	lw	a5,-40(s0)
    1e06:	0007d783          	lhu	a5,0(a5) # ffff9000 <_eusrstack+0xdfff4000>
    1e0a:	07a2                	slli	a5,a5,0x8
    1e0c:	01079713          	slli	a4,a5,0x10
    1e10:	8341                	srli	a4,a4,0x10
    1e12:	fec45783          	lhu	a5,-20(s0)
    1e16:	8fd9                	or	a5,a5,a4
    1e18:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:239
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CC4P));
    1e1c:	fea45703          	lhu	a4,-22(s0)
    1e20:	77f9                	lui	a5,0xffffe
    1e22:	17fd                	addi	a5,a5,-1
    1e24:	8ff9                	and	a5,a5,a4
    1e26:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:240
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
    1e2a:	fd842783          	lw	a5,-40(s0)
    1e2e:	0087d783          	lhu	a5,8(a5) # ffffe008 <_eusrstack+0xdfff9008>
    1e32:	07b2                	slli	a5,a5,0xc
    1e34:	01079713          	slli	a4,a5,0x10
    1e38:	8341                	srli	a4,a4,0x10
    1e3a:	fea45783          	lhu	a5,-22(s0)
    1e3e:	8fd9                	or	a5,a5,a4
    1e40:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:241
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    1e44:	fd842783          	lw	a5,-40(s0)
    1e48:	0027d783          	lhu	a5,2(a5)
    1e4c:	07b2                	slli	a5,a5,0xc
    1e4e:	01079713          	slli	a4,a5,0x10
    1e52:	8341                	srli	a4,a4,0x10
    1e54:	fea45783          	lhu	a5,-22(s0)
    1e58:	8fd9                	or	a5,a5,a4
    1e5a:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:243
    
  if(TIMx == TIM1)
    1e5e:	fdc42703          	lw	a4,-36(s0)
    1e62:	400137b7          	lui	a5,0x40013
    1e66:	c0078793          	addi	a5,a5,-1024 # 40012c00 <_eusrstack+0x2000dc00>
    1e6a:	02f71663          	bne	a4,a5,1e96 <TIM_OC4Init+0x10e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:245
  {
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_OIS4));
    1e6e:	fee45703          	lhu	a4,-18(s0)
    1e72:	77f1                	lui	a5,0xffffc
    1e74:	17fd                	addi	a5,a5,-1
    1e76:	8ff9                	and	a5,a5,a4
    1e78:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:246
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
    1e7c:	fd842783          	lw	a5,-40(s0)
    1e80:	00c7d783          	lhu	a5,12(a5) # ffffc00c <_eusrstack+0xdfff700c>
    1e84:	079a                	slli	a5,a5,0x6
    1e86:	01079713          	slli	a4,a5,0x10
    1e8a:	8341                	srli	a4,a4,0x10
    1e8c:	fee45783          	lhu	a5,-18(s0)
    1e90:	8fd9                	or	a5,a5,a4
    1e92:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:249
  }

  TIMx->CTLR2 = tmpcr2; 
    1e96:	fdc42783          	lw	a5,-36(s0)
    1e9a:	fee45703          	lhu	a4,-18(s0)
    1e9e:	00e79223          	sh	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:250
  TIMx->CHCTLR2 = tmpccmrx;
    1ea2:	fdc42783          	lw	a5,-36(s0)
    1ea6:	fec45703          	lhu	a4,-20(s0)
    1eaa:	00e79e23          	sh	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:251
  TIMx->CH4CVR = TIM_OCInitStruct->TIM_Pulse;
    1eae:	fd842783          	lw	a5,-40(s0)
    1eb2:	0067d703          	lhu	a4,6(a5)
    1eb6:	fdc42783          	lw	a5,-36(s0)
    1eba:	04e79023          	sh	a4,64(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:252
  TIMx->CCER = tmpccer;
    1ebe:	fdc42783          	lw	a5,-36(s0)
    1ec2:	fea45703          	lhu	a4,-22(s0)
    1ec6:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:253
}
    1eca:	0001                	nop
    1ecc:	5432                	lw	s0,44(sp)
    1ece:	6145                	addi	sp,sp,48
    1ed0:	8082                	ret

00001ed2 <TIM_TimeBaseStructInit>:
TIM_TimeBaseStructInit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:367
* Description    : Fills each TIM_TimeBaseInitStruct member with its default value.
* Input          : TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef structure.                 
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
    1ed2:	1101                	addi	sp,sp,-32
    1ed4:	ce22                	sw	s0,28(sp)
    1ed6:	1000                	addi	s0,sp,32
    1ed8:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:368
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
    1edc:	fec42783          	lw	a5,-20(s0)
    1ee0:	577d                	li	a4,-1
    1ee2:	00e79223          	sh	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:369
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
    1ee6:	fec42783          	lw	a5,-20(s0)
    1eea:	00079023          	sh	zero,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:370
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
    1eee:	fec42783          	lw	a5,-20(s0)
    1ef2:	00079323          	sh	zero,6(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:371
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
    1ef6:	fec42783          	lw	a5,-20(s0)
    1efa:	00079123          	sh	zero,2(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:372
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
    1efe:	fec42783          	lw	a5,-20(s0)
    1f02:	00078423          	sb	zero,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:373
}
    1f06:	0001                	nop
    1f08:	4472                	lw	s0,28(sp)
    1f0a:	6105                	addi	sp,sp,32
    1f0c:	8082                	ret

00001f0e <TIM_Cmd>:
TIM_Cmd():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:433
* Input          : TIMx: where x can be 1 to 4 to select the TIM peripheral.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
    1f0e:	1101                	addi	sp,sp,-32
    1f10:	ce22                	sw	s0,28(sp)
    1f12:	1000                	addi	s0,sp,32
    1f14:	fea42623          	sw	a0,-20(s0)
    1f18:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:434
  if (NewState != DISABLE)
    1f1c:	fe842783          	lw	a5,-24(s0)
    1f20:	c38d                	beqz	a5,1f42 <TIM_Cmd+0x34>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:436
  {
    TIMx->CTLR1 |= TIM_CEN;
    1f22:	fec42783          	lw	a5,-20(s0)
    1f26:	0007d783          	lhu	a5,0(a5)
    1f2a:	07c2                	slli	a5,a5,0x10
    1f2c:	83c1                	srli	a5,a5,0x10
    1f2e:	0017e793          	ori	a5,a5,1
    1f32:	01079713          	slli	a4,a5,0x10
    1f36:	8341                	srli	a4,a4,0x10
    1f38:	fec42783          	lw	a5,-20(s0)
    1f3c:	00e79023          	sh	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:442
  }
  else
  {
    TIMx->CTLR1 &= (uint16_t)(~((uint16_t)TIM_CEN));
  }
}
    1f40:	a839                	j	1f5e <TIM_Cmd+0x50>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:440
    TIMx->CTLR1 &= (uint16_t)(~((uint16_t)TIM_CEN));
    1f42:	fec42783          	lw	a5,-20(s0)
    1f46:	0007d783          	lhu	a5,0(a5)
    1f4a:	07c2                	slli	a5,a5,0x10
    1f4c:	83c1                	srli	a5,a5,0x10
    1f4e:	9bf9                	andi	a5,a5,-2
    1f50:	01079713          	slli	a4,a5,0x10
    1f54:	8341                	srli	a4,a4,0x10
    1f56:	fec42783          	lw	a5,-20(s0)
    1f5a:	00e79023          	sh	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:442
}
    1f5e:	0001                	nop
    1f60:	4472                	lw	s0,28(sp)
    1f62:	6105                	addi	sp,sp,32
    1f64:	8082                	ret

00001f66 <TIM_CtrlPWMOutputs>:
TIM_CtrlPWMOutputs():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:452
* Input          : TIMx: where x can be 1 to 4 to select the TIM peripheral.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
    1f66:	1101                	addi	sp,sp,-32
    1f68:	ce22                	sw	s0,28(sp)
    1f6a:	1000                	addi	s0,sp,32
    1f6c:	fea42623          	sw	a0,-20(s0)
    1f70:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:453
  if (NewState != DISABLE)
    1f74:	fe842783          	lw	a5,-24(s0)
    1f78:	c395                	beqz	a5,1f9c <TIM_CtrlPWMOutputs+0x36>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:455
  {
    TIMx->BDTR |= TIM_MOE;
    1f7a:	fec42783          	lw	a5,-20(s0)
    1f7e:	0447d783          	lhu	a5,68(a5)
    1f82:	01079713          	slli	a4,a5,0x10
    1f86:	8341                	srli	a4,a4,0x10
    1f88:	77e1                	lui	a5,0xffff8
    1f8a:	8fd9                	or	a5,a5,a4
    1f8c:	01079713          	slli	a4,a5,0x10
    1f90:	8341                	srli	a4,a4,0x10
    1f92:	fec42783          	lw	a5,-20(s0)
    1f96:	04e79223          	sh	a4,68(a5) # ffff8044 <_eusrstack+0xdfff3044>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:461
  }
  else
  {
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_MOE));
  }  
}
    1f9a:	a015                	j	1fbe <TIM_CtrlPWMOutputs+0x58>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:459
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_MOE));
    1f9c:	fec42783          	lw	a5,-20(s0)
    1fa0:	0447d783          	lhu	a5,68(a5)
    1fa4:	01079713          	slli	a4,a5,0x10
    1fa8:	8341                	srli	a4,a4,0x10
    1faa:	67a1                	lui	a5,0x8
    1fac:	17fd                	addi	a5,a5,-1
    1fae:	8ff9                	and	a5,a5,a4
    1fb0:	01079713          	slli	a4,a5,0x10
    1fb4:	8341                	srli	a4,a4,0x10
    1fb6:	fec42783          	lw	a5,-20(s0)
    1fba:	04e79223          	sh	a4,68(a5) # 8044 <__sfp+0x96>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:461
}
    1fbe:	0001                	nop
    1fc0:	4472                	lw	s0,28(sp)
    1fc2:	6105                	addi	sp,sp,32
    1fc4:	8082                	ret

00001fc6 <TIM_EncoderInterfaceConfig>:
TIM_EncoderInterfaceConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:796
*                    TIM_ICPolarity_Rising: IC Rising edge.
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
    1fc6:	7179                	addi	sp,sp,-48
    1fc8:	d622                	sw	s0,44(sp)
    1fca:	1800                	addi	s0,sp,48
    1fcc:	fca42e23          	sw	a0,-36(s0)
    1fd0:	87ae                	mv	a5,a1
    1fd2:	8736                	mv	a4,a3
    1fd4:	fcf41d23          	sh	a5,-38(s0)
    1fd8:	87b2                	mv	a5,a2
    1fda:	fcf41c23          	sh	a5,-40(s0)
    1fde:	87ba                	mv	a5,a4
    1fe0:	fcf41b23          	sh	a5,-42(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:797
  uint16_t tmpsmcr = 0;
    1fe4:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:798
  uint16_t tmpccmr1 = 0;
    1fe8:	fe041623          	sh	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:799
  uint16_t tmpccer = 0;
    1fec:	fe041523          	sh	zero,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:801
    
  tmpsmcr = TIMx->SMCFGR;
    1ff0:	fdc42783          	lw	a5,-36(s0)
    1ff4:	0087d783          	lhu	a5,8(a5)
    1ff8:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:802
  tmpccmr1 = TIMx->CHCTLR1;
    1ffc:	fdc42783          	lw	a5,-36(s0)
    2000:	0187d783          	lhu	a5,24(a5)
    2004:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:803
  tmpccer = TIMx->CCER;
    2008:	fdc42783          	lw	a5,-36(s0)
    200c:	0207d783          	lhu	a5,32(a5)
    2010:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:804
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMS));
    2014:	fee45783          	lhu	a5,-18(s0)
    2018:	9be1                	andi	a5,a5,-8
    201a:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:805
  tmpsmcr |= TIM_EncoderMode;
    201e:	fee45703          	lhu	a4,-18(s0)
    2022:	fda45783          	lhu	a5,-38(s0)
    2026:	8fd9                	or	a5,a5,a4
    2028:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:806
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CC1S)) & (uint16_t)(~((uint16_t)TIM_CC2S)));
    202c:	fec45783          	lhu	a5,-20(s0)
    2030:	cfc7f793          	andi	a5,a5,-772
    2034:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:807
  tmpccmr1 |= TIM_CC1S_0 | TIM_CC2S_0;
    2038:	fec45783          	lhu	a5,-20(s0)
    203c:	1017e793          	ori	a5,a5,257
    2040:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:808
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CC1P)) & ((uint16_t)~((uint16_t)TIM_CC2P)));
    2044:	fea45783          	lhu	a5,-22(s0)
    2048:	fdd7f793          	andi	a5,a5,-35
    204c:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:809
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4)); 
    2050:	fd645783          	lhu	a5,-42(s0)
    2054:	0792                	slli	a5,a5,0x4
    2056:	01079713          	slli	a4,a5,0x10
    205a:	8341                	srli	a4,a4,0x10
    205c:	fd845783          	lhu	a5,-40(s0)
    2060:	8fd9                	or	a5,a5,a4
    2062:	01079713          	slli	a4,a5,0x10
    2066:	8341                	srli	a4,a4,0x10
    2068:	fea45783          	lhu	a5,-22(s0)
    206c:	8fd9                	or	a5,a5,a4
    206e:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:810
  TIMx->SMCFGR = tmpsmcr;
    2072:	fdc42783          	lw	a5,-36(s0)
    2076:	fee45703          	lhu	a4,-18(s0)
    207a:	00e79423          	sh	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:811
  TIMx->CHCTLR1 = tmpccmr1;
    207e:	fdc42783          	lw	a5,-36(s0)
    2082:	fec45703          	lhu	a4,-20(s0)
    2086:	00e79c23          	sh	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:812
  TIMx->CCER = tmpccer;
    208a:	fdc42783          	lw	a5,-36(s0)
    208e:	fea45703          	lhu	a4,-22(s0)
    2092:	02e79023          	sh	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:813
}
    2096:	0001                	nop
    2098:	5432                	lw	s0,44(sp)
    209a:	6145                	addi	sp,sp,48
    209c:	8082                	ret

0000209e <TIM_OC1PreloadConfig>:
TIM_OC1PreloadConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:981
*                    TIM_OCPreload_Enable.
*                    TIM_OCPreload_Disable.
* Return         : None
*******************************************************************************/
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    209e:	7179                	addi	sp,sp,-48
    20a0:	d622                	sw	s0,44(sp)
    20a2:	1800                	addi	s0,sp,48
    20a4:	fca42e23          	sw	a0,-36(s0)
    20a8:	87ae                	mv	a5,a1
    20aa:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:982
  uint16_t tmpccmr1 = 0;
    20ae:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:984

  tmpccmr1 = TIMx->CHCTLR1;
    20b2:	fdc42783          	lw	a5,-36(s0)
    20b6:	0187d783          	lhu	a5,24(a5)
    20ba:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:985
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_OC1PE);
    20be:	fee45783          	lhu	a5,-18(s0)
    20c2:	9bdd                	andi	a5,a5,-9
    20c4:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:986
  tmpccmr1 |= TIM_OCPreload;
    20c8:	fee45703          	lhu	a4,-18(s0)
    20cc:	fda45783          	lhu	a5,-38(s0)
    20d0:	8fd9                	or	a5,a5,a4
    20d2:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:987
  TIMx->CHCTLR1 = tmpccmr1;
    20d6:	fdc42783          	lw	a5,-36(s0)
    20da:	fee45703          	lhu	a4,-18(s0)
    20de:	00e79c23          	sh	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:988
}
    20e2:	0001                	nop
    20e4:	5432                	lw	s0,44(sp)
    20e6:	6145                	addi	sp,sp,48
    20e8:	8082                	ret

000020ea <TIM_OC2PreloadConfig>:
TIM_OC2PreloadConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1000
*                    TIM_OCPreload_Enable.
*                    TIM_OCPreload_Disable.
* Return         : None
*******************************************************************************/
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    20ea:	7179                	addi	sp,sp,-48
    20ec:	d622                	sw	s0,44(sp)
    20ee:	1800                	addi	s0,sp,48
    20f0:	fca42e23          	sw	a0,-36(s0)
    20f4:	87ae                	mv	a5,a1
    20f6:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1001
  uint16_t tmpccmr1 = 0;
    20fa:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1003

  tmpccmr1 = TIMx->CHCTLR1;
    20fe:	fdc42783          	lw	a5,-36(s0)
    2102:	0187d783          	lhu	a5,24(a5)
    2106:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1004
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_OC2PE);
    210a:	fee45703          	lhu	a4,-18(s0)
    210e:	77fd                	lui	a5,0xfffff
    2110:	7ff78793          	addi	a5,a5,2047 # fffff7ff <_eusrstack+0xdfffa7ff>
    2114:	8ff9                	and	a5,a5,a4
    2116:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1005
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);	
    211a:	fda45783          	lhu	a5,-38(s0)
    211e:	07a2                	slli	a5,a5,0x8
    2120:	01079713          	slli	a4,a5,0x10
    2124:	8341                	srli	a4,a4,0x10
    2126:	fee45783          	lhu	a5,-18(s0)
    212a:	8fd9                	or	a5,a5,a4
    212c:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1006
  TIMx->CHCTLR1 = tmpccmr1;
    2130:	fdc42783          	lw	a5,-36(s0)
    2134:	fee45703          	lhu	a4,-18(s0)
    2138:	00e79c23          	sh	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1007
}
    213c:	0001                	nop
    213e:	5432                	lw	s0,44(sp)
    2140:	6145                	addi	sp,sp,48
    2142:	8082                	ret

00002144 <TIM_OC3PreloadConfig>:
TIM_OC3PreloadConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1019
*                    TIM_OCPreload_Enable.
*                    TIM_OCPreload_Disable.
* Return         : None
*******************************************************************************/
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    2144:	7179                	addi	sp,sp,-48
    2146:	d622                	sw	s0,44(sp)
    2148:	1800                	addi	s0,sp,48
    214a:	fca42e23          	sw	a0,-36(s0)
    214e:	87ae                	mv	a5,a1
    2150:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1020
  uint16_t tmpccmr2 = 0;
    2154:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1022

  tmpccmr2 = TIMx->CHCTLR2;
    2158:	fdc42783          	lw	a5,-36(s0)
    215c:	01c7d783          	lhu	a5,28(a5)
    2160:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1023
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_OC3PE);
    2164:	fee45783          	lhu	a5,-18(s0)
    2168:	9bdd                	andi	a5,a5,-9
    216a:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1024
  tmpccmr2 |= TIM_OCPreload;
    216e:	fee45703          	lhu	a4,-18(s0)
    2172:	fda45783          	lhu	a5,-38(s0)
    2176:	8fd9                	or	a5,a5,a4
    2178:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1025
  TIMx->CHCTLR2 = tmpccmr2;
    217c:	fdc42783          	lw	a5,-36(s0)
    2180:	fee45703          	lhu	a4,-18(s0)
    2184:	00e79e23          	sh	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1026
}
    2188:	0001                	nop
    218a:	5432                	lw	s0,44(sp)
    218c:	6145                	addi	sp,sp,48
    218e:	8082                	ret

00002190 <TIM_OC4PreloadConfig>:
TIM_OC4PreloadConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1038
*                    TIM_OCPreload_Enable.
*                    TIM_OCPreload_Disable.
* Return         : None
*******************************************************************************/
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
    2190:	7179                	addi	sp,sp,-48
    2192:	d622                	sw	s0,44(sp)
    2194:	1800                	addi	s0,sp,48
    2196:	fca42e23          	sw	a0,-36(s0)
    219a:	87ae                	mv	a5,a1
    219c:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1039
  uint16_t tmpccmr2 = 0;
    21a0:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1041

  tmpccmr2 = TIMx->CHCTLR2;
    21a4:	fdc42783          	lw	a5,-36(s0)
    21a8:	01c7d783          	lhu	a5,28(a5)
    21ac:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1042
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_OC4PE);
    21b0:	fee45703          	lhu	a4,-18(s0)
    21b4:	77fd                	lui	a5,0xfffff
    21b6:	7ff78793          	addi	a5,a5,2047 # fffff7ff <_eusrstack+0xdfffa7ff>
    21ba:	8ff9                	and	a5,a5,a4
    21bc:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1043
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
    21c0:	fda45783          	lhu	a5,-38(s0)
    21c4:	07a2                	slli	a5,a5,0x8
    21c6:	01079713          	slli	a4,a5,0x10
    21ca:	8341                	srli	a4,a4,0x10
    21cc:	fee45783          	lhu	a5,-18(s0)
    21d0:	8fd9                	or	a5,a5,a4
    21d2:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1044
  TIMx->CHCTLR2 = tmpccmr2;
    21d6:	fdc42783          	lw	a5,-36(s0)
    21da:	fee45703          	lhu	a4,-18(s0)
    21de:	00e79e23          	sh	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1045
}
    21e2:	0001                	nop
    21e4:	5432                	lw	s0,44(sp)
    21e6:	6145                	addi	sp,sp,48
    21e8:	8082                	ret

000021ea <TIM_OC1FastConfig>:
TIM_OC1FastConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1057
*                    TIM_OCFast_Enable: TIM output compare fast enable.
*                    TIM_OCFast_Disable: TIM output compare fast disable.
* Return         : None
*******************************************************************************/
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    21ea:	7179                	addi	sp,sp,-48
    21ec:	d622                	sw	s0,44(sp)
    21ee:	1800                	addi	s0,sp,48
    21f0:	fca42e23          	sw	a0,-36(s0)
    21f4:	87ae                	mv	a5,a1
    21f6:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1058
  uint16_t tmpccmr1 = 0;
    21fa:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1060

  tmpccmr1 = TIMx->CHCTLR1;
    21fe:	fdc42783          	lw	a5,-36(s0)
    2202:	0187d783          	lhu	a5,24(a5)
    2206:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1061
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_OC1FE);
    220a:	fee45783          	lhu	a5,-18(s0)
    220e:	9bed                	andi	a5,a5,-5
    2210:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1062
  tmpccmr1 |= TIM_OCFast;
    2214:	fee45703          	lhu	a4,-18(s0)
    2218:	fda45783          	lhu	a5,-38(s0)
    221c:	8fd9                	or	a5,a5,a4
    221e:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1063
  TIMx->CHCTLR1 = tmpccmr1;
    2222:	fdc42783          	lw	a5,-36(s0)
    2226:	fee45703          	lhu	a4,-18(s0)
    222a:	00e79c23          	sh	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1064
}
    222e:	0001                	nop
    2230:	5432                	lw	s0,44(sp)
    2232:	6145                	addi	sp,sp,48
    2234:	8082                	ret

00002236 <TIM_OC2FastConfig>:
TIM_OC2FastConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1076
*                    TIM_OCFast_Enable: TIM output compare fast enable.
*                    TIM_OCFast_Disable: TIM output compare fast disable.
* Return         : None
*******************************************************************************/
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    2236:	7179                	addi	sp,sp,-48
    2238:	d622                	sw	s0,44(sp)
    223a:	1800                	addi	s0,sp,48
    223c:	fca42e23          	sw	a0,-36(s0)
    2240:	87ae                	mv	a5,a1
    2242:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1077
  uint16_t tmpccmr1 = 0;
    2246:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1079

  tmpccmr1 = TIMx->CHCTLR1;
    224a:	fdc42783          	lw	a5,-36(s0)
    224e:	0187d783          	lhu	a5,24(a5)
    2252:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1080
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_OC2FE);
    2256:	fee45783          	lhu	a5,-18(s0)
    225a:	bff7f793          	andi	a5,a5,-1025
    225e:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1081
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
    2262:	fda45783          	lhu	a5,-38(s0)
    2266:	07a2                	slli	a5,a5,0x8
    2268:	01079713          	slli	a4,a5,0x10
    226c:	8341                	srli	a4,a4,0x10
    226e:	fee45783          	lhu	a5,-18(s0)
    2272:	8fd9                	or	a5,a5,a4
    2274:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1082
  TIMx->CHCTLR1 = tmpccmr1;
    2278:	fdc42783          	lw	a5,-36(s0)
    227c:	fee45703          	lhu	a4,-18(s0)
    2280:	00e79c23          	sh	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1083
}
    2284:	0001                	nop
    2286:	5432                	lw	s0,44(sp)
    2288:	6145                	addi	sp,sp,48
    228a:	8082                	ret

0000228c <TIM_OC3FastConfig>:
TIM_OC3FastConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1095
*                    TIM_OCFast_Enable: TIM output compare fast enable.
*                    TIM_OCFast_Disable: TIM output compare fast disable.
* Return         : None
*******************************************************************************/
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    228c:	7179                	addi	sp,sp,-48
    228e:	d622                	sw	s0,44(sp)
    2290:	1800                	addi	s0,sp,48
    2292:	fca42e23          	sw	a0,-36(s0)
    2296:	87ae                	mv	a5,a1
    2298:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1096
  uint16_t tmpccmr2 = 0;
    229c:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1098

  tmpccmr2 = TIMx->CHCTLR2;
    22a0:	fdc42783          	lw	a5,-36(s0)
    22a4:	01c7d783          	lhu	a5,28(a5)
    22a8:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1099
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_OC3FE);
    22ac:	fee45783          	lhu	a5,-18(s0)
    22b0:	9bed                	andi	a5,a5,-5
    22b2:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1100
  tmpccmr2 |= TIM_OCFast;	
    22b6:	fee45703          	lhu	a4,-18(s0)
    22ba:	fda45783          	lhu	a5,-38(s0)
    22be:	8fd9                	or	a5,a5,a4
    22c0:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1101
  TIMx->CHCTLR2 = tmpccmr2;
    22c4:	fdc42783          	lw	a5,-36(s0)
    22c8:	fee45703          	lhu	a4,-18(s0)
    22cc:	00e79e23          	sh	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1102
}
    22d0:	0001                	nop
    22d2:	5432                	lw	s0,44(sp)
    22d4:	6145                	addi	sp,sp,48
    22d6:	8082                	ret

000022d8 <TIM_OC4FastConfig>:
TIM_OC4FastConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1114
*                    TIM_OCFast_Enable: TIM output compare fast enable.
*                    TIM_OCFast_Disable: TIM output compare fast disable.
* Return         : None
*******************************************************************************/
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
    22d8:	7179                	addi	sp,sp,-48
    22da:	d622                	sw	s0,44(sp)
    22dc:	1800                	addi	s0,sp,48
    22de:	fca42e23          	sw	a0,-36(s0)
    22e2:	87ae                	mv	a5,a1
    22e4:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1115
  uint16_t tmpccmr2 = 0;
    22e8:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1117

  tmpccmr2 = TIMx->CHCTLR2;
    22ec:	fdc42783          	lw	a5,-36(s0)
    22f0:	01c7d783          	lhu	a5,28(a5)
    22f4:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1118
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_OC4FE);
    22f8:	fee45783          	lhu	a5,-18(s0)
    22fc:	bff7f793          	andi	a5,a5,-1025
    2300:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1119
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
    2304:	fda45783          	lhu	a5,-38(s0)
    2308:	07a2                	slli	a5,a5,0x8
    230a:	01079713          	slli	a4,a5,0x10
    230e:	8341                	srli	a4,a4,0x10
    2310:	fee45783          	lhu	a5,-18(s0)
    2314:	8fd9                	or	a5,a5,a4
    2316:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1120
  TIMx->CHCTLR2 = tmpccmr2;
    231a:	fdc42783          	lw	a5,-36(s0)
    231e:	fee45703          	lhu	a4,-18(s0)
    2322:	00e79e23          	sh	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1121
}
    2326:	0001                	nop
    2328:	5432                	lw	s0,44(sp)
    232a:	6145                	addi	sp,sp,48
    232c:	8082                	ret

0000232e <TIM_GetITStatus>:
TIM_GetITStatus():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1853
*                    TIM_IT_Trigger: TIM Trigger Interrupt source.
*                    TIM_IT_Break: TIM Break Interrupt source.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    232e:	7179                	addi	sp,sp,-48
    2330:	d622                	sw	s0,44(sp)
    2332:	1800                	addi	s0,sp,48
    2334:	fca42e23          	sw	a0,-36(s0)
    2338:	87ae                	mv	a5,a1
    233a:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1854
  ITStatus bitstatus = RESET;  
    233e:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1855
  uint16_t itstatus = 0x0, itenable = 0x0;
    2342:	fe041523          	sh	zero,-22(s0)
    2346:	fe041423          	sh	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1857
   
  itstatus = TIMx->INTFR & TIM_IT;
    234a:	fdc42783          	lw	a5,-36(s0)
    234e:	0107d783          	lhu	a5,16(a5)
    2352:	01079713          	slli	a4,a5,0x10
    2356:	8341                	srli	a4,a4,0x10
    2358:	fda45783          	lhu	a5,-38(s0)
    235c:	8ff9                	and	a5,a5,a4
    235e:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1859
  
  itenable = TIMx->DMAINTENR & TIM_IT;
    2362:	fdc42783          	lw	a5,-36(s0)
    2366:	00c7d783          	lhu	a5,12(a5)
    236a:	01079713          	slli	a4,a5,0x10
    236e:	8341                	srli	a4,a4,0x10
    2370:	fda45783          	lhu	a5,-38(s0)
    2374:	8ff9                	and	a5,a5,a4
    2376:	fef41423          	sh	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1860
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
    237a:	fea45783          	lhu	a5,-22(s0)
    237e:	cb81                	beqz	a5,238e <TIM_GetITStatus+0x60>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1860 (discriminator 1)
    2380:	fe845783          	lhu	a5,-24(s0)
    2384:	c789                	beqz	a5,238e <TIM_GetITStatus+0x60>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1862
  {
    bitstatus = SET;
    2386:	4785                	li	a5,1
    2388:	fef42623          	sw	a5,-20(s0)
    238c:	a019                	j	2392 <TIM_GetITStatus+0x64>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1866
  }
  else
  {
    bitstatus = RESET;
    238e:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1869
  }
	
  return bitstatus;
    2392:	fec42783          	lw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1870
}
    2396:	853e                	mv	a0,a5
    2398:	5432                	lw	s0,44(sp)
    239a:	6145                	addi	sp,sp,48
    239c:	8082                	ret

0000239e <TIM_ClearITPendingBit>:
TIM_ClearITPendingBit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1888
*                    TIM_IT_Trigger: TIM Trigger Interrupt source.
*                    TIM_IT_Break: TIM Break Interrupt source.
* Return         : None
*******************************************************************************/
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
    239e:	1101                	addi	sp,sp,-32
    23a0:	ce22                	sw	s0,28(sp)
    23a2:	1000                	addi	s0,sp,32
    23a4:	fea42623          	sw	a0,-20(s0)
    23a8:	87ae                	mv	a5,a1
    23aa:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1889
  TIMx->INTFR = (uint16_t)~TIM_IT;
    23ae:	fea45783          	lhu	a5,-22(s0)
    23b2:	fff7c793          	not	a5,a5
    23b6:	01079713          	slli	a4,a5,0x10
    23ba:	8341                	srli	a4,a4,0x10
    23bc:	fec42783          	lw	a5,-20(s0)
    23c0:	00e79823          	sh	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_tim.c:1890
}
    23c4:	0001                	nop
    23c6:	4472                	lw	s0,28(sp)
    23c8:	6105                	addi	sp,sp,32
    23ca:	8082                	ret

000023cc <USART_Init>:
USART_Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:105
*                  USART_InitStruct: pointer to a USART_InitTypeDef structure
*      that contains the configuration information for the specified USART peripheral. 
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
    23cc:	715d                	addi	sp,sp,-80
    23ce:	c686                	sw	ra,76(sp)
    23d0:	c4a2                	sw	s0,72(sp)
    23d2:	0880                	addi	s0,sp,80
    23d4:	faa42e23          	sw	a0,-68(s0)
    23d8:	fab42c23          	sw	a1,-72(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:106
  uint32_t tmpreg = 0x00, apbclock = 0x00;
    23dc:	fe042623          	sw	zero,-20(s0)
    23e0:	fe042423          	sw	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:107
  uint32_t integerdivider = 0x00;
    23e4:	fe042223          	sw	zero,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:108
  uint32_t fractionaldivider = 0x00;
    23e8:	fe042023          	sw	zero,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:109
  uint32_t usartxbase = 0;
    23ec:	fc042e23          	sw	zero,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:116

  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
  }

  usartxbase = (uint32_t)USARTx;
    23f0:	fbc42783          	lw	a5,-68(s0)
    23f4:	fcf42e23          	sw	a5,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:117
  tmpreg = USARTx->CTLR2;
    23f8:	fbc42783          	lw	a5,-68(s0)
    23fc:	0107d783          	lhu	a5,16(a5)
    2400:	07c2                	slli	a5,a5,0x10
    2402:	83c1                	srli	a5,a5,0x10
    2404:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:118
  tmpreg &= CTLR2_STOP_CLEAR_Mask;
    2408:	fec42703          	lw	a4,-20(s0)
    240c:	67b5                	lui	a5,0xd
    240e:	17fd                	addi	a5,a5,-1
    2410:	8ff9                	and	a5,a5,a4
    2412:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:119
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;  
    2416:	fb842783          	lw	a5,-72(s0)
    241a:	0067d783          	lhu	a5,6(a5) # d006 <_data_lma+0x3f66>
    241e:	873e                	mv	a4,a5
    2420:	fec42783          	lw	a5,-20(s0)
    2424:	8fd9                	or	a5,a5,a4
    2426:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:121
	
  USARTx->CTLR2 = (uint16_t)tmpreg;
    242a:	fec42783          	lw	a5,-20(s0)
    242e:	01079713          	slli	a4,a5,0x10
    2432:	8341                	srli	a4,a4,0x10
    2434:	fbc42783          	lw	a5,-68(s0)
    2438:	00e79823          	sh	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:122
  tmpreg = USARTx->CTLR1;
    243c:	fbc42783          	lw	a5,-68(s0)
    2440:	00c7d783          	lhu	a5,12(a5)
    2444:	07c2                	slli	a5,a5,0x10
    2446:	83c1                	srli	a5,a5,0x10
    2448:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:123
  tmpreg &= CTLR1_CLEAR_Mask;
    244c:	fec42703          	lw	a4,-20(s0)
    2450:	67bd                	lui	a5,0xf
    2452:	9f378793          	addi	a5,a5,-1549 # e9f3 <_data_lma+0x5953>
    2456:	8ff9                	and	a5,a5,a4
    2458:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:124
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    245c:	fb842783          	lw	a5,-72(s0)
    2460:	0047d703          	lhu	a4,4(a5)
    2464:	fb842783          	lw	a5,-72(s0)
    2468:	0087d783          	lhu	a5,8(a5)
    246c:	8fd9                	or	a5,a5,a4
    246e:	01079713          	slli	a4,a5,0x10
    2472:	8341                	srli	a4,a4,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:125
            USART_InitStruct->USART_Mode;
    2474:	fb842783          	lw	a5,-72(s0)
    2478:	00a7d783          	lhu	a5,10(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:124
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
    247c:	8fd9                	or	a5,a5,a4
    247e:	07c2                	slli	a5,a5,0x10
    2480:	83c1                	srli	a5,a5,0x10
    2482:	873e                	mv	a4,a5
    2484:	fec42783          	lw	a5,-20(s0)
    2488:	8fd9                	or	a5,a5,a4
    248a:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:126
  USARTx->CTLR1 = (uint16_t)tmpreg;
    248e:	fec42783          	lw	a5,-20(s0)
    2492:	01079713          	slli	a4,a5,0x10
    2496:	8341                	srli	a4,a4,0x10
    2498:	fbc42783          	lw	a5,-68(s0)
    249c:	00e79623          	sh	a4,12(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:128
 
  tmpreg = USARTx->CTLR3;
    24a0:	fbc42783          	lw	a5,-68(s0)
    24a4:	0147d783          	lhu	a5,20(a5)
    24a8:	07c2                	slli	a5,a5,0x10
    24aa:	83c1                	srli	a5,a5,0x10
    24ac:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:129
  tmpreg &= CTLR3_CLEAR_Mask;
    24b0:	fec42703          	lw	a4,-20(s0)
    24b4:	67c1                	lui	a5,0x10
    24b6:	cff78793          	addi	a5,a5,-769 # fcff <_data_lma+0x6c5f>
    24ba:	8ff9                	and	a5,a5,a4
    24bc:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:130
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
    24c0:	fb842783          	lw	a5,-72(s0)
    24c4:	00c7d783          	lhu	a5,12(a5)
    24c8:	873e                	mv	a4,a5
    24ca:	fec42783          	lw	a5,-20(s0)
    24ce:	8fd9                	or	a5,a5,a4
    24d0:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:131
  USARTx->CTLR3 = (uint16_t)tmpreg;
    24d4:	fec42783          	lw	a5,-20(s0)
    24d8:	01079713          	slli	a4,a5,0x10
    24dc:	8341                	srli	a4,a4,0x10
    24de:	fbc42783          	lw	a5,-68(s0)
    24e2:	00e79a23          	sh	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:133

  RCC_GetClocksFreq(&RCC_ClocksStatus);
    24e6:	fc840793          	addi	a5,s0,-56
    24ea:	853e                	mv	a0,a5
    24ec:	ed5fe0ef          	jal	ra,13c0 <RCC_GetClocksFreq>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:135
	
  if (usartxbase == USART1_BASE)
    24f0:	fdc42703          	lw	a4,-36(s0)
    24f4:	400147b7          	lui	a5,0x40014
    24f8:	80078793          	addi	a5,a5,-2048 # 40013800 <_eusrstack+0x2000e800>
    24fc:	00f71763          	bne	a4,a5,250a <USART_Init+0x13e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:137
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
    2500:	fd442783          	lw	a5,-44(s0)
    2504:	fef42423          	sw	a5,-24(s0)
    2508:	a029                	j	2512 <USART_Init+0x146>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:141
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
    250a:	fd042783          	lw	a5,-48(s0)
    250e:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:144
  }
  
  if ((USARTx->CTLR1 & CTLR1_OVER8_Set) != 0)
    2512:	fbc42783          	lw	a5,-68(s0)
    2516:	00c7d783          	lhu	a5,12(a5)
    251a:	07c2                	slli	a5,a5,0x10
    251c:	83c1                	srli	a5,a5,0x10
    251e:	07c2                	slli	a5,a5,0x10
    2520:	87c1                	srai	a5,a5,0x10
    2522:	0207d263          	bgez	a5,2546 <USART_Init+0x17a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:146
  {
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
    2526:	fe842703          	lw	a4,-24(s0)
    252a:	87ba                	mv	a5,a4
    252c:	0786                	slli	a5,a5,0x1
    252e:	97ba                	add	a5,a5,a4
    2530:	078e                	slli	a5,a5,0x3
    2532:	973e                	add	a4,a4,a5
    2534:	fb842783          	lw	a5,-72(s0)
    2538:	439c                	lw	a5,0(a5)
    253a:	0786                	slli	a5,a5,0x1
    253c:	02f757b3          	divu	a5,a4,a5
    2540:	fef42223          	sw	a5,-28(s0)
    2544:	a005                	j	2564 <USART_Init+0x198>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:150
  }
  else 
  {
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
    2546:	fe842703          	lw	a4,-24(s0)
    254a:	87ba                	mv	a5,a4
    254c:	0786                	slli	a5,a5,0x1
    254e:	97ba                	add	a5,a5,a4
    2550:	078e                	slli	a5,a5,0x3
    2552:	973e                	add	a4,a4,a5
    2554:	fb842783          	lw	a5,-72(s0)
    2558:	439c                	lw	a5,0(a5)
    255a:	078a                	slli	a5,a5,0x2
    255c:	02f757b3          	divu	a5,a4,a5
    2560:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:152
  }
  tmpreg = (integerdivider / 100) << 4;
    2564:	fe442703          	lw	a4,-28(s0)
    2568:	06400793          	li	a5,100
    256c:	02f757b3          	divu	a5,a4,a5
    2570:	0792                	slli	a5,a5,0x4
    2572:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:154

  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
    2576:	fec42783          	lw	a5,-20(s0)
    257a:	0047d713          	srli	a4,a5,0x4
    257e:	06400793          	li	a5,100
    2582:	02f707b3          	mul	a5,a4,a5
    2586:	fe442703          	lw	a4,-28(s0)
    258a:	40f707b3          	sub	a5,a4,a5
    258e:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:156

  if ((USARTx->CTLR1 & CTLR1_OVER8_Set) != 0)
    2592:	fbc42783          	lw	a5,-68(s0)
    2596:	00c7d783          	lhu	a5,12(a5)
    259a:	07c2                	slli	a5,a5,0x10
    259c:	83c1                	srli	a5,a5,0x10
    259e:	07c2                	slli	a5,a5,0x10
    25a0:	87c1                	srai	a5,a5,0x10
    25a2:	0207d263          	bgez	a5,25c6 <USART_Init+0x1fa>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:158
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
    25a6:	fe042783          	lw	a5,-32(s0)
    25aa:	078e                	slli	a5,a5,0x3
    25ac:	03278713          	addi	a4,a5,50
    25b0:	06400793          	li	a5,100
    25b4:	02f757b3          	divu	a5,a4,a5
    25b8:	8b9d                	andi	a5,a5,7
    25ba:	fec42703          	lw	a4,-20(s0)
    25be:	8fd9                	or	a5,a5,a4
    25c0:	fef42623          	sw	a5,-20(s0)
    25c4:	a005                	j	25e4 <USART_Init+0x218>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:162
  }
  else 
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
    25c6:	fe042783          	lw	a5,-32(s0)
    25ca:	0792                	slli	a5,a5,0x4
    25cc:	03278713          	addi	a4,a5,50
    25d0:	06400793          	li	a5,100
    25d4:	02f757b3          	divu	a5,a4,a5
    25d8:	8bbd                	andi	a5,a5,15
    25da:	fec42703          	lw	a4,-20(s0)
    25de:	8fd9                	or	a5,a5,a4
    25e0:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:165
  }
  
  USARTx->BRR = (uint16_t)tmpreg;
    25e4:	fec42783          	lw	a5,-20(s0)
    25e8:	01079713          	slli	a4,a5,0x10
    25ec:	8341                	srli	a4,a4,0x10
    25ee:	fbc42783          	lw	a5,-68(s0)
    25f2:	00e79423          	sh	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:166
}
    25f6:	0001                	nop
    25f8:	40b6                	lw	ra,76(sp)
    25fa:	4426                	lw	s0,72(sp)
    25fc:	6161                	addi	sp,sp,80
    25fe:	8082                	ret

00002600 <USART_Cmd>:
USART_Cmd():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:229
* Input          : USARTx: where x can be 1, 2, 3 to select the USART peripheral.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
    2600:	1101                	addi	sp,sp,-32
    2602:	ce22                	sw	s0,28(sp)
    2604:	1000                	addi	s0,sp,32
    2606:	fea42623          	sw	a0,-20(s0)
    260a:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:230
  if (NewState != DISABLE)
    260e:	fe842783          	lw	a5,-24(s0)
    2612:	c395                	beqz	a5,2636 <USART_Cmd+0x36>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:232
  {
    USARTx->CTLR1 |= CTLR1_UE_Set;
    2614:	fec42783          	lw	a5,-20(s0)
    2618:	00c7d783          	lhu	a5,12(a5)
    261c:	01079713          	slli	a4,a5,0x10
    2620:	8341                	srli	a4,a4,0x10
    2622:	6789                	lui	a5,0x2
    2624:	8fd9                	or	a5,a5,a4
    2626:	01079713          	slli	a4,a5,0x10
    262a:	8341                	srli	a4,a4,0x10
    262c:	fec42783          	lw	a5,-20(s0)
    2630:	00e79623          	sh	a4,12(a5) # 200c <TIM_EncoderInterfaceConfig+0x46>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:238
  }
  else
  {
    USARTx->CTLR1 &= CTLR1_UE_Reset;
  }
}
    2634:	a015                	j	2658 <USART_Cmd+0x58>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:236
    USARTx->CTLR1 &= CTLR1_UE_Reset;
    2636:	fec42783          	lw	a5,-20(s0)
    263a:	00c7d783          	lhu	a5,12(a5)
    263e:	01079713          	slli	a4,a5,0x10
    2642:	8341                	srli	a4,a4,0x10
    2644:	77f9                	lui	a5,0xffffe
    2646:	17fd                	addi	a5,a5,-1
    2648:	8ff9                	and	a5,a5,a4
    264a:	01079713          	slli	a4,a5,0x10
    264e:	8341                	srli	a4,a4,0x10
    2650:	fec42783          	lw	a5,-20(s0)
    2654:	00e79623          	sh	a4,12(a5) # ffffe00c <_eusrstack+0xdfff900c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:238
}
    2658:	0001                	nop
    265a:	4472                	lw	s0,28(sp)
    265c:	6105                	addi	sp,sp,32
    265e:	8082                	ret

00002660 <USART_ITConfig>:
USART_ITConfig():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:257
*                    USART_IT_ERR:  Error interrupt.
*                  NewState: ENABLE or DISABLE.
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
    2660:	7179                	addi	sp,sp,-48
    2662:	d622                	sw	s0,44(sp)
    2664:	1800                	addi	s0,sp,48
    2666:	fca42e23          	sw	a0,-36(s0)
    266a:	87ae                	mv	a5,a1
    266c:	fcc42a23          	sw	a2,-44(s0)
    2670:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:258
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
    2674:	fe042423          	sw	zero,-24(s0)
    2678:	fe042223          	sw	zero,-28(s0)
    267c:	fe042023          	sw	zero,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:259
  uint32_t usartxbase = 0x00;
    2680:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:265

  if (USART_IT == USART_IT_CTS)
  {
  }   
  
  usartxbase = (uint32_t)USARTx;
    2684:	fdc42783          	lw	a5,-36(s0)
    2688:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:266
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    268c:	fda45783          	lhu	a5,-38(s0)
    2690:	0ff7f793          	andi	a5,a5,255
    2694:	8395                	srli	a5,a5,0x5
    2696:	0ff7f793          	andi	a5,a5,255
    269a:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:267
  itpos = USART_IT & IT_Mask;
    269e:	fda45783          	lhu	a5,-38(s0)
    26a2:	8bfd                	andi	a5,a5,31
    26a4:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:268
  itmask = (((uint32_t)0x01) << itpos);
    26a8:	fe442783          	lw	a5,-28(s0)
    26ac:	4705                	li	a4,1
    26ae:	00f717b3          	sll	a5,a4,a5
    26b2:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:270
    
  if (usartreg == 0x01) 
    26b6:	fe842703          	lw	a4,-24(s0)
    26ba:	4785                	li	a5,1
    26bc:	00f71863          	bne	a4,a5,26cc <USART_ITConfig+0x6c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:272
  {
    usartxbase += 0x0C;
    26c0:	fec42783          	lw	a5,-20(s0)
    26c4:	07b1                	addi	a5,a5,12
    26c6:	fef42623          	sw	a5,-20(s0)
    26ca:	a00d                	j	26ec <USART_ITConfig+0x8c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:274
  }
  else if (usartreg == 0x02) 
    26cc:	fe842703          	lw	a4,-24(s0)
    26d0:	4789                	li	a5,2
    26d2:	00f71863          	bne	a4,a5,26e2 <USART_ITConfig+0x82>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:276
  {
    usartxbase += 0x10;
    26d6:	fec42783          	lw	a5,-20(s0)
    26da:	07c1                	addi	a5,a5,16
    26dc:	fef42623          	sw	a5,-20(s0)
    26e0:	a031                	j	26ec <USART_ITConfig+0x8c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:280
  }
  else 
  {
    usartxbase += 0x14; 
    26e2:	fec42783          	lw	a5,-20(s0)
    26e6:	07d1                	addi	a5,a5,20
    26e8:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:283
  }
	
  if (NewState != DISABLE)
    26ec:	fd442783          	lw	a5,-44(s0)
    26f0:	cb99                	beqz	a5,2706 <USART_ITConfig+0xa6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:285
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
    26f2:	fec42783          	lw	a5,-20(s0)
    26f6:	4394                	lw	a3,0(a5)
    26f8:	fec42783          	lw	a5,-20(s0)
    26fc:	fe042703          	lw	a4,-32(s0)
    2700:	8f55                	or	a4,a4,a3
    2702:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:291
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
    2704:	a821                	j	271c <USART_ITConfig+0xbc>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:289
    *(__IO uint32_t*)usartxbase &= ~itmask;
    2706:	fec42783          	lw	a5,-20(s0)
    270a:	4394                	lw	a3,0(a5)
    270c:	fe042783          	lw	a5,-32(s0)
    2710:	fff7c713          	not	a4,a5
    2714:	fec42783          	lw	a5,-20(s0)
    2718:	8f75                	and	a4,a4,a3
    271a:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:291
}
    271c:	0001                	nop
    271e:	5432                	lw	s0,44(sp)
    2720:	6145                	addi	sp,sp,48
    2722:	8082                	ret

00002724 <USART_SendData>:
USART_SendData():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:404
* Input          : USARTx: where x can be 1, 2, 3 to select the USART peripheral.
*                  Data: the data to transmit..
* Return         : None
*******************************************************************************/
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
    2724:	1101                	addi	sp,sp,-32
    2726:	ce22                	sw	s0,28(sp)
    2728:	1000                	addi	s0,sp,32
    272a:	fea42623          	sw	a0,-20(s0)
    272e:	87ae                	mv	a5,a1
    2730:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:405
  USARTx->DATAR = (Data & (uint16_t)0x01FF);
    2734:	fea45783          	lhu	a5,-22(s0)
    2738:	1ff7f793          	andi	a5,a5,511
    273c:	01079713          	slli	a4,a5,0x10
    2740:	8341                	srli	a4,a4,0x10
    2742:	fec42783          	lw	a5,-20(s0)
    2746:	00e79223          	sh	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:406
}
    274a:	0001                	nop
    274c:	4472                	lw	s0,28(sp)
    274e:	6105                	addi	sp,sp,32
    2750:	8082                	ret

00002752 <USART_ReceiveData>:
USART_ReceiveData():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:415
* Description    : Returns the most recent received data by the USARTx peripheral.
* Input          : USARTx: where x can be 1, 2, 3 to select the USART peripheral.
* Return         : The received data.
*******************************************************************************/
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
    2752:	1101                	addi	sp,sp,-32
    2754:	ce22                	sw	s0,28(sp)
    2756:	1000                	addi	s0,sp,32
    2758:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:416
  return (uint16_t)(USARTx->DATAR & (uint16_t)0x01FF);
    275c:	fec42783          	lw	a5,-20(s0)
    2760:	0047d783          	lhu	a5,4(a5)
    2764:	07c2                	slli	a5,a5,0x10
    2766:	83c1                	srli	a5,a5,0x10
    2768:	1ff7f793          	andi	a5,a5,511
    276c:	07c2                	slli	a5,a5,0x10
    276e:	83c1                	srli	a5,a5,0x10
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:417
}
    2770:	853e                	mv	a0,a5
    2772:	4472                	lw	s0,28(sp)
    2774:	6105                	addi	sp,sp,32
    2776:	8082                	ret

00002778 <USART_GetFlagStatus>:
USART_GetFlagStatus():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:603
*                    USART_FLAG_FE: Framing Error flag.
*                    USART_FLAG_PE: Parity Error flag.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
    2778:	7179                	addi	sp,sp,-48
    277a:	d622                	sw	s0,44(sp)
    277c:	1800                	addi	s0,sp,48
    277e:	fca42e23          	sw	a0,-36(s0)
    2782:	87ae                	mv	a5,a1
    2784:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:604
  FlagStatus bitstatus = RESET;
    2788:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:610

  if (USART_FLAG == USART_FLAG_CTS)
  {
  }  
  
  if ((USARTx->STATR & USART_FLAG) != (uint16_t)RESET)
    278c:	fdc42783          	lw	a5,-36(s0)
    2790:	0007d783          	lhu	a5,0(a5)
    2794:	01079713          	slli	a4,a5,0x10
    2798:	8341                	srli	a4,a4,0x10
    279a:	fda45783          	lhu	a5,-38(s0)
    279e:	8ff9                	and	a5,a5,a4
    27a0:	07c2                	slli	a5,a5,0x10
    27a2:	83c1                	srli	a5,a5,0x10
    27a4:	c789                	beqz	a5,27ae <USART_GetFlagStatus+0x36>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:612
  {
    bitstatus = SET;
    27a6:	4785                	li	a5,1
    27a8:	fef42623          	sw	a5,-20(s0)
    27ac:	a019                	j	27b2 <USART_GetFlagStatus+0x3a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:616
  }
  else
  {
    bitstatus = RESET;
    27ae:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:618
  }
  return bitstatus;
    27b2:	fec42783          	lw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:619
}
    27b6:	853e                	mv	a0,a5
    27b8:	5432                	lw	s0,44(sp)
    27ba:	6145                	addi	sp,sp,48
    27bc:	8082                	ret

000027be <USART_GetITStatus>:
USART_GetITStatus():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:660
*                    USART_IT_FE: Framing Error interrupt.
*                    USART_IT_PE: Parity Error interrupt.
* Return         : bitstatus: SET or RESET.
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    27be:	7179                	addi	sp,sp,-48
    27c0:	d622                	sw	s0,44(sp)
    27c2:	1800                	addi	s0,sp,48
    27c4:	fca42e23          	sw	a0,-36(s0)
    27c8:	87ae                	mv	a5,a1
    27ca:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:661
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
    27ce:	fe042223          	sw	zero,-28(s0)
    27d2:	fe042623          	sw	zero,-20(s0)
    27d6:	fe042023          	sw	zero,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:662
  ITStatus bitstatus = RESET;
    27da:	fe042423          	sw	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:668

  if (USART_IT == USART_IT_CTS)
  {
  }   
  
  usartreg = (((uint8_t)USART_IT) >> 0x05);
    27de:	fda45783          	lhu	a5,-38(s0)
    27e2:	0ff7f793          	andi	a5,a5,255
    27e6:	8395                	srli	a5,a5,0x5
    27e8:	0ff7f793          	andi	a5,a5,255
    27ec:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:669
  itmask = USART_IT & IT_Mask;
    27f0:	fda45783          	lhu	a5,-38(s0)
    27f4:	8bfd                	andi	a5,a5,31
    27f6:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:670
  itmask = (uint32_t)0x01 << itmask;
    27fa:	fec42783          	lw	a5,-20(s0)
    27fe:	4705                	li	a4,1
    2800:	00f717b3          	sll	a5,a4,a5
    2804:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:672
  
  if (usartreg == 0x01) 
    2808:	fe042703          	lw	a4,-32(s0)
    280c:	4785                	li	a5,1
    280e:	00f71f63          	bne	a4,a5,282c <USART_GetITStatus+0x6e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:674
  {
    itmask &= USARTx->CTLR1;
    2812:	fdc42783          	lw	a5,-36(s0)
    2816:	00c7d783          	lhu	a5,12(a5)
    281a:	07c2                	slli	a5,a5,0x10
    281c:	83c1                	srli	a5,a5,0x10
    281e:	873e                	mv	a4,a5
    2820:	fec42783          	lw	a5,-20(s0)
    2824:	8ff9                	and	a5,a5,a4
    2826:	fef42623          	sw	a5,-20(s0)
    282a:	a83d                	j	2868 <USART_GetITStatus+0xaa>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:676
  }
  else if (usartreg == 0x02) 
    282c:	fe042703          	lw	a4,-32(s0)
    2830:	4789                	li	a5,2
    2832:	00f71f63          	bne	a4,a5,2850 <USART_GetITStatus+0x92>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:678
  {
    itmask &= USARTx->CTLR2;
    2836:	fdc42783          	lw	a5,-36(s0)
    283a:	0107d783          	lhu	a5,16(a5)
    283e:	07c2                	slli	a5,a5,0x10
    2840:	83c1                	srli	a5,a5,0x10
    2842:	873e                	mv	a4,a5
    2844:	fec42783          	lw	a5,-20(s0)
    2848:	8ff9                	and	a5,a5,a4
    284a:	fef42623          	sw	a5,-20(s0)
    284e:	a829                	j	2868 <USART_GetITStatus+0xaa>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:682
  }
  else 
  {
    itmask &= USARTx->CTLR3;
    2850:	fdc42783          	lw	a5,-36(s0)
    2854:	0147d783          	lhu	a5,20(a5)
    2858:	07c2                	slli	a5,a5,0x10
    285a:	83c1                	srli	a5,a5,0x10
    285c:	873e                	mv	a4,a5
    285e:	fec42783          	lw	a5,-20(s0)
    2862:	8ff9                	and	a5,a5,a4
    2864:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:685
  }
  
  bitpos = USART_IT >> 0x08;
    2868:	fda45783          	lhu	a5,-38(s0)
    286c:	83a1                	srli	a5,a5,0x8
    286e:	07c2                	slli	a5,a5,0x10
    2870:	83c1                	srli	a5,a5,0x10
    2872:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:686
  bitpos = (uint32_t)0x01 << bitpos;
    2876:	fe442783          	lw	a5,-28(s0)
    287a:	4705                	li	a4,1
    287c:	00f717b3          	sll	a5,a4,a5
    2880:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:687
  bitpos &= USARTx->STATR;
    2884:	fdc42783          	lw	a5,-36(s0)
    2888:	0007d783          	lhu	a5,0(a5)
    288c:	07c2                	slli	a5,a5,0x10
    288e:	83c1                	srli	a5,a5,0x10
    2890:	873e                	mv	a4,a5
    2892:	fe442783          	lw	a5,-28(s0)
    2896:	8ff9                	and	a5,a5,a4
    2898:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:689
	
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
    289c:	fec42783          	lw	a5,-20(s0)
    28a0:	cb81                	beqz	a5,28b0 <USART_GetITStatus+0xf2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:689 (discriminator 1)
    28a2:	fe442783          	lw	a5,-28(s0)
    28a6:	c789                	beqz	a5,28b0 <USART_GetITStatus+0xf2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:691
  {
    bitstatus = SET;
    28a8:	4785                	li	a5,1
    28aa:	fef42423          	sw	a5,-24(s0)
    28ae:	a019                	j	28b4 <USART_GetITStatus+0xf6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:695
  }
  else
  {
    bitstatus = RESET;
    28b0:	fe042423          	sw	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:698
  }
  
  return bitstatus;  
    28b4:	fe842783          	lw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:699
}
    28b8:	853e                	mv	a0,a5
    28ba:	5432                	lw	s0,44(sp)
    28bc:	6145                	addi	sp,sp,48
    28be:	8082                	ret

000028c0 <USART_ClearITPendingBit>:
USART_ClearITPendingBit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:713
*                    USART_IT_TC:   Transmission complete interrupt.
*                    USART_IT_RXNE: Receive Data register not empty interrupt.
* Return         : None
*******************************************************************************/
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
    28c0:	7179                	addi	sp,sp,-48
    28c2:	d622                	sw	s0,44(sp)
    28c4:	1800                	addi	s0,sp,48
    28c6:	fca42e23          	sw	a0,-36(s0)
    28ca:	87ae                	mv	a5,a1
    28cc:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:714
  uint16_t bitpos = 0x00, itmask = 0x00;
    28d0:	fe041723          	sh	zero,-18(s0)
    28d4:	fe041623          	sh	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:720

  if (USART_IT == USART_IT_CTS)
  {
  }   
  
  bitpos = USART_IT >> 0x08;
    28d8:	fda45783          	lhu	a5,-38(s0)
    28dc:	83a1                	srli	a5,a5,0x8
    28de:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:721
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
    28e2:	fee45783          	lhu	a5,-18(s0)
    28e6:	4705                	li	a4,1
    28e8:	00f717b3          	sll	a5,a4,a5
    28ec:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:722
  USARTx->STATR = (uint16_t)~itmask;
    28f0:	fec45783          	lhu	a5,-20(s0)
    28f4:	fff7c793          	not	a5,a5
    28f8:	01079713          	slli	a4,a5,0x10
    28fc:	8341                	srli	a4,a4,0x10
    28fe:	fdc42783          	lw	a5,-36(s0)
    2902:	00e79023          	sh	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/wch_libraries/Peripheral/ch32v10x_usart.c:723
}
    2906:	0001                	nop
    2908:	5432                	lw	s0,44(sp)
    290a:	6145                	addi	sp,sp,48
    290c:	8082                	ret

0000290e <ips114_writeIndex>:
ips114_writeIndex():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:50
//  @return     				
//  @since      v1.0
//  Sample usage:               
//-------------------------------------------------------------------------------------------------------------------
void ips114_writeIndex(uint8 dat)			//写命令
{	
    290e:	1101                	addi	sp,sp,-32
    2910:	ce06                	sw	ra,28(sp)
    2912:	cc22                	sw	s0,24(sp)
    2914:	1000                	addi	s0,sp,32
    2916:	87aa                	mv	a5,a0
    2918:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:51
    IPS114_CS(0);
    291c:	67a5                	lui	a5,0x9
    291e:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    2922:	479c                	lw	a5,8(a5)
    2924:	873e                	mv	a4,a5
    2926:	67a1                	lui	a5,0x8
    2928:	cb5c                	sw	a5,20(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:52
    IPS114_DC(0);
    292a:	67a5                	lui	a5,0x9
    292c:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    2930:	479c                	lw	a5,8(a5)
    2932:	873e                	mv	a4,a5
    2934:	6791                	lui	a5,0x4
    2936:	cb5c                	sw	a5,20(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:53
    spi_mosi(IPS114_SPIN, &dat, NULL, 1);
    2938:	fef40793          	addi	a5,s0,-17
    293c:	4685                	li	a3,1
    293e:	4601                	li	a2,0
    2940:	85be                	mv	a1,a5
    2942:	4501                	li	a0,0
    2944:	32a020ef          	jal	ra,4c6e <spi_mosi>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:54
    IPS114_CS(1);
    2948:	67a5                	lui	a5,0x9
    294a:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    294e:	479c                	lw	a5,8(a5)
    2950:	873e                	mv	a4,a5
    2952:	67a1                	lui	a5,0x8
    2954:	cb1c                	sw	a5,16(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:55
}
    2956:	0001                	nop
    2958:	40f2                	lw	ra,28(sp)
    295a:	4462                	lw	s0,24(sp)
    295c:	6105                	addi	sp,sp,32
    295e:	8082                	ret

00002960 <ips114_writeData>:
ips114_writeData():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:65
//  @return     				
//  @since      v1.0
//  Sample usage:               
//-------------------------------------------------------------------------------------------------------------------
void ips114_writeData(uint8 dat)			//写数据
{
    2960:	1101                	addi	sp,sp,-32
    2962:	ce06                	sw	ra,28(sp)
    2964:	cc22                	sw	s0,24(sp)
    2966:	1000                	addi	s0,sp,32
    2968:	87aa                	mv	a5,a0
    296a:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:66
    IPS114_CS(0);
    296e:	67a5                	lui	a5,0x9
    2970:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    2974:	479c                	lw	a5,8(a5)
    2976:	873e                	mv	a4,a5
    2978:	67a1                	lui	a5,0x8
    297a:	cb5c                	sw	a5,20(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:67
    IPS114_DC(1);
    297c:	67a5                	lui	a5,0x9
    297e:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    2982:	479c                	lw	a5,8(a5)
    2984:	873e                	mv	a4,a5
    2986:	6791                	lui	a5,0x4
    2988:	cb1c                	sw	a5,16(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:68
    spi_mosi(IPS114_SPIN, &dat, NULL, 1);
    298a:	fef40793          	addi	a5,s0,-17
    298e:	4685                	li	a3,1
    2990:	4601                	li	a2,0
    2992:	85be                	mv	a1,a5
    2994:	4501                	li	a0,0
    2996:	2d8020ef          	jal	ra,4c6e <spi_mosi>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:69
    IPS114_CS(1);
    299a:	67a5                	lui	a5,0x9
    299c:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    29a0:	479c                	lw	a5,8(a5)
    29a2:	873e                	mv	a4,a5
    29a4:	67a1                	lui	a5,0x8
    29a6:	cb1c                	sw	a5,16(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:70
}
    29a8:	0001                	nop
    29aa:	40f2                	lw	ra,28(sp)
    29ac:	4462                	lw	s0,24(sp)
    29ae:	6105                	addi	sp,sp,32
    29b0:	8082                	ret

000029b2 <ips114_writedata_16bit>:
ips114_writedata_16bit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:80
//  @return     				
//  @since      v1.0
//  Sample usage:               
//-------------------------------------------------------------------------------------------------------------------
void ips114_writedata_16bit(uint16 dat)	//向液晶屏写一个16位数据
{
    29b2:	7179                	addi	sp,sp,-48
    29b4:	d606                	sw	ra,44(sp)
    29b6:	d422                	sw	s0,40(sp)
    29b8:	1800                	addi	s0,sp,48
    29ba:	87aa                	mv	a5,a0
    29bc:	fcf41f23          	sh	a5,-34(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:82
    uint8 dat1[2];
    IPS114_CS(0);
    29c0:	67a5                	lui	a5,0x9
    29c2:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    29c6:	479c                	lw	a5,8(a5)
    29c8:	873e                	mv	a4,a5
    29ca:	67a1                	lui	a5,0x8
    29cc:	cb5c                	sw	a5,20(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:83
    dat1[0] = dat >> 8;
    29ce:	fde45783          	lhu	a5,-34(s0)
    29d2:	83a1                	srli	a5,a5,0x8
    29d4:	07c2                	slli	a5,a5,0x10
    29d6:	83c1                	srli	a5,a5,0x10
    29d8:	0ff7f793          	andi	a5,a5,255
    29dc:	fef40623          	sb	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:84
    dat1[1] = (uint8)dat;
    29e0:	fde45783          	lhu	a5,-34(s0)
    29e4:	0ff7f793          	andi	a5,a5,255
    29e8:	fef406a3          	sb	a5,-19(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:86
    
    IPS114_DC(1);
    29ec:	67a5                	lui	a5,0x9
    29ee:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    29f2:	479c                	lw	a5,8(a5)
    29f4:	873e                	mv	a4,a5
    29f6:	6791                	lui	a5,0x4
    29f8:	cb1c                	sw	a5,16(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:87
    spi_mosi(IPS114_SPIN, dat1, NULL, 2); 	//写入数据  高位在前  低位在后
    29fa:	fec40793          	addi	a5,s0,-20
    29fe:	4689                	li	a3,2
    2a00:	4601                	li	a2,0
    2a02:	85be                	mv	a1,a5
    2a04:	4501                	li	a0,0
    2a06:	268020ef          	jal	ra,4c6e <spi_mosi>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:88
    IPS114_CS(1);
    2a0a:	67a5                	lui	a5,0x9
    2a0c:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    2a10:	479c                	lw	a5,8(a5)
    2a12:	873e                	mv	a4,a5
    2a14:	67a1                	lui	a5,0x8
    2a16:	cb1c                	sw	a5,16(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:89
}
    2a18:	0001                	nop
    2a1a:	50b2                	lw	ra,44(sp)
    2a1c:	5422                	lw	s0,40(sp)
    2a1e:	6145                	addi	sp,sp,48
    2a20:	8082                	ret

00002a22 <ips114_init>:
ips114_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:98
//  @return     void
//  @since      v1.0
//  Sample usage:               
//-------------------------------------------------------------------------------------------------------------------
void ips114_init(void)
{
    2a22:	7179                	addi	sp,sp,-48
    2a24:	d606                	sw	ra,44(sp)
    2a26:	d422                	sw	s0,40(sp)
    2a28:	d24a                	sw	s2,36(sp)
    2a2a:	d04e                	sw	s3,32(sp)
    2a2c:	ce52                	sw	s4,28(sp)
    2a2e:	cc56                	sw	s5,24(sp)
    2a30:	ca5a                	sw	s6,20(sp)
    2a32:	c85e                	sw	s7,16(sp)
    2a34:	c662                	sw	s8,12(sp)
    2a36:	c466                	sw	s9,8(sp)
    2a38:	1800                	addi	s0,sp,48
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:99
    spi_init(IPS114_SPIN, IPS114_SCL_PIN, IPS114_SDA_PIN, IPS114_SDA_IN_PIN, IPS114_CS_PIN, 0, FPCLK_DIV_2);//硬件SPI初始化
    2a3a:	4801                	li	a6,0
    2a3c:	4781                	li	a5,0
    2a3e:	04f00713          	li	a4,79
    2a42:	02300693          	li	a3,35
    2a46:	4605                	li	a2,1
    2a48:	4581                	li	a1,0
    2a4a:	4501                	li	a0,0
    2a4c:	0ec020ef          	jal	ra,4b38 <spi_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:101

    gpio_init(IPS114_BL_PIN, GPO, 1, GPIO_PIN_CONFIG);
    2a50:	31000693          	li	a3,784
    2a54:	4605                	li	a2,1
    2a56:	4585                	li	a1,1
    2a58:	08000513          	li	a0,128
    2a5c:	024010ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:102
    gpio_init(IPS114_DC_PIN, GPO, 0, GPIO_PIN_CONFIG);
    2a60:	31000693          	li	a3,784
    2a64:	4601                	li	a2,0
    2a66:	4585                	li	a1,1
    2a68:	04e00513          	li	a0,78
    2a6c:	014010ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:103
    gpio_init(IPS114_REST_PIN, GPO, 0, GPIO_PIN_CONFIG);
    2a70:	31000693          	li	a3,784
    2a74:	4601                	li	a2,0
    2a76:	4585                	li	a1,1
    2a78:	04d00513          	li	a0,77
    2a7c:	004010ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:105

    IPS114_REST(0);
    2a80:	67a5                	lui	a5,0x9
    2a82:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    2a86:	479c                	lw	a5,8(a5)
    2a88:	873e                	mv	a4,a5
    2a8a:	6789                	lui	a5,0x2
    2a8c:	cb5c                	sw	a5,20(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:106
    systick_delay_ms(200);
    2a8e:	8441a703          	lw	a4,-1980(gp) # 200000b4 <sys_clk>
    2a92:	6789                	lui	a5,0x2
    2a94:	f4078793          	addi	a5,a5,-192 # 1f40 <TIM_Cmd+0x32>
    2a98:	02f75733          	divu	a4,a4,a5
    2a9c:	0c800793          	li	a5,200
    2aa0:	02f707b3          	mul	a5,a4,a5
    2aa4:	8c3e                	mv	s8,a5
    2aa6:	4c81                	li	s9,0
    2aa8:	8562                	mv	a0,s8
    2aaa:	85e6                	mv	a1,s9
    2aac:	284020ef          	jal	ra,4d30 <systick_delay>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:108
    
    IPS114_REST(1);
    2ab0:	67a5                	lui	a5,0x9
    2ab2:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    2ab6:	479c                	lw	a5,8(a5)
    2ab8:	873e                	mv	a4,a5
    2aba:	6789                	lui	a5,0x2
    2abc:	cb1c                	sw	a5,16(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:109
    systick_delay_ms(100);
    2abe:	8441a703          	lw	a4,-1980(gp) # 200000b4 <sys_clk>
    2ac2:	6789                	lui	a5,0x2
    2ac4:	f4078793          	addi	a5,a5,-192 # 1f40 <TIM_Cmd+0x32>
    2ac8:	02f75733          	divu	a4,a4,a5
    2acc:	06400793          	li	a5,100
    2ad0:	02f707b3          	mul	a5,a4,a5
    2ad4:	8b3e                	mv	s6,a5
    2ad6:	4b81                	li	s7,0
    2ad8:	855a                	mv	a0,s6
    2ada:	85de                	mv	a1,s7
    2adc:	254020ef          	jal	ra,4d30 <systick_delay>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:111
	
    ips114_writeIndex(0x36);
    2ae0:	03600513          	li	a0,54
    2ae4:	352d                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:112
    systick_delay_ms(100);
    2ae6:	8441a703          	lw	a4,-1980(gp) # 200000b4 <sys_clk>
    2aea:	6789                	lui	a5,0x2
    2aec:	f4078793          	addi	a5,a5,-192 # 1f40 <TIM_Cmd+0x32>
    2af0:	02f75733          	divu	a4,a4,a5
    2af4:	06400793          	li	a5,100
    2af8:	02f707b3          	mul	a5,a4,a5
    2afc:	8a3e                	mv	s4,a5
    2afe:	4a81                	li	s5,0
    2b00:	8552                	mv	a0,s4
    2b02:	85d6                	mv	a1,s5
    2b04:	22c020ef          	jal	ra,4d30 <systick_delay>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:115
    if      (IPS114_DISPLAY_DIR==0)    ips114_writeData(0x00);
    else if (IPS114_DISPLAY_DIR==1)    ips114_writeData(0xC0);
    else if (IPS114_DISPLAY_DIR==2)    ips114_writeData(0x70);
    2b08:	07000513          	li	a0,112
    2b0c:	3d91                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:118
    else                            ips114_writeData(0xA0);
    
    ips114_writeIndex(0x3A); 
    2b0e:	03a00513          	li	a0,58
    2b12:	3bf5                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:119
    ips114_writeData(0x05);
    2b14:	4515                	li	a0,5
    2b16:	35a9                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:121

    ips114_writeIndex(0xB2);
    2b18:	0b200513          	li	a0,178
    2b1c:	3bcd                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:122
    ips114_writeData(0x0C);
    2b1e:	4531                	li	a0,12
    2b20:	3581                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:123
    ips114_writeData(0x0C);
    2b22:	4531                	li	a0,12
    2b24:	3d35                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:124
    ips114_writeData(0x00);
    2b26:	4501                	li	a0,0
    2b28:	3d25                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:125
    ips114_writeData(0x33);
    2b2a:	03300513          	li	a0,51
    2b2e:	3d0d                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:126
    ips114_writeData(0x33); 
    2b30:	03300513          	li	a0,51
    2b34:	3535                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:128

    ips114_writeIndex(0xB7); 
    2b36:	0b700513          	li	a0,183
    2b3a:	3bd1                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:129
    ips114_writeData(0x35);  
    2b3c:	03500513          	li	a0,53
    2b40:	3505                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:131

    ips114_writeIndex(0xBB);
    2b42:	0bb00513          	li	a0,187
    2b46:	33e1                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:132
    ips114_writeData(0x37);
    2b48:	03700513          	li	a0,55
    2b4c:	3d11                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:134

    ips114_writeIndex(0xC0);
    2b4e:	0c000513          	li	a0,192
    2b52:	3b75                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:135
    ips114_writeData(0x2C);
    2b54:	02c00513          	li	a0,44
    2b58:	3521                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:137

    ips114_writeIndex(0xC2);
    2b5a:	0c200513          	li	a0,194
    2b5e:	3b45                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:138
    ips114_writeData(0x01);
    2b60:	4505                	li	a0,1
    2b62:	3bfd                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:140

    ips114_writeIndex(0xC3);
    2b64:	0c300513          	li	a0,195
    2b68:	335d                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:141
    ips114_writeData(0x12);   
    2b6a:	4549                	li	a0,18
    2b6c:	3bd5                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:143

    ips114_writeIndex(0xC4);
    2b6e:	0c400513          	li	a0,196
    2b72:	3b71                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:144
    ips114_writeData(0x20);  
    2b74:	02000513          	li	a0,32
    2b78:	33e5                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:146

    ips114_writeIndex(0xC6); 
    2b7a:	0c600513          	li	a0,198
    2b7e:	3b41                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:147
    ips114_writeData(0x0F);    
    2b80:	453d                	li	a0,15
    2b82:	3bf9                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:149

    ips114_writeIndex(0xD0); 
    2b84:	0d000513          	li	a0,208
    2b88:	3359                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:150
    ips114_writeData(0xA4);
    2b8a:	0a400513          	li	a0,164
    2b8e:	3bc9                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:151
    ips114_writeData(0xA1);
    2b90:	0a100513          	li	a0,161
    2b94:	33f1                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:153

    ips114_writeIndex(0xE0);
    2b96:	0e000513          	li	a0,224
    2b9a:	3b95                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:154
    ips114_writeData(0xD0);
    2b9c:	0d000513          	li	a0,208
    2ba0:	33c1                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:155
    ips114_writeData(0x04);
    2ba2:	4511                	li	a0,4
    2ba4:	3b75                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:156
    ips114_writeData(0x0D);
    2ba6:	4535                	li	a0,13
    2ba8:	3b65                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:157
    ips114_writeData(0x11);
    2baa:	4545                	li	a0,17
    2bac:	3b55                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:158
    ips114_writeData(0x13);
    2bae:	454d                	li	a0,19
    2bb0:	3b45                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:159
    ips114_writeData(0x2B);
    2bb2:	02b00513          	li	a0,43
    2bb6:	336d                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:160
    ips114_writeData(0x3F);
    2bb8:	03f00513          	li	a0,63
    2bbc:	3355                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:161
    ips114_writeData(0x54);
    2bbe:	05400513          	li	a0,84
    2bc2:	3b79                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:162
    ips114_writeData(0x4C);
    2bc4:	04c00513          	li	a0,76
    2bc8:	3b61                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:163
    ips114_writeData(0x18);
    2bca:	4561                	li	a0,24
    2bcc:	3b51                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:164
    ips114_writeData(0x0D);
    2bce:	4535                	li	a0,13
    2bd0:	3b41                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:165
    ips114_writeData(0x0B);
    2bd2:	452d                	li	a0,11
    2bd4:	3371                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:166
    ips114_writeData(0x1F);
    2bd6:	457d                	li	a0,31
    2bd8:	3361                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:167
    ips114_writeData(0x23);
    2bda:	02300513          	li	a0,35
    2bde:	3349                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:169

    ips114_writeIndex(0xE1);
    2be0:	0e100513          	li	a0,225
    2be4:	332d                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:170
    ips114_writeData(0xD0);
    2be6:	0d000513          	li	a0,208
    2bea:	3b9d                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:171
    ips114_writeData(0x04);
    2bec:	4511                	li	a0,4
    2bee:	3b8d                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:172
    ips114_writeData(0x0C);
    2bf0:	4531                	li	a0,12
    2bf2:	33bd                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:173
    ips114_writeData(0x11);
    2bf4:	4545                	li	a0,17
    2bf6:	33ad                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:174
    ips114_writeData(0x13);
    2bf8:	454d                	li	a0,19
    2bfa:	339d                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:175
    ips114_writeData(0x2C);
    2bfc:	02c00513          	li	a0,44
    2c00:	3385                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:176
    ips114_writeData(0x3F);
    2c02:	03f00513          	li	a0,63
    2c06:	3ba9                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:177
    ips114_writeData(0x44);
    2c08:	04400513          	li	a0,68
    2c0c:	3b91                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:178
    ips114_writeData(0x51);
    2c0e:	05100513          	li	a0,81
    2c12:	33b9                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:179
    ips114_writeData(0x2F);
    2c14:	02f00513          	li	a0,47
    2c18:	33a1                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:180
    ips114_writeData(0x1F);
    2c1a:	457d                	li	a0,31
    2c1c:	3391                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:181
    ips114_writeData(0x1F);
    2c1e:	457d                	li	a0,31
    2c20:	3381                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:182
    ips114_writeData(0x20);
    2c22:	02000513          	li	a0,32
    2c26:	3b2d                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:183
    ips114_writeData(0x23);
    2c28:	02300513          	li	a0,35
    2c2c:	3b15                	jal	2960 <ips114_writeData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:185

    ips114_writeIndex(0x21); 
    2c2e:	02100513          	li	a0,33
    2c32:	39f1                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:187

    ips114_writeIndex(0x11); 
    2c34:	4545                	li	a0,17
    2c36:	39e1                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:188
    systick_delay_ms(120); 
    2c38:	8441a703          	lw	a4,-1980(gp) # 200000b4 <sys_clk>
    2c3c:	6789                	lui	a5,0x2
    2c3e:	f4078793          	addi	a5,a5,-192 # 1f40 <TIM_Cmd+0x32>
    2c42:	02f75733          	divu	a4,a4,a5
    2c46:	87ba                	mv	a5,a4
    2c48:	0792                	slli	a5,a5,0x4
    2c4a:	8f99                	sub	a5,a5,a4
    2c4c:	078e                	slli	a5,a5,0x3
    2c4e:	893e                	mv	s2,a5
    2c50:	4981                	li	s3,0
    2c52:	854a                	mv	a0,s2
    2c54:	85ce                	mv	a1,s3
    2c56:	0da020ef          	jal	ra,4d30 <systick_delay>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:190

    ips114_writeIndex(0x29);
    2c5a:	02900513          	li	a0,41
    2c5e:	3945                	jal	290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:191
    ips114_clear(IPS114_BGCOLOR);
    2c60:	67c1                	lui	a5,0x10
    2c62:	fff78513          	addi	a0,a5,-1 # ffff <_data_lma+0x6f5f>
    2c66:	2055                	jal	2d0a <ips114_clear>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:192
}
    2c68:	0001                	nop
    2c6a:	50b2                	lw	ra,44(sp)
    2c6c:	5422                	lw	s0,40(sp)
    2c6e:	5912                	lw	s2,36(sp)
    2c70:	5982                	lw	s3,32(sp)
    2c72:	4a72                	lw	s4,28(sp)
    2c74:	4ae2                	lw	s5,24(sp)
    2c76:	4b52                	lw	s6,20(sp)
    2c78:	4bc2                	lw	s7,16(sp)
    2c7a:	4c32                	lw	s8,12(sp)
    2c7c:	4ca2                	lw	s9,8(sp)
    2c7e:	6145                	addi	sp,sp,48
    2c80:	8082                	ret

00002c82 <ips114_set_region>:
ips114_set_region():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:197



void ips114_set_region(uint16 x1,uint16 y1,uint16 x2,uint16 y2)
{
    2c82:	1101                	addi	sp,sp,-32
    2c84:	ce06                	sw	ra,28(sp)
    2c86:	cc22                	sw	s0,24(sp)
    2c88:	1000                	addi	s0,sp,32
    2c8a:	87aa                	mv	a5,a0
    2c8c:	8736                	mv	a4,a3
    2c8e:	fef41723          	sh	a5,-18(s0)
    2c92:	87ae                	mv	a5,a1
    2c94:	fef41623          	sh	a5,-20(s0)
    2c98:	87b2                	mv	a5,a2
    2c9a:	fef41523          	sh	a5,-22(s0)
    2c9e:	87ba                	mv	a5,a4
    2ca0:	fef41423          	sh	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:220
		ips114_writedata_16bit(y2+40);
		ips114_writeIndex(0x2c);//储存器写
	}
	else if(IPS114_DISPLAY_DIR==2)
	{
		ips114_writeIndex(0x2a);//列地址设置
    2ca4:	02a00513          	li	a0,42
    2ca8:	c67ff0ef          	jal	ra,290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:221
		ips114_writedata_16bit(x1+40);
    2cac:	fee45783          	lhu	a5,-18(s0)
    2cb0:	02878793          	addi	a5,a5,40
    2cb4:	07c2                	slli	a5,a5,0x10
    2cb6:	83c1                	srli	a5,a5,0x10
    2cb8:	853e                	mv	a0,a5
    2cba:	39e5                	jal	29b2 <ips114_writedata_16bit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:222
		ips114_writedata_16bit(x2+40);
    2cbc:	fea45783          	lhu	a5,-22(s0)
    2cc0:	02878793          	addi	a5,a5,40
    2cc4:	07c2                	slli	a5,a5,0x10
    2cc6:	83c1                	srli	a5,a5,0x10
    2cc8:	853e                	mv	a0,a5
    2cca:	31e5                	jal	29b2 <ips114_writedata_16bit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:223
		ips114_writeIndex(0x2b);//行地址设置
    2ccc:	02b00513          	li	a0,43
    2cd0:	c3fff0ef          	jal	ra,290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:224
		ips114_writedata_16bit(y1+53);
    2cd4:	fec45783          	lhu	a5,-20(s0)
    2cd8:	03578793          	addi	a5,a5,53
    2cdc:	07c2                	slli	a5,a5,0x10
    2cde:	83c1                	srli	a5,a5,0x10
    2ce0:	853e                	mv	a0,a5
    2ce2:	cd1ff0ef          	jal	ra,29b2 <ips114_writedata_16bit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:225
		ips114_writedata_16bit(y2+53);
    2ce6:	fe845783          	lhu	a5,-24(s0)
    2cea:	03578793          	addi	a5,a5,53
    2cee:	07c2                	slli	a5,a5,0x10
    2cf0:	83c1                	srli	a5,a5,0x10
    2cf2:	853e                	mv	a0,a5
    2cf4:	cbfff0ef          	jal	ra,29b2 <ips114_writedata_16bit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:226
		ips114_writeIndex(0x2c);//储存器写
    2cf8:	02c00513          	li	a0,44
    2cfc:	c13ff0ef          	jal	ra,290e <ips114_writeIndex>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:238
		ips114_writeIndex(0x2b);//行地址设置
		ips114_writedata_16bit(y1+52);
		ips114_writedata_16bit(y2+52);
		ips114_writeIndex(0x2c);//储存器写
	}
}
    2d00:	0001                	nop
    2d02:	40f2                	lw	ra,28(sp)
    2d04:	4462                	lw	s0,24(sp)
    2d06:	6105                	addi	sp,sp,32
    2d08:	8082                	ret

00002d0a <ips114_clear>:
ips114_clear():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:248
//  @return     void
//  @since      v1.0
//  Sample usage:               ips114_clear(YELLOW);// 全屏设置为黄色
//-------------------------------------------------------------------------------------------------------------------
void ips114_clear(uint16 color)
{
    2d0a:	7179                	addi	sp,sp,-48
    2d0c:	d606                	sw	ra,44(sp)
    2d0e:	d422                	sw	s0,40(sp)
    2d10:	1800                	addi	s0,sp,48
    2d12:	87aa                	mv	a5,a0
    2d14:	fcf41f23          	sh	a5,-34(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:250
    uint16 i,j;
	ips114_set_region(0,0,IPS114_X_MAX-1,IPS114_Y_MAX-1);
    2d18:	08600693          	li	a3,134
    2d1c:	0ef00613          	li	a2,239
    2d20:	4581                	li	a1,0
    2d22:	4501                	li	a0,0
    2d24:	3fb9                	jal	2c82 <ips114_set_region>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:251
    for(i=0;i<IPS114_X_MAX;i++)
    2d26:	fe041723          	sh	zero,-18(s0)
    2d2a:	a80d                	j	2d5c <ips114_clear+0x52>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:253
    {
        for (j=0;j<IPS114_Y_MAX;j++)
    2d2c:	fe041623          	sh	zero,-20(s0)
    2d30:	a819                	j	2d46 <ips114_clear+0x3c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:255 (discriminator 3)
	   	{
        	ips114_writedata_16bit(color);	 			 
    2d32:	fde45783          	lhu	a5,-34(s0)
    2d36:	853e                	mv	a0,a5
    2d38:	c7bff0ef          	jal	ra,29b2 <ips114_writedata_16bit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:253 (discriminator 3)
        for (j=0;j<IPS114_Y_MAX;j++)
    2d3c:	fec45783          	lhu	a5,-20(s0)
    2d40:	0785                	addi	a5,a5,1
    2d42:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:253 (discriminator 1)
    2d46:	fec45703          	lhu	a4,-20(s0)
    2d4a:	08600793          	li	a5,134
    2d4e:	fee7f2e3          	bgeu	a5,a4,2d32 <ips114_clear+0x28>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:251 (discriminator 2)
    for(i=0;i<IPS114_X_MAX;i++)
    2d52:	fee45783          	lhu	a5,-18(s0)
    2d56:	0785                	addi	a5,a5,1
    2d58:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:251 (discriminator 1)
    2d5c:	fee45703          	lhu	a4,-18(s0)
    2d60:	0ef00793          	li	a5,239
    2d64:	fce7f4e3          	bgeu	a5,a4,2d2c <ips114_clear+0x22>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:258
	    }
    }
}
    2d68:	0001                	nop
    2d6a:	50b2                	lw	ra,44(sp)
    2d6c:	5422                	lw	s0,40(sp)
    2d6e:	6145                	addi	sp,sp,48
    2d70:	8082                	ret

00002d72 <ips114_showchar>:
ips114_showchar():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:287
//  @return     void
//  @since      v1.0
//  Sample usage:               ips114_showchar(0,0,'x');//坐标0,0写一个字符x
//-------------------------------------------------------------------------------------------------------------------
void ips114_showchar(uint16 x,uint16 y,const int8 dat)
{
    2d72:	7179                	addi	sp,sp,-48
    2d74:	d606                	sw	ra,44(sp)
    2d76:	d422                	sw	s0,40(sp)
    2d78:	1800                	addi	s0,sp,48
    2d7a:	87aa                	mv	a5,a0
    2d7c:	86ae                	mv	a3,a1
    2d7e:	8732                	mv	a4,a2
    2d80:	fcf41f23          	sh	a5,-34(s0)
    2d84:	87b6                	mv	a5,a3
    2d86:	fcf41e23          	sh	a5,-36(s0)
    2d8a:	87ba                	mv	a5,a4
    2d8c:	fcf40da3          	sb	a5,-37(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:291
	uint8 i,j;
	uint8 temp;
    
	for(i=0; i<16; i++)
    2d90:	fe0407a3          	sb	zero,-17(s0)
    2d94:	a845                	j	2e44 <ips114_showchar+0xd2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:293
	{
		ips114_set_region(x,y+i,x+7,y+i);
    2d96:	fef44783          	lbu	a5,-17(s0)
    2d9a:	01079713          	slli	a4,a5,0x10
    2d9e:	8341                	srli	a4,a4,0x10
    2da0:	fdc45783          	lhu	a5,-36(s0)
    2da4:	97ba                	add	a5,a5,a4
    2da6:	01079593          	slli	a1,a5,0x10
    2daa:	81c1                	srli	a1,a1,0x10
    2dac:	fde45783          	lhu	a5,-34(s0)
    2db0:	079d                	addi	a5,a5,7
    2db2:	01079613          	slli	a2,a5,0x10
    2db6:	8241                	srli	a2,a2,0x10
    2db8:	fef44783          	lbu	a5,-17(s0)
    2dbc:	01079713          	slli	a4,a5,0x10
    2dc0:	8341                	srli	a4,a4,0x10
    2dc2:	fdc45783          	lhu	a5,-36(s0)
    2dc6:	97ba                	add	a5,a5,a4
    2dc8:	01079713          	slli	a4,a5,0x10
    2dcc:	8341                	srli	a4,a4,0x10
    2dce:	fde45783          	lhu	a5,-34(s0)
    2dd2:	86ba                	mv	a3,a4
    2dd4:	853e                	mv	a0,a5
    2dd6:	3575                	jal	2c82 <ips114_set_region>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:294
		temp = tft_ascii[dat-32][i];//减32因为是取模是从空格开始取得 空格在ascii中序号是32
    2dd8:	fdb40783          	lb	a5,-37(s0)
    2ddc:	fe078693          	addi	a3,a5,-32
    2de0:	fef44783          	lbu	a5,-17(s0)
    2de4:	6721                	lui	a4,0x8
    2de6:	0692                	slli	a3,a3,0x4
    2de8:	6c470713          	addi	a4,a4,1732 # 86c4 <tft_ascii>
    2dec:	9736                	add	a4,a4,a3
    2dee:	97ba                	add	a5,a5,a4
    2df0:	0007c783          	lbu	a5,0(a5)
    2df4:	fef406a3          	sb	a5,-19(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:295
		for(j=0; j<8; j++)
    2df8:	fe040723          	sb	zero,-18(s0)
    2dfc:	a815                	j	2e30 <ips114_showchar+0xbe>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:297
		{
			if(temp&0x01)	
    2dfe:	fed44783          	lbu	a5,-19(s0)
    2e02:	8b85                	andi	a5,a5,1
    2e04:	c799                	beqz	a5,2e12 <ips114_showchar+0xa0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:299
            {
                ips114_writedata_16bit(IPS114_PENCOLOR);
    2e06:	67c1                	lui	a5,0x10
    2e08:	80078513          	addi	a0,a5,-2048 # f800 <_data_lma+0x6760>
    2e0c:	ba7ff0ef          	jal	ra,29b2 <ips114_writedata_16bit>
    2e10:	a031                	j	2e1c <ips114_showchar+0xaa>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:301
            }
			else			ips114_writedata_16bit(IPS114_BGCOLOR);
    2e12:	67c1                	lui	a5,0x10
    2e14:	fff78513          	addi	a0,a5,-1 # ffff <_data_lma+0x6f5f>
    2e18:	b9bff0ef          	jal	ra,29b2 <ips114_writedata_16bit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:302 (discriminator 2)
			temp>>=1;
    2e1c:	fed44783          	lbu	a5,-19(s0)
    2e20:	8385                	srli	a5,a5,0x1
    2e22:	fef406a3          	sb	a5,-19(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:295 (discriminator 2)
		for(j=0; j<8; j++)
    2e26:	fee44783          	lbu	a5,-18(s0)
    2e2a:	0785                	addi	a5,a5,1
    2e2c:	fef40723          	sb	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:295 (discriminator 1)
    2e30:	fee44703          	lbu	a4,-18(s0)
    2e34:	479d                	li	a5,7
    2e36:	fce7f4e3          	bgeu	a5,a4,2dfe <ips114_showchar+0x8c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:291 (discriminator 2)
	for(i=0; i<16; i++)
    2e3a:	fef44783          	lbu	a5,-17(s0)
    2e3e:	0785                	addi	a5,a5,1
    2e40:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:291 (discriminator 1)
    2e44:	fef44703          	lbu	a4,-17(s0)
    2e48:	47bd                	li	a5,15
    2e4a:	f4e7f6e3          	bgeu	a5,a4,2d96 <ips114_showchar+0x24>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:305
		}
	}
}
    2e4e:	0001                	nop
    2e50:	50b2                	lw	ra,44(sp)
    2e52:	5422                	lw	s0,40(sp)
    2e54:	6145                	addi	sp,sp,48
    2e56:	8082                	ret

00002e58 <ips114_showstr>:
ips114_showstr():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:317
//  @return     void
//  @since      v1.0
//  Sample usage:               ips114_showstr(0,0,"seekfree");
//-------------------------------------------------------------------------------------------------------------------
void ips114_showstr(uint16 x,uint16 y,const int8 dat[])
{
    2e58:	7179                	addi	sp,sp,-48
    2e5a:	d606                	sw	ra,44(sp)
    2e5c:	d422                	sw	s0,40(sp)
    2e5e:	1800                	addi	s0,sp,48
    2e60:	87aa                	mv	a5,a0
    2e62:	872e                	mv	a4,a1
    2e64:	fcc42c23          	sw	a2,-40(s0)
    2e68:	fcf41f23          	sh	a5,-34(s0)
    2e6c:	87ba                	mv	a5,a4
    2e6e:	fcf41e23          	sh	a5,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:320
	uint16 j;
	
	j = 0;
    2e72:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:321
	while(dat[j] != '\0')
    2e76:	a091                	j	2eba <ips114_showstr+0x62>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:323
	{
		ips114_showchar(x+8*j,y*16,dat[j]);
    2e78:	fee45783          	lhu	a5,-18(s0)
    2e7c:	078e                	slli	a5,a5,0x3
    2e7e:	01079713          	slli	a4,a5,0x10
    2e82:	8341                	srli	a4,a4,0x10
    2e84:	fde45783          	lhu	a5,-34(s0)
    2e88:	97ba                	add	a5,a5,a4
    2e8a:	01079693          	slli	a3,a5,0x10
    2e8e:	82c1                	srli	a3,a3,0x10
    2e90:	fdc45783          	lhu	a5,-36(s0)
    2e94:	0792                	slli	a5,a5,0x4
    2e96:	01079593          	slli	a1,a5,0x10
    2e9a:	81c1                	srli	a1,a1,0x10
    2e9c:	fee45783          	lhu	a5,-18(s0)
    2ea0:	fd842703          	lw	a4,-40(s0)
    2ea4:	97ba                	add	a5,a5,a4
    2ea6:	00078783          	lb	a5,0(a5)
    2eaa:	863e                	mv	a2,a5
    2eac:	8536                	mv	a0,a3
    2eae:	35d1                	jal	2d72 <ips114_showchar>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:324
		j++;
    2eb0:	fee45783          	lhu	a5,-18(s0)
    2eb4:	0785                	addi	a5,a5,1
    2eb6:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:321
	while(dat[j] != '\0')
    2eba:	fee45783          	lhu	a5,-18(s0)
    2ebe:	fd842703          	lw	a4,-40(s0)
    2ec2:	97ba                	add	a5,a5,a4
    2ec4:	00078783          	lb	a5,0(a5)
    2ec8:	fbc5                	bnez	a5,2e78 <ips114_showstr+0x20>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:326
	}
}
    2eca:	0001                	nop
    2ecc:	50b2                	lw	ra,44(sp)
    2ece:	5422                	lw	s0,40(sp)
    2ed0:	6145                	addi	sp,sp,48
    2ed2:	8082                	ret

00002ed4 <ips114_showint16>:
ips114_showint16():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:395
//  @return     void
//  @since      v1.0
//  Sample usage:               ips114_showint16(0,0,x);//x为int16类型
//-------------------------------------------------------------------------------------------------------------------
void ips114_showint16(uint16 x,uint16 y,int16 dat)
{
    2ed4:	7179                	addi	sp,sp,-48
    2ed6:	d606                	sw	ra,44(sp)
    2ed8:	d422                	sw	s0,40(sp)
    2eda:	1800                	addi	s0,sp,48
    2edc:	87aa                	mv	a5,a0
    2ede:	86ae                	mv	a3,a1
    2ee0:	8732                	mv	a4,a2
    2ee2:	fcf41f23          	sh	a5,-34(s0)
    2ee6:	87b6                	mv	a5,a3
    2ee8:	fcf41e23          	sh	a5,-36(s0)
    2eec:	87ba                	mv	a5,a4
    2eee:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:398
	uint8 a[5];
	uint8 i;
	if(dat<0)
    2ef2:	fda41783          	lh	a5,-38(s0)
    2ef6:	0207d863          	bgez	a5,2f26 <ips114_showint16+0x52>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:400
	{
		ips114_showchar(x,y*16,'-');
    2efa:	fdc45783          	lhu	a5,-36(s0)
    2efe:	0792                	slli	a5,a5,0x4
    2f00:	01079713          	slli	a4,a5,0x10
    2f04:	8341                	srli	a4,a4,0x10
    2f06:	fde45783          	lhu	a5,-34(s0)
    2f0a:	02d00613          	li	a2,45
    2f0e:	85ba                	mv	a1,a4
    2f10:	853e                	mv	a0,a5
    2f12:	3585                	jal	2d72 <ips114_showchar>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:401
		dat = -dat;
    2f14:	fda45783          	lhu	a5,-38(s0)
    2f18:	40f007b3          	neg	a5,a5
    2f1c:	07c2                	slli	a5,a5,0x10
    2f1e:	83c1                	srli	a5,a5,0x10
    2f20:	fcf41d23          	sh	a5,-38(s0)
    2f24:	a831                	j	2f40 <ips114_showint16+0x6c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:403
	}
	else	ips114_showchar(x,y*16,' ');
    2f26:	fdc45783          	lhu	a5,-36(s0)
    2f2a:	0792                	slli	a5,a5,0x4
    2f2c:	01079713          	slli	a4,a5,0x10
    2f30:	8341                	srli	a4,a4,0x10
    2f32:	fde45783          	lhu	a5,-34(s0)
    2f36:	02000613          	li	a2,32
    2f3a:	85ba                	mv	a1,a4
    2f3c:	853e                	mv	a0,a5
    2f3e:	3d15                	jal	2d72 <ips114_showchar>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:405

	a[0] = dat/10000;
    2f40:	fda41703          	lh	a4,-38(s0)
    2f44:	6789                	lui	a5,0x2
    2f46:	71078793          	addi	a5,a5,1808 # 2710 <USART_ITConfig+0xb0>
    2f4a:	02f747b3          	div	a5,a4,a5
    2f4e:	07c2                	slli	a5,a5,0x10
    2f50:	87c1                	srai	a5,a5,0x10
    2f52:	0ff7f793          	andi	a5,a5,255
    2f56:	fef40423          	sb	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:406
	a[1] = dat/1000%10;
    2f5a:	fda41703          	lh	a4,-38(s0)
    2f5e:	3e800793          	li	a5,1000
    2f62:	02f747b3          	div	a5,a4,a5
    2f66:	01079713          	slli	a4,a5,0x10
    2f6a:	8741                	srai	a4,a4,0x10
    2f6c:	47a9                	li	a5,10
    2f6e:	02f767b3          	rem	a5,a4,a5
    2f72:	07c2                	slli	a5,a5,0x10
    2f74:	87c1                	srai	a5,a5,0x10
    2f76:	0ff7f793          	andi	a5,a5,255
    2f7a:	fef404a3          	sb	a5,-23(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:407
	a[2] = dat/100%10;
    2f7e:	fda41703          	lh	a4,-38(s0)
    2f82:	06400793          	li	a5,100
    2f86:	02f747b3          	div	a5,a4,a5
    2f8a:	01079713          	slli	a4,a5,0x10
    2f8e:	8741                	srai	a4,a4,0x10
    2f90:	47a9                	li	a5,10
    2f92:	02f767b3          	rem	a5,a4,a5
    2f96:	07c2                	slli	a5,a5,0x10
    2f98:	87c1                	srai	a5,a5,0x10
    2f9a:	0ff7f793          	andi	a5,a5,255
    2f9e:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:408
	a[3] = dat/10%10;
    2fa2:	fda41703          	lh	a4,-38(s0)
    2fa6:	47a9                	li	a5,10
    2fa8:	02f747b3          	div	a5,a4,a5
    2fac:	01079713          	slli	a4,a5,0x10
    2fb0:	8741                	srai	a4,a4,0x10
    2fb2:	47a9                	li	a5,10
    2fb4:	02f767b3          	rem	a5,a4,a5
    2fb8:	07c2                	slli	a5,a5,0x10
    2fba:	87c1                	srai	a5,a5,0x10
    2fbc:	0ff7f793          	andi	a5,a5,255
    2fc0:	fef405a3          	sb	a5,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:409
	a[4] = dat%10;
    2fc4:	fda41703          	lh	a4,-38(s0)
    2fc8:	47a9                	li	a5,10
    2fca:	02f767b3          	rem	a5,a4,a5
    2fce:	07c2                	slli	a5,a5,0x10
    2fd0:	87c1                	srai	a5,a5,0x10
    2fd2:	0ff7f793          	andi	a5,a5,255
    2fd6:	fef40623          	sb	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:411
	
	i = 0;
    2fda:	fe0407a3          	sb	zero,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:412
	while(i<5)
    2fde:	a8a1                	j	3036 <ips114_showint16+0x162>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:414
	{
		ips114_showchar(x+(8*(i+1)),y*16,'0' + a[i]);
    2fe0:	fef44783          	lbu	a5,-17(s0)
    2fe4:	0785                	addi	a5,a5,1
    2fe6:	07c2                	slli	a5,a5,0x10
    2fe8:	83c1                	srli	a5,a5,0x10
    2fea:	078e                	slli	a5,a5,0x3
    2fec:	01079713          	slli	a4,a5,0x10
    2ff0:	8341                	srli	a4,a4,0x10
    2ff2:	fde45783          	lhu	a5,-34(s0)
    2ff6:	97ba                	add	a5,a5,a4
    2ff8:	01079713          	slli	a4,a5,0x10
    2ffc:	8341                	srli	a4,a4,0x10
    2ffe:	fdc45783          	lhu	a5,-36(s0)
    3002:	0792                	slli	a5,a5,0x4
    3004:	01079693          	slli	a3,a5,0x10
    3008:	82c1                	srli	a3,a3,0x10
    300a:	fef44783          	lbu	a5,-17(s0)
    300e:	ff040613          	addi	a2,s0,-16
    3012:	97b2                	add	a5,a5,a2
    3014:	ff87c783          	lbu	a5,-8(a5)
    3018:	03078793          	addi	a5,a5,48
    301c:	0ff7f793          	andi	a5,a5,255
    3020:	07e2                	slli	a5,a5,0x18
    3022:	87e1                	srai	a5,a5,0x18
    3024:	863e                	mv	a2,a5
    3026:	85b6                	mv	a1,a3
    3028:	853a                	mv	a0,a4
    302a:	33a1                	jal	2d72 <ips114_showchar>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:415
		i++;
    302c:	fef44783          	lbu	a5,-17(s0)
    3030:	0785                	addi	a5,a5,1
    3032:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:412
	while(i<5)
    3036:	fef44703          	lbu	a4,-17(s0)
    303a:	4791                	li	a5,4
    303c:	fae7f2e3          	bgeu	a5,a4,2fe0 <ips114_showint16+0x10c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:417
	}
}
    3040:	0001                	nop
    3042:	50b2                	lw	ra,44(sp)
    3044:	5422                	lw	s0,40(sp)
    3046:	6145                	addi	sp,sp,48
    3048:	8082                	ret

0000304a <ips114_showfloat>:
ips114_showfloat():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:500
//                              可能是由于浮点数精度丢失问题导致的，这并不是显示函数的问题，
//                              有关问题的详情，请自行百度学习   浮点数精度丢失问题。
//                              负数会显示一个 ‘-’号   正数显示一个空格
//-------------------------------------------------------------------------------------------------------------------
void ips114_showfloat(uint16 x,uint16 y,double dat,uint8 num,uint8 pointnum)
{
    304a:	715d                	addi	sp,sp,-80
    304c:	c686                	sw	ra,76(sp)
    304e:	c4a2                	sw	s0,72(sp)
    3050:	0880                	addi	s0,sp,80
    3052:	fac42823          	sw	a2,-80(s0)
    3056:	fad42a23          	sw	a3,-76(s0)
    305a:	86ba                	mv	a3,a4
    305c:	873e                	mv	a4,a5
    305e:	87aa                	mv	a5,a0
    3060:	faf41f23          	sh	a5,-66(s0)
    3064:	87ae                	mv	a5,a1
    3066:	faf41e23          	sh	a5,-68(s0)
    306a:	87b6                	mv	a5,a3
    306c:	faf40da3          	sb	a5,-69(s0)
    3070:	87ba                	mv	a5,a4
    3072:	faf40d23          	sb	a5,-70(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:505
    uint8   length;
	int8    buff[34];
	int8    start,end,point;

	if(6<pointnum)  pointnum = 6;
    3076:	fba44703          	lbu	a4,-70(s0)
    307a:	4799                	li	a5,6
    307c:	00e7f563          	bgeu	a5,a4,3086 <ips114_showfloat+0x3c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:505 (discriminator 1)
    3080:	4799                	li	a5,6
    3082:	faf40d23          	sb	a5,-70(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:506
    if(10<num)      num = 10;
    3086:	fbb44703          	lbu	a4,-69(s0)
    308a:	47a9                	li	a5,10
    308c:	00e7f563          	bgeu	a5,a4,3096 <ips114_showfloat+0x4c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:506 (discriminator 1)
    3090:	47a9                	li	a5,10
    3092:	faf40da3          	sb	a5,-69(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:508

    if(0>dat)   length = zf_sprintf( &buff[0],"%f",dat);//负数
    3096:	4601                	li	a2,0
    3098:	4681                	li	a3,0
    309a:	fb042503          	lw	a0,-80(s0)
    309e:	fb442583          	lw	a1,-76(s0)
    30a2:	035020ef          	jal	ra,58d6 <__ledf2>
    30a6:	87aa                	mv	a5,a0
    30a8:	0207d163          	bgez	a5,30ca <ips114_showfloat+0x80>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:508 (discriminator 1)
    30ac:	fc840713          	addi	a4,s0,-56
    30b0:	fb042603          	lw	a2,-80(s0)
    30b4:	fb442683          	lw	a3,-76(s0)
    30b8:	67a1                	lui	a5,0x8
    30ba:	63c78593          	addi	a1,a5,1596 # 863c <_exit+0xc>
    30be:	853a                	mv	a0,a4
    30c0:	2e61                	jal	3458 <zf_sprintf>
    30c2:	87aa                	mv	a5,a0
    30c4:	fef407a3          	sb	a5,-17(s0)
    30c8:	a035                	j	30f4 <ips114_showfloat+0xaa>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:511
    else
    {
        length = zf_sprintf( &buff[1],"%f",dat);
    30ca:	fc840793          	addi	a5,s0,-56
    30ce:	00178713          	addi	a4,a5,1
    30d2:	fb042603          	lw	a2,-80(s0)
    30d6:	fb442683          	lw	a3,-76(s0)
    30da:	67a1                	lui	a5,0x8
    30dc:	63c78593          	addi	a1,a5,1596 # 863c <_exit+0xc>
    30e0:	853a                	mv	a0,a4
    30e2:	2e9d                	jal	3458 <zf_sprintf>
    30e4:	87aa                	mv	a5,a0
    30e6:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:512
        length++;
    30ea:	fef44783          	lbu	a5,-17(s0)
    30ee:	0785                	addi	a5,a5,1
    30f0:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:514
    }
    point = length - 7;         //计算小数点位置
    30f4:	fef44783          	lbu	a5,-17(s0)
    30f8:	17e5                	addi	a5,a5,-7
    30fa:	0ff7f793          	andi	a5,a5,255
    30fe:	fef40623          	sb	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:515
    start = point - num - 1;    //计算起始位
    3102:	fec44703          	lbu	a4,-20(s0)
    3106:	fbb44783          	lbu	a5,-69(s0)
    310a:	40f707b3          	sub	a5,a4,a5
    310e:	0ff7f793          	andi	a5,a5,255
    3112:	17fd                	addi	a5,a5,-1
    3114:	0ff7f793          	andi	a5,a5,255
    3118:	fef40723          	sb	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:516
    end = point + pointnum + 1; //计算结束位
    311c:	fec44703          	lbu	a4,-20(s0)
    3120:	fba44783          	lbu	a5,-70(s0)
    3124:	97ba                	add	a5,a5,a4
    3126:	0ff7f793          	andi	a5,a5,255
    312a:	0785                	addi	a5,a5,1
    312c:	0ff7f793          	andi	a5,a5,255
    3130:	fef406a3          	sb	a5,-19(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:517
    while(0>start)//整数位不够  末尾应该填充空格
    3134:	a825                	j	316c <ips114_showfloat+0x122>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:519
    {
        buff[end] = ' ';
    3136:	fed40783          	lb	a5,-19(s0)
    313a:	ff040713          	addi	a4,s0,-16
    313e:	97ba                	add	a5,a5,a4
    3140:	02000713          	li	a4,32
    3144:	fce78c23          	sb	a4,-40(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:520
        end++;
    3148:	fed40783          	lb	a5,-19(s0)
    314c:	0ff7f793          	andi	a5,a5,255
    3150:	0785                	addi	a5,a5,1
    3152:	0ff7f793          	andi	a5,a5,255
    3156:	fef406a3          	sb	a5,-19(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:521
        start++;
    315a:	fee40783          	lb	a5,-18(s0)
    315e:	0ff7f793          	andi	a5,a5,255
    3162:	0785                	addi	a5,a5,1
    3164:	0ff7f793          	andi	a5,a5,255
    3168:	fef40723          	sb	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:517
    while(0>start)//整数位不够  末尾应该填充空格
    316c:	fee40783          	lb	a5,-18(s0)
    3170:	fc07c3e3          	bltz	a5,3136 <ips114_showfloat+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:524
    }

    if(0>dat)   buff[start] = '-';
    3174:	4601                	li	a2,0
    3176:	4681                	li	a3,0
    3178:	fb042503          	lw	a0,-80(s0)
    317c:	fb442583          	lw	a1,-76(s0)
    3180:	756020ef          	jal	ra,58d6 <__ledf2>
    3184:	87aa                	mv	a5,a0
    3186:	0007dc63          	bgez	a5,319e <ips114_showfloat+0x154>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:524 (discriminator 1)
    318a:	fee40783          	lb	a5,-18(s0)
    318e:	ff040713          	addi	a4,s0,-16
    3192:	97ba                	add	a5,a5,a4
    3194:	02d00713          	li	a4,45
    3198:	fce78c23          	sb	a4,-40(a5)
    319c:	a811                	j	31b0 <ips114_showfloat+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:525
    else        buff[start] = ' ';
    319e:	fee40783          	lb	a5,-18(s0)
    31a2:	ff040713          	addi	a4,s0,-16
    31a6:	97ba                	add	a5,a5,a4
    31a8:	02000713          	li	a4,32
    31ac:	fce78c23          	sb	a4,-40(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:527

    buff[end] = '\0';
    31b0:	fed40783          	lb	a5,-19(s0)
    31b4:	ff040713          	addi	a4,s0,-16
    31b8:	97ba                	add	a5,a5,a4
    31ba:	fc078c23          	sb	zero,-40(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:529

    ips114_showstr(x, y, buff);	//显示数字
    31be:	fc840693          	addi	a3,s0,-56
    31c2:	fbc45703          	lhu	a4,-68(s0)
    31c6:	fbe45783          	lhu	a5,-66(s0)
    31ca:	8636                	mv	a2,a3
    31cc:	85ba                	mv	a1,a4
    31ce:	853e                	mv	a0,a5
    31d0:	c89ff0ef          	jal	ra,2e58 <ips114_showstr>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_IPS114_SPI.c:530
}
    31d4:	0001                	nop
    31d6:	40b6                	lw	ra,76(sp)
    31d8:	4426                	lw	s0,72(sp)
    31da:	6161                	addi	sp,sp,80
    31dc:	8082                	ret

000031de <mt9v03x_uart_callback>:
mt9v03x_uart_callback():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:90
//  @since      v1.0
//  Sample usage:
//  @note       
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_uart_callback(void)
{
    31de:	1141                	addi	sp,sp,-16
    31e0:	c622                	sw	s0,12(sp)
    31e2:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:91
    receive[receive_num] = ((USART_TypeDef*)UARTN[MT9V03X_COF_UART])->DATAR & 0x01FF;;
    31e4:	67a5                	lui	a5,0x9
    31e6:	e3478793          	addi	a5,a5,-460 # 8e34 <UARTN>
    31ea:	43dc                	lw	a5,4(a5)
    31ec:	0047d783          	lhu	a5,4(a5)
    31f0:	01079713          	slli	a4,a5,0x10
    31f4:	8341                	srli	a4,a4,0x10
    31f6:	8371c783          	lbu	a5,-1993(gp) # 200000a7 <receive_num>
    31fa:	86be                	mv	a3,a5
    31fc:	0ff77713          	andi	a4,a4,255
    3200:	83418793          	addi	a5,gp,-1996 # 200000a4 <receive>
    3204:	97b6                	add	a5,a5,a3
    3206:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:92
    receive_num++;
    320a:	8371c783          	lbu	a5,-1993(gp) # 200000a7 <receive_num>
    320e:	0785                	addi	a5,a5,1
    3210:	0ff7f713          	andi	a4,a5,255
    3214:	82e18ba3          	sb	a4,-1993(gp) # 200000a7 <receive_num>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94

    if(1==receive_num && 0XA5!=receive[0])  receive_num = 0;
    3218:	8371c703          	lbu	a4,-1993(gp) # 200000a7 <receive_num>
    321c:	4785                	li	a5,1
    321e:	00f71a63          	bne	a4,a5,3232 <mt9v03x_uart_callback+0x54>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94 (discriminator 1)
    3222:	8341c703          	lbu	a4,-1996(gp) # 200000a4 <receive>
    3226:	0a500793          	li	a5,165
    322a:	00f70463          	beq	a4,a5,3232 <mt9v03x_uart_callback+0x54>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:94 (discriminator 2)
    322e:	82018ba3          	sb	zero,-1993(gp) # 200000a7 <receive_num>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:95
    if(3 == receive_num)
    3232:	8371c703          	lbu	a4,-1993(gp) # 200000a7 <receive_num>
    3236:	478d                	li	a5,3
    3238:	00f71763          	bne	a4,a5,3246 <mt9v03x_uart_callback+0x68>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:97
    {
        receive_num = 0;
    323c:	82018ba3          	sb	zero,-1993(gp) # 200000a7 <receive_num>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:98
        uart_receive_flag = 1;
    3240:	4705                	li	a4,1
    3242:	82e18c23          	sb	a4,-1992(gp) # 200000a8 <uart_receive_flag>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:101
    }
    
}
    3246:	0001                	nop
    3248:	4432                	lw	s0,12(sp)
    324a:	0141                	addi	sp,sp,16
    324c:	8082                	ret

0000324e <mt9v03x_vsync>:
mt9v03x_vsync():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:376
//  @return     void
//  @since      v1.0
//  Sample usage:               在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_vsync(void)
{
    324e:	1141                	addi	sp,sp,-16
    3250:	c622                	sw	s0,12(sp)
    3252:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:377
    MT9V03X_DMA_CH->CNTR = MT9V03X_H*MT9V03X_W;             //设置当前DMA传输的剩余数量，向下递减，该寄存器只能在DMA不工作时更改。
    3254:	400207b7          	lui	a5,0x40020
    3258:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    325c:	6709                	lui	a4,0x2
    325e:	4b870713          	addi	a4,a4,1208 # 24b8 <USART_Init+0xec>
    3262:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:378
    MT9V03X_DMA_CH->CFGR |= DMA_CFGR1_EN;
    3264:	400207b7          	lui	a5,0x40020
    3268:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    326c:	4398                	lw	a4,0(a5)
    326e:	400207b7          	lui	a5,0x40020
    3272:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    3276:	00176713          	ori	a4,a4,1
    327a:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:379
}
    327c:	0001                	nop
    327e:	4432                	lw	s0,12(sp)
    3280:	0141                	addi	sp,sp,16
    3282:	8082                	ret

00003284 <mt9v03x_dma>:
mt9v03x_dma():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:389
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void mt9v03x_dma(void)
{
    3284:	1141                	addi	sp,sp,-16
    3286:	c622                	sw	s0,12(sp)
    3288:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:390
    mt9v03x_finish_flag = 1;//一副图像从采集开始到采集结束耗时3.8MS左右(50FPS、188*120分辨率)
    328a:	4705                	li	a4,1
    328c:	82e18ca3          	sb	a4,-1991(gp) # 200000a9 <mt9v03x_finish_flag>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:391
    MT9V03X_DMA_CH->CFGR &= (uint16)(~DMA_CFGR1_EN);   //关闭DMA1
    3290:	400207b7          	lui	a5,0x40020
    3294:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    3298:	4394                	lw	a3,0(a5)
    329a:	400207b7          	lui	a5,0x40020
    329e:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    32a2:	6741                	lui	a4,0x10
    32a4:	1779                	addi	a4,a4,-2
    32a6:	8f75                	and	a4,a4,a3
    32a8:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_MT9V03X.c:392
}
    32aa:	0001                	nop
    32ac:	4432                	lw	s0,12(sp)
    32ae:	0141                	addi	sp,sp,16
    32b0:	8082                	ret

000032b2 <number_conversion_ascii>:
number_conversion_ascii():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:9
#include "zf_uart.h"
#include "SEEKFREE_PRINTF.h"


uint8 number_conversion_ascii(uint32 dat, int8 *p, uint8 neg_type, uint8 radix)
{
    32b2:	7179                	addi	sp,sp,-48
    32b4:	d622                	sw	s0,44(sp)
    32b6:	1800                	addi	s0,sp,48
    32b8:	fca42e23          	sw	a0,-36(s0)
    32bc:	fcb42c23          	sw	a1,-40(s0)
    32c0:	87b2                	mv	a5,a2
    32c2:	8736                	mv	a4,a3
    32c4:	fcf40ba3          	sb	a5,-41(s0)
    32c8:	87ba                	mv	a5,a4
    32ca:	fcf40b23          	sb	a5,-42(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:12
    int32   neg_dat;
    uint32  pos_dat;
    uint8   temp_data = 0;
    32ce:	fe0403a3          	sb	zero,-25(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:13
    uint8   valid_num = 0;
    32d2:	fe040323          	sb	zero,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:15
    
    if(neg_type)
    32d6:	fd744783          	lbu	a5,-41(s0)
    32da:	cba5                	beqz	a5,334a <number_conversion_ascii+0x98>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:17
    {
        neg_dat = (int32)dat;
    32dc:	fdc42783          	lw	a5,-36(s0)
    32e0:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:18
        if(neg_dat<0)   neg_dat = -neg_dat;
    32e4:	fec42783          	lw	a5,-20(s0)
    32e8:	0007d863          	bgez	a5,32f8 <number_conversion_ascii+0x46>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:18 (discriminator 1)
    32ec:	fec42783          	lw	a5,-20(s0)
    32f0:	40f007b3          	neg	a5,a5
    32f4:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:21
        while(1)
        {
            *p = neg_dat%radix + '0';
    32f8:	fd644783          	lbu	a5,-42(s0)
    32fc:	fec42703          	lw	a4,-20(s0)
    3300:	02f767b3          	rem	a5,a4,a5
    3304:	0ff7f793          	andi	a5,a5,255
    3308:	03078793          	addi	a5,a5,48
    330c:	0ff7f793          	andi	a5,a5,255
    3310:	01879713          	slli	a4,a5,0x18
    3314:	8761                	srai	a4,a4,0x18
    3316:	fd842783          	lw	a5,-40(s0)
    331a:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:22
            neg_dat = neg_dat/radix;
    331e:	fd644783          	lbu	a5,-42(s0)
    3322:	fec42703          	lw	a4,-20(s0)
    3326:	02f747b3          	div	a5,a4,a5
    332a:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:23
            valid_num++;
    332e:	fe644783          	lbu	a5,-26(s0)
    3332:	0785                	addi	a5,a5,1
    3334:	fef40323          	sb	a5,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:25
            
            if(!neg_dat) break;
    3338:	fec42783          	lw	a5,-20(s0)
    333c:	c3c9                	beqz	a5,33be <number_conversion_ascii+0x10c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:26
            p++;
    333e:	fd842783          	lw	a5,-40(s0)
    3342:	0785                	addi	a5,a5,1
    3344:	fcf42c23          	sw	a5,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:21
            *p = neg_dat%radix + '0';
    3348:	bf45                	j	32f8 <number_conversion_ascii+0x46>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:31
        }
    }
    else
    {
        pos_dat = dat;
    334a:	fdc42783          	lw	a5,-36(s0)
    334e:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:34
        while(1)
        {
            temp_data = pos_dat%radix;
    3352:	fd644783          	lbu	a5,-42(s0)
    3356:	fe842703          	lw	a4,-24(s0)
    335a:	02f777b3          	remu	a5,a4,a5
    335e:	fef403a3          	sb	a5,-25(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:35
            if(10 <= temp_data) temp_data += 'A'-10;
    3362:	fe744703          	lbu	a4,-25(s0)
    3366:	47a5                	li	a5,9
    3368:	00e7f963          	bgeu	a5,a4,337a <number_conversion_ascii+0xc8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:35 (discriminator 1)
    336c:	fe744783          	lbu	a5,-25(s0)
    3370:	03778793          	addi	a5,a5,55
    3374:	fef403a3          	sb	a5,-25(s0)
    3378:	a039                	j	3386 <number_conversion_ascii+0xd4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:36
            else                temp_data += '0';
    337a:	fe744783          	lbu	a5,-25(s0)
    337e:	03078793          	addi	a5,a5,48
    3382:	fef403a3          	sb	a5,-25(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:38
            
            *p = temp_data;
    3386:	fe740703          	lb	a4,-25(s0)
    338a:	fd842783          	lw	a5,-40(s0)
    338e:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:40
            
            pos_dat = pos_dat/radix;
    3392:	fd644783          	lbu	a5,-42(s0)
    3396:	fe842703          	lw	a4,-24(s0)
    339a:	02f757b3          	divu	a5,a4,a5
    339e:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:41
            valid_num++;
    33a2:	fe644783          	lbu	a5,-26(s0)
    33a6:	0785                	addi	a5,a5,1
    33a8:	fef40323          	sb	a5,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:43
            
            if(!pos_dat) break;
    33ac:	fe842783          	lw	a5,-24(s0)
    33b0:	cb89                	beqz	a5,33c2 <number_conversion_ascii+0x110>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:44
            p++;
    33b2:	fd842783          	lw	a5,-40(s0)
    33b6:	0785                	addi	a5,a5,1
    33b8:	fcf42c23          	sw	a5,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:34
            temp_data = pos_dat%radix;
    33bc:	bf59                	j	3352 <number_conversion_ascii+0xa0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:25
            if(!neg_dat) break;
    33be:	0001                	nop
    33c0:	a011                	j	33c4 <number_conversion_ascii+0x112>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:43
            if(!pos_dat) break;
    33c2:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:47
        }
    }
    return valid_num;
    33c4:	fe644783          	lbu	a5,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:48
}
    33c8:	853e                	mv	a0,a5
    33ca:	5432                	lw	s0,44(sp)
    33cc:	6145                	addi	sp,sp,48
    33ce:	8082                	ret

000033d0 <printf_reverse_order>:
printf_reverse_order():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:51

void printf_reverse_order(int8 *d_buff, uint32 len)
{
    33d0:	7179                	addi	sp,sp,-48
    33d2:	d622                	sw	s0,44(sp)
    33d4:	1800                	addi	s0,sp,48
    33d6:	fca42e23          	sw	a0,-36(s0)
    33da:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:54
    uint32 i;
    int8  temp_data;
    for(i=0;i<len/2;i++)
    33de:	fe042623          	sw	zero,-20(s0)
    33e2:	a085                	j	3442 <printf_reverse_order+0x72>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:56 (discriminator 3)
    {
        temp_data = d_buff[len-1-i];
    33e4:	fd842703          	lw	a4,-40(s0)
    33e8:	fec42783          	lw	a5,-20(s0)
    33ec:	40f707b3          	sub	a5,a4,a5
    33f0:	17fd                	addi	a5,a5,-1
    33f2:	fdc42703          	lw	a4,-36(s0)
    33f6:	97ba                	add	a5,a5,a4
    33f8:	0007c783          	lbu	a5,0(a5)
    33fc:	fef405a3          	sb	a5,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:57 (discriminator 3)
        d_buff[len-1-i] = d_buff[i];
    3400:	fdc42703          	lw	a4,-36(s0)
    3404:	fec42783          	lw	a5,-20(s0)
    3408:	973e                	add	a4,a4,a5
    340a:	fd842683          	lw	a3,-40(s0)
    340e:	fec42783          	lw	a5,-20(s0)
    3412:	40f687b3          	sub	a5,a3,a5
    3416:	17fd                	addi	a5,a5,-1
    3418:	fdc42683          	lw	a3,-36(s0)
    341c:	97b6                	add	a5,a5,a3
    341e:	00070703          	lb	a4,0(a4) # 10000 <_data_lma+0x6f60>
    3422:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:58 (discriminator 3)
        d_buff[i] = temp_data; 
    3426:	fdc42703          	lw	a4,-36(s0)
    342a:	fec42783          	lw	a5,-20(s0)
    342e:	97ba                	add	a5,a5,a4
    3430:	feb44703          	lbu	a4,-21(s0)
    3434:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:54 (discriminator 3)
    for(i=0;i<len/2;i++)
    3438:	fec42783          	lw	a5,-20(s0)
    343c:	0785                	addi	a5,a5,1
    343e:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:54 (discriminator 1)
    3442:	fd842783          	lw	a5,-40(s0)
    3446:	8385                	srli	a5,a5,0x1
    3448:	fec42703          	lw	a4,-20(s0)
    344c:	f8f76ce3          	bltu	a4,a5,33e4 <printf_reverse_order+0x14>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:60
    }
}
    3450:	0001                	nop
    3452:	5432                	lw	s0,44(sp)
    3454:	6145                	addi	sp,sp,48
    3456:	8082                	ret

00003458 <zf_sprintf>:
zf_sprintf():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:196
//#endif
//}


uint32 zf_sprintf(int8 *buff, const int8 *format, ...)
{
    3458:	7135                	addi	sp,sp,-160
    345a:	de86                	sw	ra,124(sp)
    345c:	dca2                	sw	s0,120(sp)
    345e:	0100                	addi	s0,sp,128
    3460:	f8a42623          	sw	a0,-116(s0)
    3464:	f8b42423          	sw	a1,-120(s0)
    3468:	c410                	sw	a2,8(s0)
    346a:	c454                	sw	a3,12(s0)
    346c:	c818                	sw	a4,16(s0)
    346e:	c85c                	sw	a5,20(s0)
    3470:	01042c23          	sw	a6,24(s0)
    3474:	01142e23          	sw	a7,28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:197
    uint32 buff_len=0;
    3478:	fe042623          	sw	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:199
    va_list arg;
	va_start(arg, format);
    347c:	02040793          	addi	a5,s0,32
    3480:	17a1                	addi	a5,a5,-24
    3482:	faf42a23          	sw	a5,-76(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:201
 
	while (*format)
    3486:	a331                	j	3992 <zf_sprintf+0x53a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:203
	{
		int8 ret = *format;
    3488:	f8842783          	lw	a5,-120(s0)
    348c:	0007c783          	lbu	a5,0(a5)
    3490:	fef401a3          	sb	a5,-29(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:204
		if (ret == '%')
    3494:	fe340703          	lb	a4,-29(s0)
    3498:	02500793          	li	a5,37
    349c:	4cf71263          	bne	a4,a5,3960 <zf_sprintf+0x508>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:206
		{
			switch (*++format)
    34a0:	f8842783          	lw	a5,-120(s0)
    34a4:	0785                	addi	a5,a5,1
    34a6:	f8f42423          	sw	a5,-120(s0)
    34aa:	f8842783          	lw	a5,-120(s0)
    34ae:	00078783          	lb	a5,0(a5)
    34b2:	fdb78793          	addi	a5,a5,-37
    34b6:	05300713          	li	a4,83
    34ba:	4cf76663          	bltu	a4,a5,3986 <zf_sprintf+0x52e>
    34be:	00279713          	slli	a4,a5,0x2
    34c2:	67a5                	lui	a5,0x9
    34c4:	cb478793          	addi	a5,a5,-844 # 8cb4 <tft_ascii+0x5f0>
    34c8:	97ba                	add	a5,a5,a4
    34ca:	439c                	lw	a5,0(a5)
    34cc:	8782                	jr	a5
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:217
                }break;
                
                
                case 'c':// 一个字符
                {
                    int8 ch = (int8)va_arg(arg, uint32);
    34ce:	fb442783          	lw	a5,-76(s0)
    34d2:	00478713          	addi	a4,a5,4
    34d6:	fae42a23          	sw	a4,-76(s0)
    34da:	439c                	lw	a5,0(a5)
    34dc:	fef40123          	sb	a5,-30(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:218
                    *buff = ch;
    34e0:	f8c42783          	lw	a5,-116(s0)
    34e4:	fe244703          	lbu	a4,-30(s0)
    34e8:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:219
                    buff++;
    34ec:	f8c42783          	lw	a5,-116(s0)
    34f0:	0785                	addi	a5,a5,1
    34f2:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:220
                    buff_len++;
    34f6:	fec42783          	lw	a5,-20(s0)
    34fa:	0785                	addi	a5,a5,1
    34fc:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:222
                            
                }break;
    3500:	a161                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:229
                
                case 'd':
                case 'i':// 有符号十进制整数
                {
                    int8 vstr[33];
                    int32 ival = (int32)va_arg(arg, int32);
    3502:	fb442783          	lw	a5,-76(s0)
    3506:	00478713          	addi	a4,a5,4
    350a:	fae42a23          	sw	a4,-76(s0)
    350e:	439c                	lw	a5,0(a5)
    3510:	fcf42e23          	sw	a5,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:230
                    uint8 vlen = number_conversion_ascii((uint32)ival, vstr, 1, 10);
    3514:	fdc42783          	lw	a5,-36(s0)
    3518:	f9040713          	addi	a4,s0,-112
    351c:	46a9                	li	a3,10
    351e:	4605                	li	a2,1
    3520:	85ba                	mv	a1,a4
    3522:	853e                	mv	a0,a5
    3524:	3379                	jal	32b2 <number_conversion_ascii>
    3526:	87aa                	mv	a5,a0
    3528:	fef405a3          	sb	a5,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:232
                    
                    if(ival<0)  
    352c:	fdc42783          	lw	a5,-36(s0)
    3530:	0207d063          	bgez	a5,3550 <zf_sprintf+0xf8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:234
                    {
                        vstr[vlen] = '-';
    3534:	feb44783          	lbu	a5,-21(s0)
    3538:	ff040713          	addi	a4,s0,-16
    353c:	97ba                	add	a5,a5,a4
    353e:	02d00713          	li	a4,45
    3542:	fae78023          	sb	a4,-96(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:235
                        vlen++;
    3546:	feb44783          	lbu	a5,-21(s0)
    354a:	0785                	addi	a5,a5,1
    354c:	fef405a3          	sb	a5,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:237
                    }
                    printf_reverse_order(vstr,vlen);
    3550:	feb44703          	lbu	a4,-21(s0)
    3554:	f9040793          	addi	a5,s0,-112
    3558:	85ba                	mv	a1,a4
    355a:	853e                	mv	a0,a5
    355c:	3d95                	jal	33d0 <printf_reverse_order>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:238
                    memcpy(buff,vstr,vlen);
    355e:	feb44703          	lbu	a4,-21(s0)
    3562:	f9040793          	addi	a5,s0,-112
    3566:	863a                	mv	a2,a4
    3568:	85be                	mv	a1,a5
    356a:	f8c42503          	lw	a0,-116(s0)
    356e:	62d030ef          	jal	ra,739a <memcpy>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:239
                    buff += vlen;
    3572:	feb44783          	lbu	a5,-21(s0)
    3576:	f8c42703          	lw	a4,-116(s0)
    357a:	97ba                	add	a5,a5,a4
    357c:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:240
                    buff_len += vlen;
    3580:	feb44783          	lbu	a5,-21(s0)
    3584:	fec42703          	lw	a4,-20(s0)
    3588:	97ba                	add	a5,a5,a4
    358a:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:243
                    
                    
                }break;
    358e:	aeed                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:249
                
                case 'f':// 浮点数，输出小数点后六位  不能指定输出精度
                case 'F':// 浮点数，输出小数点后六位  不能指定输出精度
                {
                    int8 vstr[33];
                    double ival = (double)va_arg(arg, double);
    3590:	fb442783          	lw	a5,-76(s0)
    3594:	079d                	addi	a5,a5,7
    3596:	9be1                	andi	a5,a5,-8
    3598:	00878713          	addi	a4,a5,8
    359c:	fae42a23          	sw	a4,-76(s0)
    35a0:	0047a803          	lw	a6,4(a5)
    35a4:	439c                	lw	a5,0(a5)
    35a6:	fcf42823          	sw	a5,-48(s0)
    35aa:	fd042a23          	sw	a6,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:250
                    uint8 vlen = number_conversion_ascii((uint32)(int32)ival, vstr, 1, 10);
    35ae:	fd042503          	lw	a0,-48(s0)
    35b2:	fd442583          	lw	a1,-44(s0)
    35b6:	7cd020ef          	jal	ra,6582 <__fixdfsi>
    35ba:	87aa                	mv	a5,a0
    35bc:	873e                	mv	a4,a5
    35be:	f9040793          	addi	a5,s0,-112
    35c2:	46a9                	li	a3,10
    35c4:	4605                	li	a2,1
    35c6:	85be                	mv	a1,a5
    35c8:	853a                	mv	a0,a4
    35ca:	ce9ff0ef          	jal	ra,32b2 <number_conversion_ascii>
    35ce:	87aa                	mv	a5,a0
    35d0:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:252
                    
                    if(ival<0)  
    35d4:	4601                	li	a2,0
    35d6:	4681                	li	a3,0
    35d8:	fd042503          	lw	a0,-48(s0)
    35dc:	fd442583          	lw	a1,-44(s0)
    35e0:	2f6020ef          	jal	ra,58d6 <__ledf2>
    35e4:	87aa                	mv	a5,a0
    35e6:	0207d063          	bgez	a5,3606 <zf_sprintf+0x1ae>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:254
                    {
                        vstr[vlen] = '-';
    35ea:	fea44783          	lbu	a5,-22(s0)
    35ee:	ff040713          	addi	a4,s0,-16
    35f2:	97ba                	add	a5,a5,a4
    35f4:	02d00713          	li	a4,45
    35f8:	fae78023          	sb	a4,-96(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:255
                        vlen++;
    35fc:	fea44783          	lbu	a5,-22(s0)
    3600:	0785                	addi	a5,a5,1
    3602:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:257
                    }
                    printf_reverse_order(vstr,vlen);
    3606:	fea44703          	lbu	a4,-22(s0)
    360a:	f9040793          	addi	a5,s0,-112
    360e:	85ba                	mv	a1,a4
    3610:	853e                	mv	a0,a5
    3612:	3b7d                	jal	33d0 <printf_reverse_order>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:258
                    memcpy(buff,vstr,vlen);
    3614:	fea44703          	lbu	a4,-22(s0)
    3618:	f9040793          	addi	a5,s0,-112
    361c:	863a                	mv	a2,a4
    361e:	85be                	mv	a1,a5
    3620:	f8c42503          	lw	a0,-116(s0)
    3624:	577030ef          	jal	ra,739a <memcpy>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:259
                    buff += vlen;
    3628:	fea44783          	lbu	a5,-22(s0)
    362c:	f8c42703          	lw	a4,-116(s0)
    3630:	97ba                	add	a5,a5,a4
    3632:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:260
                    buff_len += vlen;
    3636:	fea44783          	lbu	a5,-22(s0)
    363a:	fec42703          	lw	a4,-20(s0)
    363e:	97ba                	add	a5,a5,a4
    3640:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:262

                    ival = ((double)ival - (int32)ival)*1000000;
    3644:	fd042503          	lw	a0,-48(s0)
    3648:	fd442583          	lw	a1,-44(s0)
    364c:	737020ef          	jal	ra,6582 <__fixdfsi>
    3650:	87aa                	mv	a5,a0
    3652:	853e                	mv	a0,a5
    3654:	797020ef          	jal	ra,65ea <__floatsidf>
    3658:	87aa                	mv	a5,a0
    365a:	882e                	mv	a6,a1
    365c:	863e                	mv	a2,a5
    365e:	86c2                	mv	a3,a6
    3660:	fd042503          	lw	a0,-48(s0)
    3664:	fd442583          	lw	a1,-44(s0)
    3668:	7dc020ef          	jal	ra,5e44 <__subdf3>
    366c:	87aa                	mv	a5,a0
    366e:	882e                	mv	a6,a1
    3670:	853e                	mv	a0,a5
    3672:	85c2                	mv	a1,a6
    3674:	67a1                	lui	a5,0x8
    3676:	6807a603          	lw	a2,1664(a5) # 8680 <_exit+0x50>
    367a:	6847a683          	lw	a3,1668(a5)
    367e:	30e020ef          	jal	ra,598c <__muldf3>
    3682:	87aa                	mv	a5,a0
    3684:	882e                	mv	a6,a1
    3686:	fcf42823          	sw	a5,-48(s0)
    368a:	fd042a23          	sw	a6,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:263
                    if(ival)
    368e:	4601                	li	a2,0
    3690:	4681                	li	a3,0
    3692:	fd042503          	lw	a0,-48(s0)
    3696:	fd442583          	lw	a1,-44(s0)
    369a:	1d2020ef          	jal	ra,586c <__eqdf2>
    369e:	87aa                	mv	a5,a0
    36a0:	c78d                	beqz	a5,36ca <zf_sprintf+0x272>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:265
                    {
                        vlen = number_conversion_ascii((uint32)(int32)ival, vstr, 1, 10);
    36a2:	fd042503          	lw	a0,-48(s0)
    36a6:	fd442583          	lw	a1,-44(s0)
    36aa:	6d9020ef          	jal	ra,6582 <__fixdfsi>
    36ae:	87aa                	mv	a5,a0
    36b0:	873e                	mv	a4,a5
    36b2:	f9040793          	addi	a5,s0,-112
    36b6:	46a9                	li	a3,10
    36b8:	4605                	li	a2,1
    36ba:	85be                	mv	a1,a5
    36bc:	853a                	mv	a0,a4
    36be:	bf5ff0ef          	jal	ra,32b2 <number_conversion_ascii>
    36c2:	87aa                	mv	a5,a0
    36c4:	fef40523          	sb	a5,-22(s0)
    36c8:	a899                	j	371e <zf_sprintf+0x2c6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:269
                    }
                    else
                    {
                        vstr[0] = vstr[1] = vstr[2] = vstr[3] = vstr[4] = vstr[5] = '0';
    36ca:	03000793          	li	a5,48
    36ce:	f8f40aa3          	sb	a5,-107(s0)
    36d2:	f9540783          	lb	a5,-107(s0)
    36d6:	f8f40a23          	sb	a5,-108(s0)
    36da:	f9440783          	lb	a5,-108(s0)
    36de:	f8f409a3          	sb	a5,-109(s0)
    36e2:	f9340783          	lb	a5,-109(s0)
    36e6:	f8f40923          	sb	a5,-110(s0)
    36ea:	f9240783          	lb	a5,-110(s0)
    36ee:	f8f408a3          	sb	a5,-111(s0)
    36f2:	f9140783          	lb	a5,-111(s0)
    36f6:	f8f40823          	sb	a5,-112(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:270
                        vlen = 6;
    36fa:	4799                	li	a5,6
    36fc:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:273
                    }
					
                    while(6>vlen)
    3700:	a839                	j	371e <zf_sprintf+0x2c6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:275
                    {
                        vstr[vlen] = '0';
    3702:	fea44783          	lbu	a5,-22(s0)
    3706:	ff040713          	addi	a4,s0,-16
    370a:	97ba                	add	a5,a5,a4
    370c:	03000713          	li	a4,48
    3710:	fae78023          	sb	a4,-96(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:276
                        vlen++;
    3714:	fea44783          	lbu	a5,-22(s0)
    3718:	0785                	addi	a5,a5,1
    371a:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:273
                    while(6>vlen)
    371e:	fea44703          	lbu	a4,-22(s0)
    3722:	4795                	li	a5,5
    3724:	fce7ffe3          	bgeu	a5,a4,3702 <zf_sprintf+0x2aa>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:279
                    }
					
                    vstr[vlen] = '.';
    3728:	fea44783          	lbu	a5,-22(s0)
    372c:	ff040713          	addi	a4,s0,-16
    3730:	97ba                	add	a5,a5,a4
    3732:	02e00713          	li	a4,46
    3736:	fae78023          	sb	a4,-96(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:280
                    vlen++;
    373a:	fea44783          	lbu	a5,-22(s0)
    373e:	0785                	addi	a5,a5,1
    3740:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:282
                    
                    printf_reverse_order(vstr,vlen);
    3744:	fea44703          	lbu	a4,-22(s0)
    3748:	f9040793          	addi	a5,s0,-112
    374c:	85ba                	mv	a1,a4
    374e:	853e                	mv	a0,a5
    3750:	c81ff0ef          	jal	ra,33d0 <printf_reverse_order>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:283
                    memcpy(buff,vstr,vlen);
    3754:	fea44703          	lbu	a4,-22(s0)
    3758:	f9040793          	addi	a5,s0,-112
    375c:	863a                	mv	a2,a4
    375e:	85be                	mv	a1,a5
    3760:	f8c42503          	lw	a0,-116(s0)
    3764:	437030ef          	jal	ra,739a <memcpy>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:284
                    buff_len += vlen;
    3768:	fea44783          	lbu	a5,-22(s0)
    376c:	fec42703          	lw	a4,-20(s0)
    3770:	97ba                	add	a5,a5,a4
    3772:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:286

                    break;
    3776:	0001                	nop
    3778:	ac01                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:292
                }
                
                case 'u':// 无符号十进制整数
                {
                    int8 vstr[33];
                    uint32 ival = (uint32)va_arg(arg, uint32);
    377a:	fb442783          	lw	a5,-76(s0)
    377e:	00478713          	addi	a4,a5,4
    3782:	fae42a23          	sw	a4,-76(s0)
    3786:	439c                	lw	a5,0(a5)
    3788:	fcf42623          	sw	a5,-52(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:293
                    uint8 vlen = number_conversion_ascii(ival, vstr, 0, 10);
    378c:	f9040793          	addi	a5,s0,-112
    3790:	46a9                	li	a3,10
    3792:	4601                	li	a2,0
    3794:	85be                	mv	a1,a5
    3796:	fcc42503          	lw	a0,-52(s0)
    379a:	b19ff0ef          	jal	ra,32b2 <number_conversion_ascii>
    379e:	87aa                	mv	a5,a0
    37a0:	fcf405a3          	sb	a5,-53(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:295
                    
                    printf_reverse_order(vstr,vlen);
    37a4:	fcb44703          	lbu	a4,-53(s0)
    37a8:	f9040793          	addi	a5,s0,-112
    37ac:	85ba                	mv	a1,a4
    37ae:	853e                	mv	a0,a5
    37b0:	c21ff0ef          	jal	ra,33d0 <printf_reverse_order>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:296
                    memcpy(buff,vstr,vlen);
    37b4:	fcb44703          	lbu	a4,-53(s0)
    37b8:	f9040793          	addi	a5,s0,-112
    37bc:	863a                	mv	a2,a4
    37be:	85be                	mv	a1,a5
    37c0:	f8c42503          	lw	a0,-116(s0)
    37c4:	3d7030ef          	jal	ra,739a <memcpy>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:297
                    buff += vlen;
    37c8:	fcb44783          	lbu	a5,-53(s0)
    37cc:	f8c42703          	lw	a4,-116(s0)
    37d0:	97ba                	add	a5,a5,a4
    37d2:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:298
                    buff_len += vlen;
    37d6:	fcb44783          	lbu	a5,-53(s0)
    37da:	fec42703          	lw	a4,-20(s0)
    37de:	97ba                	add	a5,a5,a4
    37e0:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:299
                }break;
    37e4:	a255                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:304
                
                case 'o':// 无符号八进制整数 
                {
                    int8 vstr[33];
                    uint32 ival = (uint32)va_arg(arg, uint32);
    37e6:	fb442783          	lw	a5,-76(s0)
    37ea:	00478713          	addi	a4,a5,4
    37ee:	fae42a23          	sw	a4,-76(s0)
    37f2:	439c                	lw	a5,0(a5)
    37f4:	fcf42223          	sw	a5,-60(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:305
                    uint8 vlen = number_conversion_ascii(ival, vstr, 0, 8);
    37f8:	f9040793          	addi	a5,s0,-112
    37fc:	46a1                	li	a3,8
    37fe:	4601                	li	a2,0
    3800:	85be                	mv	a1,a5
    3802:	fc442503          	lw	a0,-60(s0)
    3806:	aadff0ef          	jal	ra,32b2 <number_conversion_ascii>
    380a:	87aa                	mv	a5,a0
    380c:	fcf401a3          	sb	a5,-61(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:307
                    
                    printf_reverse_order(vstr,vlen);
    3810:	fc344703          	lbu	a4,-61(s0)
    3814:	f9040793          	addi	a5,s0,-112
    3818:	85ba                	mv	a1,a4
    381a:	853e                	mv	a0,a5
    381c:	bb5ff0ef          	jal	ra,33d0 <printf_reverse_order>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:308
                    memcpy(buff,vstr,vlen);
    3820:	fc344703          	lbu	a4,-61(s0)
    3824:	f9040793          	addi	a5,s0,-112
    3828:	863a                	mv	a2,a4
    382a:	85be                	mv	a1,a5
    382c:	f8c42503          	lw	a0,-116(s0)
    3830:	36b030ef          	jal	ra,739a <memcpy>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:309
                    buff += vlen;
    3834:	fc344783          	lbu	a5,-61(s0)
    3838:	f8c42703          	lw	a4,-116(s0)
    383c:	97ba                	add	a5,a5,a4
    383e:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:310
                    buff_len += vlen;
    3842:	fc344783          	lbu	a5,-61(s0)
    3846:	fec42703          	lw	a4,-20(s0)
    384a:	97ba                	add	a5,a5,a4
    384c:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:312
                    
                }break;
    3850:	aa25                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:318
                
                case 'x':// 无符号十六进制整数
                case 'X':// 无符号十六进制整数
                {
                    int8 vstr[33];
                    uint32 ival = (uint32)va_arg(arg, uint32);
    3852:	fb442783          	lw	a5,-76(s0)
    3856:	00478713          	addi	a4,a5,4
    385a:	fae42a23          	sw	a4,-76(s0)
    385e:	439c                	lw	a5,0(a5)
    3860:	faf42e23          	sw	a5,-68(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:319
                    uint8 vlen = number_conversion_ascii(ival, vstr, 0, 16);
    3864:	f9040793          	addi	a5,s0,-112
    3868:	46c1                	li	a3,16
    386a:	4601                	li	a2,0
    386c:	85be                	mv	a1,a5
    386e:	fbc42503          	lw	a0,-68(s0)
    3872:	a41ff0ef          	jal	ra,32b2 <number_conversion_ascii>
    3876:	87aa                	mv	a5,a0
    3878:	faf40da3          	sb	a5,-69(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:321
                    
                    printf_reverse_order(vstr,vlen);
    387c:	fbb44703          	lbu	a4,-69(s0)
    3880:	f9040793          	addi	a5,s0,-112
    3884:	85ba                	mv	a1,a4
    3886:	853e                	mv	a0,a5
    3888:	b49ff0ef          	jal	ra,33d0 <printf_reverse_order>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:322
                    memcpy(buff,vstr,vlen);
    388c:	fbb44703          	lbu	a4,-69(s0)
    3890:	f9040793          	addi	a5,s0,-112
    3894:	863a                	mv	a2,a4
    3896:	85be                	mv	a1,a5
    3898:	f8c42503          	lw	a0,-116(s0)
    389c:	2ff030ef          	jal	ra,739a <memcpy>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:323
                    buff += vlen;
    38a0:	fbb44783          	lbu	a5,-69(s0)
    38a4:	f8c42703          	lw	a4,-116(s0)
    38a8:	97ba                	add	a5,a5,a4
    38aa:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:324
                    buff_len += vlen;
    38ae:	fbb44783          	lbu	a5,-69(s0)
    38b2:	fec42703          	lw	a4,-20(s0)
    38b6:	97ba                	add	a5,a5,a4
    38b8:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:325
                }break;
    38bc:	a0f1                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:330
                
                
                case 's':// 字符串
                {
                    int8 *pc = va_arg(arg, int8 *);
    38be:	fb442783          	lw	a5,-76(s0)
    38c2:	00478713          	addi	a4,a5,4
    38c6:	fae42a23          	sw	a4,-76(s0)
    38ca:	439c                	lw	a5,0(a5)
    38cc:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:331
                    while (*pc)
    38d0:	a805                	j	3900 <zf_sprintf+0x4a8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:333
                    {
                        *buff = *pc;
    38d2:	fe442783          	lw	a5,-28(s0)
    38d6:	00078703          	lb	a4,0(a5)
    38da:	f8c42783          	lw	a5,-116(s0)
    38de:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:334
                        buff++;
    38e2:	f8c42783          	lw	a5,-116(s0)
    38e6:	0785                	addi	a5,a5,1
    38e8:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:335
                        buff_len++;
    38ec:	fec42783          	lw	a5,-20(s0)
    38f0:	0785                	addi	a5,a5,1
    38f2:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:336
                        pc++;
    38f6:	fe442783          	lw	a5,-28(s0)
    38fa:	0785                	addi	a5,a5,1
    38fc:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:331
                    while (*pc)
    3900:	fe442783          	lw	a5,-28(s0)
    3904:	00078783          	lb	a5,0(a5)
    3908:	f7e9                	bnez	a5,38d2 <zf_sprintf+0x47a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:338
                    }
                }break;
    390a:	a8bd                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:346
                {
                    int8 vstr[33];
                    //uint32 ival = (uint32)va_arg(arg, uint32);
                    //uint8 vlen = number_conversion_ascii(ival, vstr, 0, 16);
                    
                    printf_reverse_order(vstr,8);
    390c:	f9040793          	addi	a5,s0,-112
    3910:	45a1                	li	a1,8
    3912:	853e                	mv	a0,a5
    3914:	abdff0ef          	jal	ra,33d0 <printf_reverse_order>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:347
                    memcpy(buff,vstr,8);
    3918:	f9040793          	addi	a5,s0,-112
    391c:	4621                	li	a2,8
    391e:	85be                	mv	a1,a5
    3920:	f8c42503          	lw	a0,-116(s0)
    3924:	277030ef          	jal	ra,739a <memcpy>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:348
                    buff += 8;
    3928:	f8c42783          	lw	a5,-116(s0)
    392c:	07a1                	addi	a5,a5,8
    392e:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:349
                    buff_len += 8;
    3932:	fec42783          	lw	a5,-20(s0)
    3936:	07a1                	addi	a5,a5,8
    3938:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:351
                            
                }break;
    393c:	a0b1                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:356
                
                
                case '%':// 输出字符% 
                {
                    *buff = '%';
    393e:	f8c42783          	lw	a5,-116(s0)
    3942:	02500713          	li	a4,37
    3946:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:357
                    buff++;
    394a:	f8c42783          	lw	a5,-116(s0)
    394e:	0785                	addi	a5,a5,1
    3950:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:358
                    buff_len++;
    3954:	fec42783          	lw	a5,-20(s0)
    3958:	0785                	addi	a5,a5,1
    395a:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:359
                }break;
    395e:	a02d                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:366
                default:break;
			}
		}
		else
		{
            *buff = (int8)(*format);
    3960:	f8842783          	lw	a5,-120(s0)
    3964:	00078703          	lb	a4,0(a5)
    3968:	f8c42783          	lw	a5,-116(s0)
    396c:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:367
            buff++;
    3970:	f8c42783          	lw	a5,-116(s0)
    3974:	0785                	addi	a5,a5,1
    3976:	f8f42623          	sw	a5,-116(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:368
            buff_len++;
    397a:	fec42783          	lw	a5,-20(s0)
    397e:	0785                	addi	a5,a5,1
    3980:	fef42623          	sw	a5,-20(s0)
    3984:	a011                	j	3988 <zf_sprintf+0x530>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:361
                default:break;
    3986:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:370
		}
		format++;
    3988:	f8842783          	lw	a5,-120(s0)
    398c:	0785                	addi	a5,a5,1
    398e:	f8f42423          	sw	a5,-120(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:201
	while (*format)
    3992:	f8842783          	lw	a5,-120(s0)
    3996:	00078783          	lb	a5,0(a5)
    399a:	ae0797e3          	bnez	a5,3488 <zf_sprintf+0x30>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:374
	}
	va_end(arg);

    return buff_len;
    399e:	fec42783          	lw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_PRINTF.c:375
}
    39a2:	853e                	mv	a0,a5
    39a4:	50f6                	lw	ra,124(sp)
    39a6:	5466                	lw	s0,120(sp)
    39a8:	610d                	addi	sp,sp,160
    39aa:	8082                	ret

000039ac <ov7725_cof_uart_interrupt>:
ov7725_cof_uart_interrupt():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:81
//  Sample usage:
//  @note       该函数在ISR文件 串口3中断程序被调用
//-------------------------------------------------------------------------------------------------------------------

void ov7725_cof_uart_interrupt(void)
{
    39ac:	1141                	addi	sp,sp,-16
    39ae:	c622                	sw	s0,12(sp)
    39b0:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:83

    ov7725_uart_receive[ov7725_uart_receive_num] = ((USART_TypeDef*)UARTN[OV7725_UART_COF_UART])->DATAR & 0x01FF;
    39b2:	67a5                	lui	a5,0x9
    39b4:	e3478793          	addi	a5,a5,-460 # 8e34 <UARTN>
    39b8:	43dc                	lw	a5,4(a5)
    39ba:	0047d783          	lhu	a5,4(a5)
    39be:	01079713          	slli	a4,a5,0x10
    39c2:	8341                	srli	a4,a4,0x10
    39c4:	83f1c783          	lbu	a5,-1985(gp) # 200000af <ov7725_uart_receive_num>
    39c8:	86be                	mv	a3,a5
    39ca:	0ff77713          	andi	a4,a4,255
    39ce:	83c18793          	addi	a5,gp,-1988 # 200000ac <ov7725_uart_receive>
    39d2:	97b6                	add	a5,a5,a3
    39d4:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:84
    ov7725_uart_receive_num++;
    39d8:	83f1c783          	lbu	a5,-1985(gp) # 200000af <ov7725_uart_receive_num>
    39dc:	0785                	addi	a5,a5,1
    39de:	0ff7f713          	andi	a4,a5,255
    39e2:	82e18fa3          	sb	a4,-1985(gp) # 200000af <ov7725_uart_receive_num>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86

    if(1==ov7725_uart_receive_num && 0XA5!=ov7725_uart_receive[0])  ov7725_uart_receive_num = 0;
    39e6:	83f1c703          	lbu	a4,-1985(gp) # 200000af <ov7725_uart_receive_num>
    39ea:	4785                	li	a5,1
    39ec:	00f71a63          	bne	a4,a5,3a00 <ov7725_cof_uart_interrupt+0x54>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86 (discriminator 1)
    39f0:	83c1c703          	lbu	a4,-1988(gp) # 200000ac <ov7725_uart_receive>
    39f4:	0a500793          	li	a5,165
    39f8:	00f70463          	beq	a4,a5,3a00 <ov7725_cof_uart_interrupt+0x54>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:86 (discriminator 2)
    39fc:	82018fa3          	sb	zero,-1985(gp) # 200000af <ov7725_uart_receive_num>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:87
    if(3 == ov7725_uart_receive_num)
    3a00:	83f1c703          	lbu	a4,-1985(gp) # 200000af <ov7725_uart_receive_num>
    3a04:	478d                	li	a5,3
    3a06:	00f71763          	bne	a4,a5,3a14 <ov7725_cof_uart_interrupt+0x68>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:89
    {
        ov7725_uart_receive_num = 0;
    3a0a:	82018fa3          	sb	zero,-1985(gp) # 200000af <ov7725_uart_receive_num>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:90
        ov7725_uart_receive_flag = 1;
    3a0e:	4705                	li	a4,1
    3a10:	84e18023          	sb	a4,-1984(gp) # 200000b0 <ov7725_uart_receive_flag>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:92
    }
}
    3a14:	0001                	nop
    3a16:	4432                	lw	s0,12(sp)
    3a18:	0141                	addi	sp,sp,16
    3a1a:	8082                	ret

00003a1c <ov7725_uart_vsync>:
ov7725_uart_vsync():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:103
//  @since      v1.0
//  Sample usage:                   在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------

void ov7725_uart_vsync(void)
{
    3a1c:	1141                	addi	sp,sp,-16
    3a1e:	c622                	sw	s0,12(sp)
    3a20:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:104
    OV7725_UART_DMA_CH->CNTR = OV7725_UART_SIZE;             //设置当前DMA传输的剩余数量，向下递减，该寄存器只能在DMA不工作时更改。
    3a22:	400207b7          	lui	a5,0x40020
    3a26:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    3a2a:	6705                	lui	a4,0x1
    3a2c:	96070713          	addi	a4,a4,-1696 # 960 <__stack_size+0x160>
    3a30:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:105
    OV7725_UART_DMA_CH->CFGR |= DMA_CFGR1_EN;                //开启DMA1
    3a32:	400207b7          	lui	a5,0x40020
    3a36:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    3a3a:	4398                	lw	a4,0(a5)
    3a3c:	400207b7          	lui	a5,0x40020
    3a40:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    3a44:	00176713          	ori	a4,a4,1
    3a48:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:106
}
    3a4a:	0001                	nop
    3a4c:	4432                	lw	s0,12(sp)
    3a4e:	0141                	addi	sp,sp,16
    3a50:	8082                	ret

00003a52 <ov7725_uart_dma>:
ov7725_uart_dma():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:117
//  @return     void
//  @since      v1.0
//  Sample usage:                   在isr.c里面先创建对应的中断函数，然后调用该函数(之后别忘记清除中断标志位)
//-------------------------------------------------------------------------------------------------------------------
void ov7725_uart_dma(void)
{
    3a52:	1141                	addi	sp,sp,-16
    3a54:	c622                	sw	s0,12(sp)
    3a56:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:118
    ov7725_uart_finish_flag = 1;                             //摄像头数据采集置1
    3a58:	4705                	li	a4,1
    3a5a:	84e180a3          	sb	a4,-1983(gp) # 200000b1 <ov7725_uart_finish_flag>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:119
    OV7725_UART_DMA_CH->CFGR &= (uint16)(~DMA_CFGR1_EN);     //关闭DMA1
    3a5e:	400207b7          	lui	a5,0x40020
    3a62:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    3a66:	4394                	lw	a3,0(a5)
    3a68:	400207b7          	lui	a5,0x40020
    3a6c:	04478793          	addi	a5,a5,68 # 40020044 <_eusrstack+0x2001b044>
    3a70:	6741                	lui	a4,0x10
    3a72:	1779                	addi	a4,a4,-2
    3a74:	8f75                	and	a4,a4,a3
    3a76:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_peripheral/SEEKFREE_UART_7725.c:120
}
    3a78:	0001                	nop
    3a7a:	4432                	lw	s0,12(sp)
    3a7c:	0141                	addi	sp,sp,16
    3a7e:	8082                	ret

00003a80 <gpio_init>:
gpio_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:40
//  @param      pinconf     引脚配置（可设置参数由zf_gpio.h文件内GPIOSPEED_enum与GPIOMODE_enum枚举值确定，多个条件使用 | 相或）
//  @return     void
//  Sample usage:           gpio_init(D0, GPO, 1, GPIO_PIN_CONFIG);//D0初始化为GPIO功能、输出模式、输出高电平、速度100MHZ 推挽输出
//-------------------------------------------------------------------------------------------------------------------
void gpio_init(PIN_enum pin, GPIODIR_enum dir, uint8 dat, uint32 pinconf)
{
    3a80:	7179                	addi	sp,sp,-48
    3a82:	d606                	sw	ra,44(sp)
    3a84:	d422                	sw	s0,40(sp)
    3a86:	1800                	addi	s0,sp,48
    3a88:	fca42e23          	sw	a0,-36(s0)
    3a8c:	fcb42c23          	sw	a1,-40(s0)
    3a90:	87b2                	mv	a5,a2
    3a92:	fcd42823          	sw	a3,-48(s0)
    3a96:	fcf40ba3          	sb	a5,-41(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:42
    GPIO_InitTypeDef GPIO_InitStructure;
    uint8 io_group = (pin & 0xE0) >> 5;
    3a9a:	fdc42783          	lw	a5,-36(s0)
    3a9e:	8395                	srli	a5,a5,0x5
    3aa0:	0ff7f793          	andi	a5,a5,255
    3aa4:	8b9d                	andi	a5,a5,7
    3aa6:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:43
    uint8 io_pin = pin & 0x1F;
    3aaa:	fdc42783          	lw	a5,-36(s0)
    3aae:	0ff7f793          	andi	a5,a5,255
    3ab2:	8bfd                	andi	a5,a5,31
    3ab4:	fef40723          	sb	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:46


    if(PIN_NULL == pin) return;
    3ab8:	fdc42703          	lw	a4,-36(s0)
    3abc:	08000793          	li	a5,128
    3ac0:	14f70d63          	beq	a4,a5,3c1a <gpio_init+0x19a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:48
    //GPIO总线使能
    if(0 == (pin >> 5))      RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
    3ac4:	fdc42783          	lw	a5,-36(s0)
    3ac8:	8395                	srli	a5,a5,0x5
    3aca:	e791                	bnez	a5,3ad6 <gpio_init+0x56>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:48 (discriminator 1)
    3acc:	4585                	li	a1,1
    3ace:	4511                	li	a0,4
    3ad0:	b0bfd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    3ad4:	a861                	j	3b6c <gpio_init+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:49
    else if(1 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
    3ad6:	fdc42783          	lw	a5,-36(s0)
    3ada:	0057d713          	srli	a4,a5,0x5
    3ade:	4785                	li	a5,1
    3ae0:	00f71763          	bne	a4,a5,3aee <gpio_init+0x6e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:49 (discriminator 1)
    3ae4:	4585                	li	a1,1
    3ae6:	4521                	li	a0,8
    3ae8:	af3fd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    3aec:	a041                	j	3b6c <gpio_init+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:50
    else if(2 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
    3aee:	fdc42783          	lw	a5,-36(s0)
    3af2:	0057d713          	srli	a4,a5,0x5
    3af6:	4789                	li	a5,2
    3af8:	00f71763          	bne	a4,a5,3b06 <gpio_init+0x86>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:50 (discriminator 1)
    3afc:	4585                	li	a1,1
    3afe:	4541                	li	a0,16
    3b00:	adbfd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    3b04:	a0a5                	j	3b6c <gpio_init+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:51
    else if(3 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD, ENABLE);
    3b06:	fdc42783          	lw	a5,-36(s0)
    3b0a:	0057d713          	srli	a4,a5,0x5
    3b0e:	478d                	li	a5,3
    3b10:	00f71863          	bne	a4,a5,3b20 <gpio_init+0xa0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:51 (discriminator 1)
    3b14:	4585                	li	a1,1
    3b16:	02000513          	li	a0,32
    3b1a:	ac1fd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    3b1e:	a0b9                	j	3b6c <gpio_init+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:52
    else if(4 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOE, ENABLE);
    3b20:	fdc42783          	lw	a5,-36(s0)
    3b24:	0057d713          	srli	a4,a5,0x5
    3b28:	4791                	li	a5,4
    3b2a:	00f71863          	bne	a4,a5,3b3a <gpio_init+0xba>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:52 (discriminator 1)
    3b2e:	4585                	li	a1,1
    3b30:	04000513          	li	a0,64
    3b34:	aa7fd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    3b38:	a815                	j	3b6c <gpio_init+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:53
    else if(5 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOF, ENABLE);
    3b3a:	fdc42783          	lw	a5,-36(s0)
    3b3e:	0057d713          	srli	a4,a5,0x5
    3b42:	4795                	li	a5,5
    3b44:	00f71863          	bne	a4,a5,3b54 <gpio_init+0xd4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:53 (discriminator 1)
    3b48:	4585                	li	a1,1
    3b4a:	08000513          	li	a0,128
    3b4e:	a8dfd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    3b52:	a829                	j	3b6c <gpio_init+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:54
    else if(6 == (pin >> 5)) RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOG, ENABLE);
    3b54:	fdc42783          	lw	a5,-36(s0)
    3b58:	0057d713          	srli	a4,a5,0x5
    3b5c:	4799                	li	a5,6
    3b5e:	00f71763          	bne	a4,a5,3b6c <gpio_init+0xec>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:54 (discriminator 1)
    3b62:	4585                	li	a1,1
    3b64:	10000513          	li	a0,256
    3b68:	a73fd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:58


    //设置引脚号
    GPIO_InitStructure.GPIO_Pin = (uint16)(1 << io_pin);
    3b6c:	fee44783          	lbu	a5,-18(s0)
    3b70:	4705                	li	a4,1
    3b72:	00f717b3          	sll	a5,a4,a5
    3b76:	07c2                	slli	a5,a5,0x10
    3b78:	83c1                	srli	a5,a5,0x10
    3b7a:	fef41023          	sh	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:60

    if(GPO == dir)
    3b7e:	fd842703          	lw	a4,-40(s0)
    3b82:	4785                	li	a5,1
    3b84:	02f71763          	bne	a4,a5,3bb2 <gpio_init+0x132>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:63
    {
        //只有输出需要设置速度
        if((uint16)pinconf >> 8 == 0) GPIO_InitStructure.GPIO_Speed = (GPIOSpeed_TypeDef)(GPIO_Speed_50MHz);  //防止没有填写这个参数,默认设置50Mhz
    3b88:	fd042783          	lw	a5,-48(s0)
    3b8c:	07c2                	slli	a5,a5,0x10
    3b8e:	83c1                	srli	a5,a5,0x10
    3b90:	83a1                	srli	a5,a5,0x8
    3b92:	07c2                	slli	a5,a5,0x10
    3b94:	83c1                	srli	a5,a5,0x10
    3b96:	e789                	bnez	a5,3ba0 <gpio_init+0x120>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:63 (discriminator 1)
    3b98:	478d                	li	a5,3
    3b9a:	fef42223          	sw	a5,-28(s0)
    3b9e:	a811                	j	3bb2 <gpio_init+0x132>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:64
        else GPIO_InitStructure.GPIO_Speed = (GPIOSpeed_TypeDef)((uint16)pinconf >> 8);                       //已经填写了该参数。根据值来设置
    3ba0:	fd042783          	lw	a5,-48(s0)
    3ba4:	07c2                	slli	a5,a5,0x10
    3ba6:	83c1                	srli	a5,a5,0x10
    3ba8:	83a1                	srli	a5,a5,0x8
    3baa:	07c2                	slli	a5,a5,0x10
    3bac:	83c1                	srli	a5,a5,0x10
    3bae:	fef42223          	sw	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:68
    }

    //设置模式
    GPIO_InitStructure.GPIO_Mode = (GPIOMode_TypeDef)((uint16)pinconf & 0xff);
    3bb2:	fd042783          	lw	a5,-48(s0)
    3bb6:	07c2                	slli	a5,a5,0x10
    3bb8:	83c1                	srli	a5,a5,0x10
    3bba:	0ff7f793          	andi	a5,a5,255
    3bbe:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:69
    GPIO_Init((GPIO_TypeDef *)(GPION[io_group]), &GPIO_InitStructure);
    3bc2:	fef44703          	lbu	a4,-17(s0)
    3bc6:	67a5                	lui	a5,0x9
    3bc8:	070a                	slli	a4,a4,0x2
    3bca:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    3bce:	97ba                	add	a5,a5,a4
    3bd0:	439c                	lw	a5,0(a5)
    3bd2:	873e                	mv	a4,a5
    3bd4:	fe040793          	addi	a5,s0,-32
    3bd8:	85be                	mv	a1,a5
    3bda:	853a                	mv	a0,a4
    3bdc:	a52fd0ef          	jal	ra,e2e <GPIO_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:71

    if(GPO == dir)
    3be0:	fd842703          	lw	a4,-40(s0)
    3be4:	4785                	li	a5,1
    3be6:	02f71b63          	bne	a4,a5,3c1c <gpio_init+0x19c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:74
    {
        //只有输出需要设置引脚状态
        GPIO_WriteBit((GPIO_TypeDef *)(GPION[io_group]), (uint16)(1 << io_pin), dat);
    3bea:	fef44703          	lbu	a4,-17(s0)
    3bee:	67a5                	lui	a5,0x9
    3bf0:	070a                	slli	a4,a4,0x2
    3bf2:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    3bf6:	97ba                	add	a5,a5,a4
    3bf8:	439c                	lw	a5,0(a5)
    3bfa:	86be                	mv	a3,a5
    3bfc:	fee44783          	lbu	a5,-18(s0)
    3c00:	4705                	li	a4,1
    3c02:	00f717b3          	sll	a5,a4,a5
    3c06:	07c2                	slli	a5,a5,0x10
    3c08:	83c1                	srli	a5,a5,0x10
    3c0a:	fd744703          	lbu	a4,-41(s0)
    3c0e:	863a                	mv	a2,a4
    3c10:	85be                	mv	a1,a5
    3c12:	8536                	mv	a0,a3
    3c14:	c44fd0ef          	jal	ra,1058 <GPIO_WriteBit>
    3c18:	a011                	j	3c1c <gpio_init+0x19c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:46
    if(PIN_NULL == pin) return;
    3c1a:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:76
    }
}
    3c1c:	50b2                	lw	ra,44(sp)
    3c1e:	5422                	lw	s0,40(sp)
    3c20:	6145                	addi	sp,sp,48
    3c22:	8082                	ret

00003c24 <gpio_set>:
gpio_set():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:86
//  @param      dat         引脚的电平状态，输出时有效 0：低电平 1：高电平
//  @return     void
//  Sample usage:           gpio_set(D0, 0);//D0输出低电平
//-------------------------------------------------------------------------------------------------------------------
void gpio_set(PIN_enum pin, uint8 dat)
{
    3c24:	7179                	addi	sp,sp,-48
    3c26:	d622                	sw	s0,44(sp)
    3c28:	1800                	addi	s0,sp,48
    3c2a:	fca42e23          	sw	a0,-36(s0)
    3c2e:	87ae                	mv	a5,a1
    3c30:	fcf40da3          	sb	a5,-37(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:87
    uint8 io_group = (pin & 0xE0) >> 5;
    3c34:	fdc42783          	lw	a5,-36(s0)
    3c38:	8395                	srli	a5,a5,0x5
    3c3a:	0ff7f793          	andi	a5,a5,255
    3c3e:	8b9d                	andi	a5,a5,7
    3c40:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:88
    uint8 io_pin = pin & 0x1F;
    3c44:	fdc42783          	lw	a5,-36(s0)
    3c48:	0ff7f793          	andi	a5,a5,255
    3c4c:	8bfd                	andi	a5,a5,31
    3c4e:	fef40723          	sb	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:90

    if (dat == 1)
    3c52:	fdb44703          	lbu	a4,-37(s0)
    3c56:	4785                	li	a5,1
    3c58:	02f71263          	bne	a4,a5,3c7c <gpio_set+0x58>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:91
         ((GPIO_TypeDef *)(GPION[io_group]))->BSHR = 1 << io_pin;
    3c5c:	fee44783          	lbu	a5,-18(s0)
    3c60:	4705                	li	a4,1
    3c62:	00f716b3          	sll	a3,a4,a5
    3c66:	fef44703          	lbu	a4,-17(s0)
    3c6a:	67a5                	lui	a5,0x9
    3c6c:	070a                	slli	a4,a4,0x2
    3c6e:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    3c72:	97ba                	add	a5,a5,a4
    3c74:	439c                	lw	a5,0(a5)
    3c76:	8736                	mv	a4,a3
    3c78:	cb98                	sw	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:94
    else
         ((GPIO_TypeDef *)(GPION[io_group]))->BCR = 1 << io_pin;
}
    3c7a:	a005                	j	3c9a <gpio_set+0x76>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:93
         ((GPIO_TypeDef *)(GPION[io_group]))->BCR = 1 << io_pin;
    3c7c:	fee44783          	lbu	a5,-18(s0)
    3c80:	4705                	li	a4,1
    3c82:	00f716b3          	sll	a3,a4,a5
    3c86:	fef44703          	lbu	a4,-17(s0)
    3c8a:	67a5                	lui	a5,0x9
    3c8c:	070a                	slli	a4,a4,0x2
    3c8e:	e0478793          	addi	a5,a5,-508 # 8e04 <GPION>
    3c92:	97ba                	add	a5,a5,a4
    3c94:	439c                	lw	a5,0(a5)
    3c96:	8736                	mv	a4,a3
    3c98:	cbd8                	sw	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:94
}
    3c9a:	0001                	nop
    3c9c:	5432                	lw	s0,44(sp)
    3c9e:	6145                	addi	sp,sp,48
    3ca0:	8082                	ret

00003ca2 <gpio_interrupt_init>:
gpio_interrupt_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:141
//  @param      trigger     中断触发方式 选择范围参见h文件TRIGGER_enum枚举
//  @return     void
//  Sample usage:           gpio_interrupt_init(D0, RISING, GPIO_INT_CONFIG);//D0上升沿中断
//-------------------------------------------------------------------------------------------------------------------
void gpio_interrupt_init(PIN_enum pin,TRIGGER_enum trigger, uint32 pinconf)
{
    3ca2:	7179                	addi	sp,sp,-48
    3ca4:	d606                	sw	ra,44(sp)
    3ca6:	d422                	sw	s0,40(sp)
    3ca8:	1800                	addi	s0,sp,48
    3caa:	fca42e23          	sw	a0,-36(s0)
    3cae:	fcb42c23          	sw	a1,-40(s0)
    3cb2:	fcc42a23          	sw	a2,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:143
    EXTI_InitTypeDef EXTI_InitStructure;
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO,ENABLE);
    3cb6:	4585                	li	a1,1
    3cb8:	4505                	li	a0,1
    3cba:	921fd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:144
    gpio_init(pin, GPI, 0, pinconf);
    3cbe:	fd442683          	lw	a3,-44(s0)
    3cc2:	4601                	li	a2,0
    3cc4:	4581                	li	a1,0
    3cc6:	fdc42503          	lw	a0,-36(s0)
    3cca:	db7ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:145
    GPIO_EXTILineConfig(pin >> 5, pin & 0x1F);              //引脚中断号配置
    3cce:	fdc42783          	lw	a5,-36(s0)
    3cd2:	8395                	srli	a5,a5,0x5
    3cd4:	0ff7f713          	andi	a4,a5,255
    3cd8:	fdc42783          	lw	a5,-36(s0)
    3cdc:	0ff7f793          	andi	a5,a5,255
    3ce0:	8bfd                	andi	a5,a5,31
    3ce2:	0ff7f793          	andi	a5,a5,255
    3ce6:	85be                	mv	a1,a5
    3ce8:	853a                	mv	a0,a4
    3cea:	ce2fd0ef          	jal	ra,11cc <GPIO_EXTILineConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:146
    EXTI_InitStructure.EXTI_Line = 1 << (pin & 0x1F);       //引脚号配置
    3cee:	fdc42783          	lw	a5,-36(s0)
    3cf2:	8bfd                	andi	a5,a5,31
    3cf4:	4705                	li	a4,1
    3cf6:	00f717b3          	sll	a5,a4,a5
    3cfa:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:147
    EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;     //触发模式
    3cfe:	fe042223          	sw	zero,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:148
    EXTI_InitStructure.EXTI_Trigger = trigger;              //触发方式
    3d02:	fd842783          	lw	a5,-40(s0)
    3d06:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:149
    EXTI_InitStructure.EXTI_LineCmd = ENABLE;               //使能或者失能
    3d0a:	4785                	li	a5,1
    3d0c:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:150
    EXTI_Init(&EXTI_InitStructure);
    3d10:	fe040793          	addi	a5,s0,-32
    3d14:	853e                	mv	a0,a5
    3d16:	f33fc0ef          	jal	ra,c48 <EXTI_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_gpio.c:151
}
    3d1a:	0001                	nop
    3d1c:	50b2                	lw	ra,44(sp)
    3d1e:	5422                	lw	s0,40(sp)
    3d20:	6145                	addi	sp,sp,48
    3d22:	8082                	ret

00003d24 <nvic_init>:
nvic_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:38
//  @param      status                      使能或者失能
//  @return     void
//  Sample usage:                           nvic_init(EXTI0_IRQn,0, 0, ENABLE); //外部中断0使能,抢占优先级最高，次优先级最高。
//-------------------------------------------------------------------------------------------------------------------
void nvic_init(IRQn_Type irqn,uint8 preemption_priority, uint8 sub_priority,uint8 status)
{
    3d24:	7179                	addi	sp,sp,-48
    3d26:	d606                	sw	ra,44(sp)
    3d28:	d422                	sw	s0,40(sp)
    3d2a:	1800                	addi	s0,sp,48
    3d2c:	fca42e23          	sw	a0,-36(s0)
    3d30:	87ae                	mv	a5,a1
    3d32:	8736                	mv	a4,a3
    3d34:	fcf40da3          	sb	a5,-37(s0)
    3d38:	87b2                	mv	a5,a2
    3d3a:	fcf40d23          	sb	a5,-38(s0)
    3d3e:	87ba                	mv	a5,a4
    3d40:	fcf40ca3          	sb	a5,-39(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:41
    NVIC_InitTypeDef NVIC_InitStructure;

    NVIC_InitStructure.NVIC_IRQChannel = irqn;                                  //中断号设置
    3d44:	fdc42783          	lw	a5,-36(s0)
    3d48:	0ff7f793          	andi	a5,a5,255
    3d4c:	fef40423          	sb	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:42
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=preemption_priority;   //抢占优先级值越小，优先级越高
    3d50:	fdb44783          	lbu	a5,-37(s0)
    3d54:	fef404a3          	sb	a5,-23(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:43
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = sub_priority;               //次优先级值越小，优先级越高
    3d58:	fda44783          	lbu	a5,-38(s0)
    3d5c:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:44
    NVIC_InitStructure.NVIC_IRQChannelCmd = status;                             //使能
    3d60:	fd944783          	lbu	a5,-39(s0)
    3d64:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:45
    NVIC_Init(&NVIC_InitStructure);
    3d68:	fe840793          	addi	a5,s0,-24
    3d6c:	853e                	mv	a0,a5
    3d6e:	d8efd0ef          	jal	ra,12fc <NVIC_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:48

    //保存状态值
    irq_status.ienr0 |= (PFIC->ISR[0] & 0xFFFFF000);    //[31:12]
    3d72:	e000e7b7          	lui	a5,0xe000e
    3d76:	4398                	lw	a4,0(a5)
    3d78:	77fd                	lui	a5,0xfffff
    3d7a:	8f7d                	and	a4,a4,a5
    3d7c:	9241a783          	lw	a5,-1756(gp) # 20000194 <irq_status>
    3d80:	8f5d                	or	a4,a4,a5
    3d82:	92e1a223          	sw	a4,-1756(gp) # 20000194 <irq_status>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:49
    irq_status.ienr1 |= (PFIC->ISR[1] & 0x0FFFFFFF);    //[27:0]
    3d86:	e000e7b7          	lui	a5,0xe000e
    3d8a:	43d8                	lw	a4,4(a5)
    3d8c:	100007b7          	lui	a5,0x10000
    3d90:	17fd                	addi	a5,a5,-1
    3d92:	8f7d                	and	a4,a4,a5
    3d94:	92418793          	addi	a5,gp,-1756 # 20000194 <irq_status>
    3d98:	43dc                	lw	a5,4(a5)
    3d9a:	8f5d                	or	a4,a4,a5
    3d9c:	92418793          	addi	a5,gp,-1756 # 20000194 <irq_status>
    3da0:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:50
    if(irq_status.flag == 1)
    3da2:	92418793          	addi	a5,gp,-1756 # 20000194 <irq_status>
    3da6:	0087c703          	lbu	a4,8(a5) # 10000008 <_data_lma+0xfff6f68>
    3daa:	4785                	li	a5,1
    3dac:	00f71363          	bne	a4,a5,3db2 <nvic_init+0x8e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:52
    {
        close_all_irq();
    3db0:	2031                	jal	3dbc <close_all_irq>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:54
    }
}
    3db2:	0001                	nop
    3db4:	50b2                	lw	ra,44(sp)
    3db6:	5422                	lw	s0,40(sp)
    3db8:	6145                	addi	sp,sp,48
    3dba:	8082                	ret

00003dbc <close_all_irq>:
close_all_irq():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:63
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void close_all_irq(void)
{
    3dbc:	1141                	addi	sp,sp,-16
    3dbe:	c622                	sw	s0,12(sp)
    3dc0:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:65
    //写1，清空状态
    PFIC->IRER[0] = 0xffffffff;
    3dc2:	e000e7b7          	lui	a5,0xe000e
    3dc6:	577d                	li	a4,-1
    3dc8:	18e7a023          	sw	a4,384(a5) # e000e180 <_eusrstack+0xc0009180>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:66
    PFIC->IRER[1] = 0xffffffff;
    3dcc:	e000e7b7          	lui	a5,0xe000e
    3dd0:	577d                	li	a4,-1
    3dd2:	18e7a223          	sw	a4,388(a5) # e000e184 <_eusrstack+0xc0009184>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:67
}
    3dd6:	0001                	nop
    3dd8:	4432                	lw	s0,12(sp)
    3dda:	0141                	addi	sp,sp,16
    3ddc:	8082                	ret

00003dde <sys_recover_irq>:
sys_recover_irq():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:77
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void sys_recover_irq(void)
{
    3dde:	1141                	addi	sp,sp,-16
    3de0:	c622                	sw	s0,12(sp)
    3de2:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:78
    PFIC->IENR[0] = irq_status.ienr0;
    3de4:	e000e7b7          	lui	a5,0xe000e
    3de8:	9241a703          	lw	a4,-1756(gp) # 20000194 <irq_status>
    3dec:	10e7a023          	sw	a4,256(a5) # e000e100 <_eusrstack+0xc0009100>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:79
    PFIC->IENR[1] = irq_status.ienr1;
    3df0:	e000e7b7          	lui	a5,0xe000e
    3df4:	92418713          	addi	a4,gp,-1756 # 20000194 <irq_status>
    3df8:	4358                	lw	a4,4(a4)
    3dfa:	10e7a223          	sw	a4,260(a5) # e000e104 <_eusrstack+0xc0009104>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:80
}
    3dfe:	0001                	nop
    3e00:	4432                	lw	s0,12(sp)
    3e02:	0141                	addi	sp,sp,16
    3e04:	8082                	ret

00003e06 <DisableGlobalIRQ>:
DisableGlobalIRQ():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:90
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
uint8 DisableGlobalIRQ(void)
{
    3e06:	1101                	addi	sp,sp,-32
    3e08:	ce06                	sw	ra,28(sp)
    3e0a:	cc22                	sw	s0,24(sp)
    3e0c:	1000                	addi	s0,sp,32
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:92
    uint8 state;
    irq_status.flag = 1;
    3e0e:	92418793          	addi	a5,gp,-1756 # 20000194 <irq_status>
    3e12:	4705                	li	a4,1
    3e14:	00e78423          	sb	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:93
    if((irq_status.ienr0 == 0) && (irq_status.ienr1 == 0))   state = 0;  //没有就返回0
    3e18:	9241a783          	lw	a5,-1756(gp) # 20000194 <irq_status>
    3e1c:	eb81                	bnez	a5,3e2c <DisableGlobalIRQ+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:93 (discriminator 1)
    3e1e:	92418793          	addi	a5,gp,-1756 # 20000194 <irq_status>
    3e22:	43dc                	lw	a5,4(a5)
    3e24:	e781                	bnez	a5,3e2c <DisableGlobalIRQ+0x26>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:93 (discriminator 2)
    3e26:	fe0407a3          	sb	zero,-17(s0)
    3e2a:	a021                	j	3e32 <DisableGlobalIRQ+0x2c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:94
    else state = 1;  //有中断就返回1
    3e2c:	4785                	li	a5,1
    3e2e:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:95
    close_all_irq();
    3e32:	3769                	jal	3dbc <close_all_irq>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:96
    return state;
    3e34:	fef44783          	lbu	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:97
}
    3e38:	853e                	mv	a0,a5
    3e3a:	40f2                	lw	ra,28(sp)
    3e3c:	4462                	lw	s0,24(sp)
    3e3e:	6105                	addi	sp,sp,32
    3e40:	8082                	ret

00003e42 <EnableGlobalIRQ>:
EnableGlobalIRQ():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:107
//  @return     void
//  @since      v1.0
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void EnableGlobalIRQ(uint8 state)
{
    3e42:	1101                	addi	sp,sp,-32
    3e44:	ce06                	sw	ra,28(sp)
    3e46:	cc22                	sw	s0,24(sp)
    3e48:	1000                	addi	s0,sp,32
    3e4a:	87aa                	mv	a5,a0
    3e4c:	fef407a3          	sb	a5,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:108
    if(state == 0)
    3e50:	fef44783          	lbu	a5,-17(s0)
    3e54:	e791                	bnez	a5,3e60 <EnableGlobalIRQ+0x1e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:110
    {
        irq_status.flag = 0;
    3e56:	92418793          	addi	a5,gp,-1756 # 20000194 <irq_status>
    3e5a:	00078423          	sb	zero,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:111
        sys_recover_irq();
    3e5e:	3741                	jal	3dde <sys_recover_irq>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_nvic.c:113
    }
}
    3e60:	0001                	nop
    3e62:	40f2                	lw	ra,28(sp)
    3e64:	4462                	lw	s0,24(sp)
    3e66:	6105                	addi	sp,sp,32
    3e68:	8082                	ret

00003e6a <pwm_gpio_init>:
pwm_gpio_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:35
//  @param      pwmch       PWM通道(可选择范围由zf_pwm.h内PWMCH_enum枚举值确定)
//  @return     void
//  Sample usage:           内部使用  用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void pwm_gpio_init(PWMCH_enum pwmch)
{
    3e6a:	1101                	addi	sp,sp,-32
    3e6c:	ce06                	sw	ra,28(sp)
    3e6e:	cc22                	sw	s0,24(sp)
    3e70:	1000                	addi	s0,sp,32
    3e72:	fea42623          	sw	a0,-20(s0)
    3e76:	fec42703          	lw	a4,-20(s0)
    3e7a:	20000793          	li	a5,512
    3e7e:	24f70763          	beq	a4,a5,40cc <pwm_gpio_init+0x262>
    3e82:	fec42703          	lw	a4,-20(s0)
    3e86:	20000793          	li	a5,512
    3e8a:	0ae7ea63          	bltu	a5,a4,3f3e <pwm_gpio_init+0xd4>
    3e8e:	fec42703          	lw	a4,-20(s0)
    3e92:	10100793          	li	a5,257
    3e96:	1cf70063          	beq	a4,a5,4056 <pwm_gpio_init+0x1ec>
    3e9a:	fec42703          	lw	a4,-20(s0)
    3e9e:	10100793          	li	a5,257
    3ea2:	04e7e263          	bltu	a5,a4,3ee6 <pwm_gpio_init+0x7c>
    3ea6:	fec42703          	lw	a4,-20(s0)
    3eaa:	4789                	li	a5,2
    3eac:	16f70d63          	beq	a4,a5,4026 <pwm_gpio_init+0x1bc>
    3eb0:	fec42703          	lw	a4,-20(s0)
    3eb4:	4789                	li	a5,2
    3eb6:	00e7ec63          	bltu	a5,a4,3ece <pwm_gpio_init+0x64>
    3eba:	fec42783          	lw	a5,-20(s0)
    3ebe:	14078463          	beqz	a5,4006 <pwm_gpio_init+0x19c>
    3ec2:	fec42703          	lw	a4,-20(s0)
    3ec6:	4785                	li	a5,1
    3ec8:	14f70763          	beq	a4,a5,4016 <pwm_gpio_init+0x1ac>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:145
        case PWM4_CH4_B9:
            gpio_init(B9, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
            break;
        default:
            //断言
            break;
    3ecc:	ace5                	j	41c4 <pwm_gpio_init+0x35a>
    3ece:	fec42703          	lw	a4,-20(s0)
    3ed2:	478d                	li	a5,3
    3ed4:	16f70163          	beq	a4,a5,4036 <pwm_gpio_init+0x1cc>
    3ed8:	fec42703          	lw	a4,-20(s0)
    3edc:	10000793          	li	a5,256
    3ee0:	16f70363          	beq	a4,a5,4046 <pwm_gpio_init+0x1dc>
    3ee4:	a4c5                	j	41c4 <pwm_gpio_init+0x35a>
    3ee6:	fec42703          	lw	a4,-20(s0)
    3eea:	11000793          	li	a5,272
    3eee:	18f70c63          	beq	a4,a5,4086 <pwm_gpio_init+0x21c>
    3ef2:	fec42703          	lw	a4,-20(s0)
    3ef6:	11000793          	li	a5,272
    3efa:	00e7ef63          	bltu	a5,a4,3f18 <pwm_gpio_init+0xae>
    3efe:	fec42703          	lw	a4,-20(s0)
    3f02:	10200793          	li	a5,258
    3f06:	16f70063          	beq	a4,a5,4066 <pwm_gpio_init+0x1fc>
    3f0a:	fec42703          	lw	a4,-20(s0)
    3f0e:	10300793          	li	a5,259
    3f12:	16f70263          	beq	a4,a5,4076 <pwm_gpio_init+0x20c>
    3f16:	a47d                	j	41c4 <pwm_gpio_init+0x35a>
    3f18:	fec42703          	lw	a4,-20(s0)
    3f1c:	11200793          	li	a5,274
    3f20:	18f70463          	beq	a4,a5,40a8 <pwm_gpio_init+0x23e>
    3f24:	fec42703          	lw	a4,-20(s0)
    3f28:	11200793          	li	a5,274
    3f2c:	16f76563          	bltu	a4,a5,4096 <pwm_gpio_init+0x22c>
    3f30:	fec42703          	lw	a4,-20(s0)
    3f34:	11300793          	li	a5,275
    3f38:	18f70163          	beq	a4,a5,40ba <pwm_gpio_init+0x250>
    3f3c:	a461                	j	41c4 <pwm_gpio_init+0x35a>
    3f3e:	fec42703          	lw	a4,-20(s0)
    3f42:	21300793          	li	a5,531
    3f46:	20f70063          	beq	a4,a5,4146 <pwm_gpio_init+0x2dc>
    3f4a:	fec42703          	lw	a4,-20(s0)
    3f4e:	21300793          	li	a5,531
    3f52:	04e7ee63          	bltu	a5,a4,3fae <pwm_gpio_init+0x144>
    3f56:	fec42703          	lw	a4,-20(s0)
    3f5a:	20300793          	li	a5,515
    3f5e:	1af70063          	beq	a4,a5,40fe <pwm_gpio_init+0x294>
    3f62:	fec42703          	lw	a4,-20(s0)
    3f66:	20300793          	li	a5,515
    3f6a:	00e7ef63          	bltu	a5,a4,3f88 <pwm_gpio_init+0x11e>
    3f6e:	fec42703          	lw	a4,-20(s0)
    3f72:	20100793          	li	a5,513
    3f76:	16f70363          	beq	a4,a5,40dc <pwm_gpio_init+0x272>
    3f7a:	fec42703          	lw	a4,-20(s0)
    3f7e:	20200793          	li	a5,514
    3f82:	16f70563          	beq	a4,a5,40ec <pwm_gpio_init+0x282>
    3f86:	ac3d                	j	41c4 <pwm_gpio_init+0x35a>
    3f88:	fec42703          	lw	a4,-20(s0)
    3f8c:	21100793          	li	a5,529
    3f90:	18f70963          	beq	a4,a5,4122 <pwm_gpio_init+0x2b8>
    3f94:	fec42703          	lw	a4,-20(s0)
    3f98:	21100793          	li	a5,529
    3f9c:	18e7ec63          	bltu	a5,a4,4134 <pwm_gpio_init+0x2ca>
    3fa0:	fec42703          	lw	a4,-20(s0)
    3fa4:	21000793          	li	a5,528
    3fa8:	16f70463          	beq	a4,a5,4110 <pwm_gpio_init+0x2a6>
    3fac:	ac21                	j	41c4 <pwm_gpio_init+0x35a>
    3fae:	fec42703          	lw	a4,-20(s0)
    3fb2:	30000793          	li	a5,768
    3fb6:	1cf70363          	beq	a4,a5,417c <pwm_gpio_init+0x312>
    3fba:	fec42703          	lw	a4,-20(s0)
    3fbe:	30000793          	li	a5,768
    3fc2:	00e7ef63          	bltu	a5,a4,3fe0 <pwm_gpio_init+0x176>
    3fc6:	fec42703          	lw	a4,-20(s0)
    3fca:	22000793          	li	a5,544
    3fce:	18f70563          	beq	a4,a5,4158 <pwm_gpio_init+0x2ee>
    3fd2:	fec42703          	lw	a4,-20(s0)
    3fd6:	22100793          	li	a5,545
    3fda:	18f70863          	beq	a4,a5,416a <pwm_gpio_init+0x300>
    3fde:	a2dd                	j	41c4 <pwm_gpio_init+0x35a>
    3fe0:	fec42703          	lw	a4,-20(s0)
    3fe4:	30200793          	li	a5,770
    3fe8:	1af70c63          	beq	a4,a5,41a0 <pwm_gpio_init+0x336>
    3fec:	fec42703          	lw	a4,-20(s0)
    3ff0:	30200793          	li	a5,770
    3ff4:	18f76d63          	bltu	a4,a5,418e <pwm_gpio_init+0x324>
    3ff8:	fec42703          	lw	a4,-20(s0)
    3ffc:	30300793          	li	a5,771
    4000:	1af70963          	beq	a4,a5,41b2 <pwm_gpio_init+0x348>
    4004:	a2c1                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:40
            gpio_init(A8, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4006:	31800693          	li	a3,792
    400a:	4601                	li	a2,0
    400c:	4585                	li	a1,1
    400e:	4521                	li	a0,8
    4010:	a71ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:41
            break;
    4014:	aa45                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:43
            gpio_init(A9, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4016:	31800693          	li	a3,792
    401a:	4601                	li	a2,0
    401c:	4585                	li	a1,1
    401e:	4525                	li	a0,9
    4020:	a61ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:44
            break;
    4024:	a245                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:46
            gpio_init(A10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4026:	31800693          	li	a3,792
    402a:	4601                	li	a2,0
    402c:	4585                	li	a1,1
    402e:	4529                	li	a0,10
    4030:	a51ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:47
            break;
    4034:	aa41                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:49
            gpio_init(A11, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4036:	31800693          	li	a3,792
    403a:	4601                	li	a2,0
    403c:	4585                	li	a1,1
    403e:	452d                	li	a0,11
    4040:	a41ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:50
            break;
    4044:	a241                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:73
            gpio_init(A0, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4046:	31800693          	li	a3,792
    404a:	4601                	li	a2,0
    404c:	4585                	li	a1,1
    404e:	4501                	li	a0,0
    4050:	a31ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:74
            break;
    4054:	aa85                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:76
            gpio_init(A1, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4056:	31800693          	li	a3,792
    405a:	4601                	li	a2,0
    405c:	4585                	li	a1,1
    405e:	4505                	li	a0,1
    4060:	a21ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:77
            break;
    4064:	a285                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:79
            gpio_init(A2, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4066:	31800693          	li	a3,792
    406a:	4601                	li	a2,0
    406c:	4585                	li	a1,1
    406e:	4509                	li	a0,2
    4070:	a11ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:80
            break;
    4074:	aa81                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:82
            gpio_init(A3, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4076:	31800693          	li	a3,792
    407a:	4601                	li	a2,0
    407c:	4585                	li	a1,1
    407e:	450d                	li	a0,3
    4080:	a01ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:83
            break;
    4084:	a281                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:86
            gpio_init(A15, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4086:	31800693          	li	a3,792
    408a:	4601                	li	a2,0
    408c:	4585                	li	a1,1
    408e:	453d                	li	a0,15
    4090:	9f1ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:87
            break;
    4094:	aa05                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:89
            gpio_init(B3, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4096:	31800693          	li	a3,792
    409a:	4601                	li	a2,0
    409c:	4585                	li	a1,1
    409e:	02300513          	li	a0,35
    40a2:	9dfff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:90
            break;
    40a6:	aa39                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:92
            gpio_init(B10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    40a8:	31800693          	li	a3,792
    40ac:	4601                	li	a2,0
    40ae:	4585                	li	a1,1
    40b0:	02a00513          	li	a0,42
    40b4:	9cdff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:93
            break;
    40b8:	a231                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:95
            gpio_init(B11, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    40ba:	31800693          	li	a3,792
    40be:	4601                	li	a2,0
    40c0:	4585                	li	a1,1
    40c2:	02b00513          	li	a0,43
    40c6:	9bbff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:96
            break;
    40ca:	a8ed                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:99
            gpio_init(A6, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    40cc:	31800693          	li	a3,792
    40d0:	4601                	li	a2,0
    40d2:	4585                	li	a1,1
    40d4:	4519                	li	a0,6
    40d6:	9abff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:100
            break;
    40da:	a0ed                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:102
            gpio_init(A7, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    40dc:	31800693          	li	a3,792
    40e0:	4601                	li	a2,0
    40e2:	4585                	li	a1,1
    40e4:	451d                	li	a0,7
    40e6:	99bff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:103
            break;
    40ea:	a8e9                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:105
            gpio_init(B0, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    40ec:	31800693          	li	a3,792
    40f0:	4601                	li	a2,0
    40f2:	4585                	li	a1,1
    40f4:	02000513          	li	a0,32
    40f8:	989ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:106
            break;
    40fc:	a0e1                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:108
            gpio_init(B1, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    40fe:	31800693          	li	a3,792
    4102:	4601                	li	a2,0
    4104:	4585                	li	a1,1
    4106:	02100513          	li	a0,33
    410a:	977ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:109
            break;
    410e:	a85d                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:112
            gpio_init(C6, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4110:	31800693          	li	a3,792
    4114:	4601                	li	a2,0
    4116:	4585                	li	a1,1
    4118:	04600513          	li	a0,70
    411c:	965ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:113
            break;
    4120:	a055                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:115
            gpio_init(C7, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4122:	31800693          	li	a3,792
    4126:	4601                	li	a2,0
    4128:	4585                	li	a1,1
    412a:	04700513          	li	a0,71
    412e:	953ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:116
            break;
    4132:	a849                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:118
            gpio_init(C8, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4134:	31800693          	li	a3,792
    4138:	4601                	li	a2,0
    413a:	4585                	li	a1,1
    413c:	04800513          	li	a0,72
    4140:	941ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:119
            break;
    4144:	a041                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:121
            gpio_init(C9, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4146:	31800693          	li	a3,792
    414a:	4601                	li	a2,0
    414c:	4585                	li	a1,1
    414e:	04900513          	li	a0,73
    4152:	92fff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:122
            break;
    4156:	a0bd                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:125
            gpio_init(B4, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4158:	31800693          	li	a3,792
    415c:	4601                	li	a2,0
    415e:	4585                	li	a1,1
    4160:	02400513          	li	a0,36
    4164:	91dff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:126
            break;
    4168:	a8b1                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:128
            gpio_init(B5, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    416a:	31800693          	li	a3,792
    416e:	4601                	li	a2,0
    4170:	4585                	li	a1,1
    4172:	02500513          	li	a0,37
    4176:	90bff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:129
            break;
    417a:	a0a9                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:132
            gpio_init(B6, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    417c:	31800693          	li	a3,792
    4180:	4601                	li	a2,0
    4182:	4585                	li	a1,1
    4184:	02600513          	li	a0,38
    4188:	8f9ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:133
            break;
    418c:	a825                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:135
            gpio_init(B7, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    418e:	31800693          	li	a3,792
    4192:	4601                	li	a2,0
    4194:	4585                	li	a1,1
    4196:	02700513          	li	a0,39
    419a:	8e7ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:136
            break;
    419e:	a01d                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:138
            gpio_init(B8, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    41a0:	31800693          	li	a3,792
    41a4:	4601                	li	a2,0
    41a6:	4585                	li	a1,1
    41a8:	02800513          	li	a0,40
    41ac:	8d5ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:139
            break;
    41b0:	a811                	j	41c4 <pwm_gpio_init+0x35a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:141
            gpio_init(B9, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    41b2:	31800693          	li	a3,792
    41b6:	4601                	li	a2,0
    41b8:	4585                	li	a1,1
    41ba:	02900513          	li	a0,41
    41be:	8c3ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:142
            break;
    41c2:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:147
    }
}
    41c4:	0001                	nop
    41c6:	40f2                	lw	ra,28(sp)
    41c8:	4462                	lw	s0,24(sp)
    41ca:	6105                	addi	sp,sp,32
    41cc:	8082                	ret

000041ce <pwm_init>:
pwm_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:165
//  @return     void
//  Sample usage:               pwm_init(PWM1_CH1_A8, 50, 5000);   //初始化PWM1 通道1 使用引脚A8  输出PWM频率50HZ   占空比为百分之 5000/PWM_DUTY_MAX*100
//                              PWM_DUTY_MAX在zf_pwm.h文件中 默认为50000
//-------------------------------------------------------------------------------------------------------------------
void pwm_init(PWMCH_enum pwmch, uint32 freq, uint32 duty)
{
    41ce:	7139                	addi	sp,sp,-64
    41d0:	de06                	sw	ra,60(sp)
    41d2:	dc22                	sw	s0,56(sp)
    41d4:	0080                	addi	s0,sp,64
    41d6:	fca42623          	sw	a0,-52(s0)
    41da:	fcb42423          	sw	a1,-56(s0)
    41de:	fcc42223          	sw	a2,-60(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:170
    TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
    TIM_OCInitTypeDef  TIM_OCInitStructure;
    uint16 match_temp;                                          //占空比值
    uint16 period_temp;                                         //周期值
    uint16 freq_div = 0;                                        //分频值
    41e2:	fe041723          	sh	zero,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:172

    pwm_gpio_init(pwmch);                                       //PWM引脚初始化
    41e6:	fcc42503          	lw	a0,-52(s0)
    41ea:	c81ff0ef          	jal	ra,3e6a <pwm_gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:174

    if((pwmch >> 8) == 0x00)
    41ee:	fcc42783          	lw	a5,-52(s0)
    41f2:	83a1                	srli	a5,a5,0x8
    41f4:	eb81                	bnez	a5,4204 <pwm_init+0x36>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:175
        RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);    //使能定时器1时钟
    41f6:	4585                	li	a1,1
    41f8:	6785                	lui	a5,0x1
    41fa:	80078513          	addi	a0,a5,-2048 # 800 <__stack_size>
    41fe:	bdcfd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    4202:	a0a1                	j	424a <pwm_init+0x7c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:176
    else if((pwmch >> 8) == 0x01)
    4204:	fcc42783          	lw	a5,-52(s0)
    4208:	0087d713          	srli	a4,a5,0x8
    420c:	4785                	li	a5,1
    420e:	00f71763          	bne	a4,a5,421c <pwm_init+0x4e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:177
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);    //使能定时器2时钟
    4212:	4585                	li	a1,1
    4214:	4505                	li	a0,1
    4216:	c0afd0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
    421a:	a805                	j	424a <pwm_init+0x7c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:178
    else if((pwmch >> 8) == 0x02)
    421c:	fcc42783          	lw	a5,-52(s0)
    4220:	0087d713          	srli	a4,a5,0x8
    4224:	4789                	li	a5,2
    4226:	00f71763          	bne	a4,a5,4234 <pwm_init+0x66>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:179
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);    //使能定时器3时钟
    422a:	4585                	li	a1,1
    422c:	4509                	li	a0,2
    422e:	bf2fd0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
    4232:	a821                	j	424a <pwm_init+0x7c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:180
    else if((pwmch >> 8) == 0x03)
    4234:	fcc42783          	lw	a5,-52(s0)
    4238:	0087d713          	srli	a4,a5,0x8
    423c:	478d                	li	a5,3
    423e:	00f71663          	bne	a4,a5,424a <pwm_init+0x7c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:181
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);    //使能定时器4时钟
    4242:	4585                	li	a1,1
    4244:	4511                	li	a0,4
    4246:	bdafd0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:183

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);        //使能AFIO复用功能模块时钟
    424a:	4585                	li	a1,1
    424c:	4505                	li	a0,1
    424e:	b8cfd0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:186

    //引脚重映射
    if((pwmch >> 4) == 0x10)        //PWM1的部分重映射
    4252:	fcc42783          	lw	a5,-52(s0)
    4256:	0047d713          	srli	a4,a5,0x4
    425a:	47c1                	li	a5,16
    425c:	00f71a63          	bne	a4,a5,4270 <pwm_init+0xa2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:187
        GPIO_PinRemapConfig(GPIO_PartialRemap_TIM1, ENABLE);
    4260:	4585                	li	a1,1
    4262:	001607b7          	lui	a5,0x160
    4266:	04078513          	addi	a0,a5,64 # 160040 <_data_lma+0x156fa0>
    426a:	e27fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
    426e:	a8b9                	j	42cc <pwm_init+0xfe>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:188
    else if((pwmch >> 4) == 0x11)   //PWM2的完全重映射
    4270:	fcc42783          	lw	a5,-52(s0)
    4274:	0047d713          	srli	a4,a5,0x4
    4278:	47c5                	li	a5,17
    427a:	00f71a63          	bne	a4,a5,428e <pwm_init+0xc0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:189
        GPIO_PinRemapConfig(GPIO_FullRemap_TIM2, ENABLE);
    427e:	4585                	li	a1,1
    4280:	001807b7          	lui	a5,0x180
    4284:	30078513          	addi	a0,a5,768 # 180300 <_data_lma+0x177260>
    4288:	e09fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
    428c:	a081                	j	42cc <pwm_init+0xfe>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:190
    else if((pwmch >> 4) == 0x21)   //PWM3的完全重映射
    428e:	fcc42783          	lw	a5,-52(s0)
    4292:	0047d713          	srli	a4,a5,0x4
    4296:	02100793          	li	a5,33
    429a:	00f71a63          	bne	a4,a5,42ae <pwm_init+0xe0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:191
        GPIO_PinRemapConfig(GPIO_FullRemap_TIM3, ENABLE);
    429e:	4585                	li	a1,1
    42a0:	001a17b7          	lui	a5,0x1a1
    42a4:	c0078513          	addi	a0,a5,-1024 # 1a0c00 <_data_lma+0x197b60>
    42a8:	de9fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
    42ac:	a005                	j	42cc <pwm_init+0xfe>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:192
    else if((pwmch >> 4) == 0x22)   //PWM3的部分重映射
    42ae:	fcc42783          	lw	a5,-52(s0)
    42b2:	0047d713          	srli	a4,a5,0x4
    42b6:	02200793          	li	a5,34
    42ba:	00f71963          	bne	a4,a5,42cc <pwm_init+0xfe>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:193
        GPIO_PinRemapConfig(GPIO_PartialRemap_TIM3, ENABLE);
    42be:	4585                	li	a1,1
    42c0:	001a17b7          	lui	a5,0x1a1
    42c4:	80078513          	addi	a0,a5,-2048 # 1a0800 <_data_lma+0x197760>
    42c8:	dc9fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:196

    //获取系统主频
    sys_clk = 8000000 * (((RCC->CFGR0 >> 18)&0x0F) + 2);
    42cc:	400217b7          	lui	a5,0x40021
    42d0:	43dc                	lw	a5,4(a5)
    42d2:	83c9                	srli	a5,a5,0x12
    42d4:	00f7f713          	andi	a4,a5,15
    42d8:	007a17b7          	lui	a5,0x7a1
    42dc:	20078793          	addi	a5,a5,512 # 7a1200 <_data_lma+0x798160>
    42e0:	02f70733          	mul	a4,a4,a5
    42e4:	00f427b7          	lui	a5,0xf42
    42e8:	40078793          	addi	a5,a5,1024 # f42400 <_data_lma+0xf39360>
    42ec:	973e                	add	a4,a4,a5
    42ee:	84e1a223          	sw	a4,-1980(gp) # 200000b4 <sys_clk>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:198

    freq_div = (uint16)((sys_clk / freq) >> 16);                            //多少分频
    42f2:	8441a703          	lw	a4,-1980(gp) # 200000b4 <sys_clk>
    42f6:	fc842783          	lw	a5,-56(s0)
    42fa:	02f757b3          	divu	a5,a4,a5
    42fe:	83c1                	srli	a5,a5,0x10
    4300:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:199
    period_temp = (uint16)(sys_clk/(freq*(freq_div + 1)));                  //周期
    4304:	8441a703          	lw	a4,-1980(gp) # 200000b4 <sys_clk>
    4308:	fee45783          	lhu	a5,-18(s0)
    430c:	0785                	addi	a5,a5,1
    430e:	86be                	mv	a3,a5
    4310:	fc842783          	lw	a5,-56(s0)
    4314:	02f687b3          	mul	a5,a3,a5
    4318:	02f757b3          	divu	a5,a4,a5
    431c:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:200
    match_temp = period_temp * duty / PWM_DUTY_MAX;                         //占空比
    4320:	fec45703          	lhu	a4,-20(s0)
    4324:	fc442783          	lw	a5,-60(s0)
    4328:	02f70733          	mul	a4,a4,a5
    432c:	6789                	lui	a5,0x2
    432e:	71078793          	addi	a5,a5,1808 # 2710 <USART_ITConfig+0xb0>
    4332:	02f757b3          	divu	a5,a4,a5
    4336:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:203

    //初始化TIM1-4
    TIM_TimeBaseStructure.TIM_Period = period_temp - 1;                     //设置在下一个更新事件装入活动的自动重装载寄存器周期的值
    433a:	fec45783          	lhu	a5,-20(s0)
    433e:	17fd                	addi	a5,a5,-1
    4340:	07c2                	slli	a5,a5,0x10
    4342:	83c1                	srli	a5,a5,0x10
    4344:	fef41223          	sh	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:204
    TIM_TimeBaseStructure.TIM_Prescaler = freq_div;                         //设置用来作为TIMx时钟频率除数的预分频值
    4348:	fee45783          	lhu	a5,-18(s0)
    434c:	fef41023          	sh	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:205
    TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;                 //设置时钟分割:TDTS = Tck_tim
    4350:	fe041323          	sh	zero,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:206
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;             //TIM向上计数模式
    4354:	fe041123          	sh	zero,-30(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:207
    TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
    4358:	fe040423          	sb	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:210

    //初始化TIM1-4 PWM模式
    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2;                       //选择定时器模式:TIM脉冲宽度调制模式2
    435c:	07000793          	li	a5,112
    4360:	fcf41823          	sh	a5,-48(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:211
    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;           //比较输出使能
    4364:	4785                	li	a5,1
    4366:	fcf41923          	sh	a5,-46(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:212
    TIM_OCInitStructure.TIM_OutputNState = TIM_OutputState_Disable;
    436a:	fc041a23          	sh	zero,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:213
    TIM_OCInitStructure.TIM_Pulse = match_temp;
    436e:	fea45783          	lhu	a5,-22(s0)
    4372:	fcf41b23          	sh	a5,-42(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:214
    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;                //输出极性:TIM输出比较极性高
    4376:	4789                	li	a5,2
    4378:	fcf41c23          	sh	a5,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:215
    TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCPolarity_Low;               //输出极性:TIM输出比较极性高
    437c:	4789                	li	a5,2
    437e:	fcf41d23          	sh	a5,-38(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:216
    TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Reset;
    4382:	fc041e23          	sh	zero,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:217
    TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCIdleState_Reset;
    4386:	fc041f23          	sh	zero,-34(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:221



    TIM_TimeBaseInit(((TIM_TypeDef *) TIMERN[pwmch>>8]), &TIM_TimeBaseStructure);  //根据TIM_TimeBaseInitStruct中指定的参数初始化TIMx的时间基数单位
    438a:	fcc42783          	lw	a5,-52(s0)
    438e:	0087d713          	srli	a4,a5,0x8
    4392:	67a5                	lui	a5,0x9
    4394:	070a                	slli	a4,a4,0x2
    4396:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    439a:	97ba                	add	a5,a5,a4
    439c:	439c                	lw	a5,0(a5)
    439e:	873e                	mv	a4,a5
    43a0:	fe040793          	addi	a5,s0,-32
    43a4:	85be                	mv	a1,a5
    43a6:	853a                	mv	a0,a4
    43a8:	c10fd0ef          	jal	ra,17b8 <TIM_TimeBaseInit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:231
//        {
//            TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;   //P通道
//            TIM_OCInitStructure.TIM_OutputNState = TIM_OutputState_Enable;  //N通道
//        }

    if((pwmch & 0x03) == 0x00)                                          //通道选择
    43ac:	fcc42783          	lw	a5,-52(s0)
    43b0:	8b8d                	andi	a5,a5,3
    43b2:	efb9                	bnez	a5,4410 <pwm_init+0x242>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:233
    {
        TIM_OC1Init(((TIM_TypeDef *) TIMERN[pwmch>>8]), &TIM_OCInitStructure );                       //定时器通道1初始化
    43b4:	fcc42783          	lw	a5,-52(s0)
    43b8:	0087d713          	srli	a4,a5,0x8
    43bc:	67a5                	lui	a5,0x9
    43be:	070a                	slli	a4,a4,0x2
    43c0:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    43c4:	97ba                	add	a5,a5,a4
    43c6:	439c                	lw	a5,0(a5)
    43c8:	873e                	mv	a4,a5
    43ca:	fd040793          	addi	a5,s0,-48
    43ce:	85be                	mv	a1,a5
    43d0:	853a                	mv	a0,a4
    43d2:	ce0fd0ef          	jal	ra,18b2 <TIM_OC1Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:234
        TIM_OC1PreloadConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OCPreload_Enable);               //定时器预装载配置
    43d6:	fcc42783          	lw	a5,-52(s0)
    43da:	0087d713          	srli	a4,a5,0x8
    43de:	67a5                	lui	a5,0x9
    43e0:	070a                	slli	a4,a4,0x2
    43e2:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    43e6:	97ba                	add	a5,a5,a4
    43e8:	439c                	lw	a5,0(a5)
    43ea:	45a1                	li	a1,8
    43ec:	853e                	mv	a0,a5
    43ee:	cb1fd0ef          	jal	ra,209e <TIM_OC1PreloadConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:235
        TIM_OC1FastConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OC1FE);                             //比较捕获通道快速使能
    43f2:	fcc42783          	lw	a5,-52(s0)
    43f6:	0087d713          	srli	a4,a5,0x8
    43fa:	67a5                	lui	a5,0x9
    43fc:	070a                	slli	a4,a4,0x2
    43fe:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4402:	97ba                	add	a5,a5,a4
    4404:	439c                	lw	a5,0(a5)
    4406:	4591                	li	a1,4
    4408:	853e                	mv	a0,a5
    440a:	de1fd0ef          	jal	ra,21ea <TIM_OC1FastConfig>
    440e:	a289                	j	4550 <pwm_init+0x382>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:237
    }
    else if((pwmch & 0x03) == 0x01)
    4410:	fcc42783          	lw	a5,-52(s0)
    4414:	0037f713          	andi	a4,a5,3
    4418:	4785                	li	a5,1
    441a:	06f71163          	bne	a4,a5,447c <pwm_init+0x2ae>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:239
    {
        TIM_OC2Init(((TIM_TypeDef *) TIMERN[pwmch>>8]), &TIM_OCInitStructure );
    441e:	fcc42783          	lw	a5,-52(s0)
    4422:	0087d713          	srli	a4,a5,0x8
    4426:	67a5                	lui	a5,0x9
    4428:	070a                	slli	a4,a4,0x2
    442a:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    442e:	97ba                	add	a5,a5,a4
    4430:	439c                	lw	a5,0(a5)
    4432:	873e                	mv	a4,a5
    4434:	fd040793          	addi	a5,s0,-48
    4438:	85be                	mv	a1,a5
    443a:	853a                	mv	a0,a4
    443c:	de6fd0ef          	jal	ra,1a22 <TIM_OC2Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:240
        TIM_OC2PreloadConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OCPreload_Enable);
    4440:	fcc42783          	lw	a5,-52(s0)
    4444:	0087d713          	srli	a4,a5,0x8
    4448:	67a5                	lui	a5,0x9
    444a:	070a                	slli	a4,a4,0x2
    444c:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4450:	97ba                	add	a5,a5,a4
    4452:	439c                	lw	a5,0(a5)
    4454:	45a1                	li	a1,8
    4456:	853e                	mv	a0,a5
    4458:	c93fd0ef          	jal	ra,20ea <TIM_OC2PreloadConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:241
        TIM_OC2FastConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OC2FE);                             //比较捕获通道快速使能
    445c:	fcc42783          	lw	a5,-52(s0)
    4460:	0087d713          	srli	a4,a5,0x8
    4464:	67a5                	lui	a5,0x9
    4466:	070a                	slli	a4,a4,0x2
    4468:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    446c:	97ba                	add	a5,a5,a4
    446e:	439c                	lw	a5,0(a5)
    4470:	40000593          	li	a1,1024
    4474:	853e                	mv	a0,a5
    4476:	dc1fd0ef          	jal	ra,2236 <TIM_OC2FastConfig>
    447a:	a8d9                	j	4550 <pwm_init+0x382>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:243
    }
    else if((pwmch & 0x03) == 0x02)
    447c:	fcc42783          	lw	a5,-52(s0)
    4480:	0037f713          	andi	a4,a5,3
    4484:	4789                	li	a5,2
    4486:	06f71063          	bne	a4,a5,44e6 <pwm_init+0x318>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:245
    {
        TIM_OC3Init(((TIM_TypeDef *) TIMERN[pwmch>>8]), &TIM_OCInitStructure );
    448a:	fcc42783          	lw	a5,-52(s0)
    448e:	0087d713          	srli	a4,a5,0x8
    4492:	67a5                	lui	a5,0x9
    4494:	070a                	slli	a4,a4,0x2
    4496:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    449a:	97ba                	add	a5,a5,a4
    449c:	439c                	lw	a5,0(a5)
    449e:	873e                	mv	a4,a5
    44a0:	fd040793          	addi	a5,s0,-48
    44a4:	85be                	mv	a1,a5
    44a6:	853a                	mv	a0,a4
    44a8:	f30fd0ef          	jal	ra,1bd8 <TIM_OC3Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:246
        TIM_OC3PreloadConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OCPreload_Enable);
    44ac:	fcc42783          	lw	a5,-52(s0)
    44b0:	0087d713          	srli	a4,a5,0x8
    44b4:	67a5                	lui	a5,0x9
    44b6:	070a                	slli	a4,a4,0x2
    44b8:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    44bc:	97ba                	add	a5,a5,a4
    44be:	439c                	lw	a5,0(a5)
    44c0:	45a1                	li	a1,8
    44c2:	853e                	mv	a0,a5
    44c4:	c81fd0ef          	jal	ra,2144 <TIM_OC3PreloadConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:247
        TIM_OC3FastConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OC3FE);                             //比较捕获通道快速使能
    44c8:	fcc42783          	lw	a5,-52(s0)
    44cc:	0087d713          	srli	a4,a5,0x8
    44d0:	67a5                	lui	a5,0x9
    44d2:	070a                	slli	a4,a4,0x2
    44d4:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    44d8:	97ba                	add	a5,a5,a4
    44da:	439c                	lw	a5,0(a5)
    44dc:	4591                	li	a1,4
    44de:	853e                	mv	a0,a5
    44e0:	dadfd0ef          	jal	ra,228c <TIM_OC3FastConfig>
    44e4:	a0b5                	j	4550 <pwm_init+0x382>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:249
    }
    else if((pwmch & 0x03) == 0x03)
    44e6:	fcc42783          	lw	a5,-52(s0)
    44ea:	0037f713          	andi	a4,a5,3
    44ee:	478d                	li	a5,3
    44f0:	06f71063          	bne	a4,a5,4550 <pwm_init+0x382>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:251
    {
        TIM_OC4Init(((TIM_TypeDef *) TIMERN[pwmch>>8]), &TIM_OCInitStructure );
    44f4:	fcc42783          	lw	a5,-52(s0)
    44f8:	0087d713          	srli	a4,a5,0x8
    44fc:	67a5                	lui	a5,0x9
    44fe:	070a                	slli	a4,a4,0x2
    4500:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4504:	97ba                	add	a5,a5,a4
    4506:	439c                	lw	a5,0(a5)
    4508:	873e                	mv	a4,a5
    450a:	fd040793          	addi	a5,s0,-48
    450e:	85be                	mv	a1,a5
    4510:	853a                	mv	a0,a4
    4512:	877fd0ef          	jal	ra,1d88 <TIM_OC4Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:252
        TIM_OC4PreloadConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OCPreload_Enable);
    4516:	fcc42783          	lw	a5,-52(s0)
    451a:	0087d713          	srli	a4,a5,0x8
    451e:	67a5                	lui	a5,0x9
    4520:	070a                	slli	a4,a4,0x2
    4522:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4526:	97ba                	add	a5,a5,a4
    4528:	439c                	lw	a5,0(a5)
    452a:	45a1                	li	a1,8
    452c:	853e                	mv	a0,a5
    452e:	c63fd0ef          	jal	ra,2190 <TIM_OC4PreloadConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:253
        TIM_OC4FastConfig(((TIM_TypeDef *) TIMERN[pwmch>>8]), TIM_OC4FE);                             //比较捕获通道快速使能
    4532:	fcc42783          	lw	a5,-52(s0)
    4536:	0087d713          	srli	a4,a5,0x8
    453a:	67a5                	lui	a5,0x9
    453c:	070a                	slli	a4,a4,0x2
    453e:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4542:	97ba                	add	a5,a5,a4
    4544:	439c                	lw	a5,0(a5)
    4546:	40000593          	li	a1,1024
    454a:	853e                	mv	a0,a5
    454c:	d8dfd0ef          	jal	ra,22d8 <TIM_OC4FastConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:256
    }

    TIM_Cmd(((TIM_TypeDef *) TIMERN[pwmch>>8]), ENABLE);                                              //定时器使能
    4550:	fcc42783          	lw	a5,-52(s0)
    4554:	0087d713          	srli	a4,a5,0x8
    4558:	67a5                	lui	a5,0x9
    455a:	070a                	slli	a4,a4,0x2
    455c:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4560:	97ba                	add	a5,a5,a4
    4562:	439c                	lw	a5,0(a5)
    4564:	4585                	li	a1,1
    4566:	853e                	mv	a0,a5
    4568:	9a7fd0ef          	jal	ra,1f0e <TIM_Cmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:257
    TIM_CtrlPWMOutputs(((TIM_TypeDef *) TIMERN[pwmch>>8]), ENABLE );
    456c:	fcc42783          	lw	a5,-52(s0)
    4570:	0087d713          	srli	a4,a5,0x8
    4574:	67a5                	lui	a5,0x9
    4576:	070a                	slli	a4,a4,0x2
    4578:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    457c:	97ba                	add	a5,a5,a4
    457e:	439c                	lw	a5,0(a5)
    4580:	4585                	li	a1,1
    4582:	853e                	mv	a0,a5
    4584:	9e3fd0ef          	jal	ra,1f66 <TIM_CtrlPWMOutputs>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:259
    //TIM_ARRPreloadConfig( TIM1, ENABLE );
}
    4588:	0001                	nop
    458a:	50f2                	lw	ra,60(sp)
    458c:	5462                	lw	s0,56(sp)
    458e:	6121                	addi	sp,sp,64
    4590:	8082                	ret

00004592 <pwm_duty>:
pwm_duty():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:270
//  @return     void
//  Sample usage:               pwm_duty(PWM1_CH1_A8, 5000);   //PWM1 通道1 使用引脚A8 占空比为百分之 5000/PWM_DUTY_MAX*100
//                              PWM_DUTY_MAX在zf_pwm.h文件中 默认为50000
//-------------------------------------------------------------------------------------------------------------------
void pwm_duty(PWMCH_enum pwmch, uint32 duty)
{
    4592:	7179                	addi	sp,sp,-48
    4594:	d622                	sw	s0,44(sp)
    4596:	1800                	addi	s0,sp,48
    4598:	fca42e23          	sw	a0,-36(s0)
    459c:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:277
    uint16 period_temp;
    //const uint32 TIMERN[] = {TIM1_BASE, TIM2_BASE, TIM3_BASE, TIM4_BASE};
    //获取周期值
    //计算占空比

    period_temp = ((TIM_TypeDef *) TIMERN[pwmch>>8])->ATRLR;    //获取定时器的周期值
    45a0:	fdc42783          	lw	a5,-36(s0)
    45a4:	0087d713          	srli	a4,a5,0x8
    45a8:	67a5                	lui	a5,0x9
    45aa:	070a                	slli	a4,a4,0x2
    45ac:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    45b0:	97ba                	add	a5,a5,a4
    45b2:	439c                	lw	a5,0(a5)
    45b4:	02c7d783          	lhu	a5,44(a5)
    45b8:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:278
    match_temp = period_temp * duty / PWM_DUTY_MAX;             //占空比
    45bc:	fee45703          	lhu	a4,-18(s0)
    45c0:	fd842783          	lw	a5,-40(s0)
    45c4:	02f70733          	mul	a4,a4,a5
    45c8:	6789                	lui	a5,0x2
    45ca:	71078793          	addi	a5,a5,1808 # 2710 <USART_ITConfig+0xb0>
    45ce:	02f757b3          	divu	a5,a4,a5
    45d2:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:280

    if((pwmch >> 8) == 0x00)
    45d6:	fdc42783          	lw	a5,-36(s0)
    45da:	83a1                	srli	a5,a5,0x8
    45dc:	e385                	bnez	a5,45fc <pwm_duty+0x6a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:282
    {
        (*(volatile uint32*)(0x40012C34 + (pwmch&0x03) * 0x04)) = match_temp;
    45de:	fdc42783          	lw	a5,-36(s0)
    45e2:	0037f713          	andi	a4,a5,3
    45e6:	100057b7          	lui	a5,0x10005
    45ea:	b0d78793          	addi	a5,a5,-1267 # 10004b0d <_data_lma+0xfffba6d>
    45ee:	97ba                	add	a5,a5,a4
    45f0:	078a                	slli	a5,a5,0x2
    45f2:	873e                	mv	a4,a5
    45f4:	fec45783          	lhu	a5,-20(s0)
    45f8:	c31c                	sw	a5,0(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:312
        //0x40000834 TIM4->CH1CVR
        //0x40000838 TIM4->CH2CVR
        //0x4000083C TIM4->CH3CVR
        //0x40000840 TIM4->CH4CVR
    }
}
    45fa:	a049                	j	467c <pwm_duty+0xea>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:288
    else if((pwmch >> 8) == 0x01)
    45fc:	fdc42783          	lw	a5,-36(s0)
    4600:	0087d713          	srli	a4,a5,0x8
    4604:	4785                	li	a5,1
    4606:	02f71063          	bne	a4,a5,4626 <pwm_duty+0x94>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:290
        (*(volatile uint32*)(0x40000034 + (pwmch&0x03) * 0x04)) = match_temp;
    460a:	fdc42783          	lw	a5,-36(s0)
    460e:	0037f713          	andi	a4,a5,3
    4612:	100007b7          	lui	a5,0x10000
    4616:	07b5                	addi	a5,a5,13
    4618:	97ba                	add	a5,a5,a4
    461a:	078a                	slli	a5,a5,0x2
    461c:	873e                	mv	a4,a5
    461e:	fec45783          	lhu	a5,-20(s0)
    4622:	c31c                	sw	a5,0(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:312
}
    4624:	a8a1                	j	467c <pwm_duty+0xea>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:296
    else if((pwmch >> 8) == 0x02)
    4626:	fdc42783          	lw	a5,-36(s0)
    462a:	0087d713          	srli	a4,a5,0x8
    462e:	4789                	li	a5,2
    4630:	02f71163          	bne	a4,a5,4652 <pwm_duty+0xc0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:298
        (*(volatile uint32*)(0x40000434 + (pwmch&0x03) * 0x04)) = match_temp;
    4634:	fdc42783          	lw	a5,-36(s0)
    4638:	0037f713          	andi	a4,a5,3
    463c:	100007b7          	lui	a5,0x10000
    4640:	10d78793          	addi	a5,a5,269 # 1000010d <_data_lma+0xfff706d>
    4644:	97ba                	add	a5,a5,a4
    4646:	078a                	slli	a5,a5,0x2
    4648:	873e                	mv	a4,a5
    464a:	fec45783          	lhu	a5,-20(s0)
    464e:	c31c                	sw	a5,0(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:312
}
    4650:	a035                	j	467c <pwm_duty+0xea>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:304
    else if((pwmch >> 8) == 0x03)
    4652:	fdc42783          	lw	a5,-36(s0)
    4656:	0087d713          	srli	a4,a5,0x8
    465a:	478d                	li	a5,3
    465c:	02f71063          	bne	a4,a5,467c <pwm_duty+0xea>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:306
        (*(volatile uint32*)(0x40000834 + (pwmch&0x03) * 0x04)) = match_temp;
    4660:	fdc42783          	lw	a5,-36(s0)
    4664:	0037f713          	andi	a4,a5,3
    4668:	100007b7          	lui	a5,0x10000
    466c:	20d78793          	addi	a5,a5,525 # 1000020d <_data_lma+0xfff716d>
    4670:	97ba                	add	a5,a5,a4
    4672:	078a                	slli	a5,a5,0x2
    4674:	873e                	mv	a4,a5
    4676:	fec45783          	lhu	a5,-20(s0)
    467a:	c31c                	sw	a5,0(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_pwm.c:312
}
    467c:	0001                	nop
    467e:	5432                	lw	s0,44(sp)
    4680:	6145                	addi	sp,sp,48
    4682:	8082                	ret

00004684 <timer_gpio_quad_init>:
timer_gpio_quad_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:40
//  @param      phaseB      通道B以及引脚
//  @return     void
//  Sample usage:           内部使用，用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void timer_gpio_quad_init(TIMER_PIN_enum phaseA, TIMER_PIN_enum phaseB)
{
    4684:	1101                	addi	sp,sp,-32
    4686:	ce06                	sw	ra,28(sp)
    4688:	cc22                	sw	s0,24(sp)
    468a:	1000                	addi	s0,sp,32
    468c:	fea42623          	sw	a0,-20(s0)
    4690:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:41
    if(TIMER1_CHA_A8 == phaseA)       gpio_init(A8, GPI, 0, IN_FLOAT);
    4694:	fec42783          	lw	a5,-20(s0)
    4698:	eb81                	bnez	a5,46a8 <timer_gpio_quad_init+0x24>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:41 (discriminator 1)
    469a:	4691                	li	a3,4
    469c:	4601                	li	a2,0
    469e:	4581                	li	a1,0
    46a0:	4521                	li	a0,8
    46a2:	bdeff0ef          	jal	ra,3a80 <gpio_init>
    46a6:	a859                	j	473c <timer_gpio_quad_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:42
    else if(TIMER2_CHA_A0 == phaseA)  gpio_init(A0, GPI, 0, IN_FLOAT);
    46a8:	fec42703          	lw	a4,-20(s0)
    46ac:	4789                	li	a5,2
    46ae:	00f71963          	bne	a4,a5,46c0 <timer_gpio_quad_init+0x3c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:42 (discriminator 1)
    46b2:	4691                	li	a3,4
    46b4:	4601                	li	a2,0
    46b6:	4581                	li	a1,0
    46b8:	4501                	li	a0,0
    46ba:	bc6ff0ef          	jal	ra,3a80 <gpio_init>
    46be:	a8bd                	j	473c <timer_gpio_quad_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:43
    else if(TIMER2_CHA_A15 == phaseA) gpio_init(A15, GPI, 0, IN_FLOAT);
    46c0:	fec42703          	lw	a4,-20(s0)
    46c4:	4791                	li	a5,4
    46c6:	00f71963          	bne	a4,a5,46d8 <timer_gpio_quad_init+0x54>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:43 (discriminator 1)
    46ca:	4691                	li	a3,4
    46cc:	4601                	li	a2,0
    46ce:	4581                	li	a1,0
    46d0:	453d                	li	a0,15
    46d2:	baeff0ef          	jal	ra,3a80 <gpio_init>
    46d6:	a09d                	j	473c <timer_gpio_quad_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:44
    else if(TIMER3_CHA_A6 == phaseA)  gpio_init(A6, GPI, 0, IN_FLOAT);
    46d8:	fec42703          	lw	a4,-20(s0)
    46dc:	4799                	li	a5,6
    46de:	00f71963          	bne	a4,a5,46f0 <timer_gpio_quad_init+0x6c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:44 (discriminator 1)
    46e2:	4691                	li	a3,4
    46e4:	4601                	li	a2,0
    46e6:	4581                	li	a1,0
    46e8:	4519                	li	a0,6
    46ea:	b96ff0ef          	jal	ra,3a80 <gpio_init>
    46ee:	a0b9                	j	473c <timer_gpio_quad_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:45
    else if(TIMER3_CHA_C6 == phaseA)  gpio_init(C6, GPI, 0, IN_FLOAT);
    46f0:	fec42703          	lw	a4,-20(s0)
    46f4:	47a1                	li	a5,8
    46f6:	00f71a63          	bne	a4,a5,470a <timer_gpio_quad_init+0x86>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:45 (discriminator 1)
    46fa:	4691                	li	a3,4
    46fc:	4601                	li	a2,0
    46fe:	4581                	li	a1,0
    4700:	04600513          	li	a0,70
    4704:	b7cff0ef          	jal	ra,3a80 <gpio_init>
    4708:	a815                	j	473c <timer_gpio_quad_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:46
    else if(TIMER3_CHA_B4 == phaseA)  gpio_init(B4, GPI, 0, IN_FLOAT);
    470a:	fec42703          	lw	a4,-20(s0)
    470e:	47a9                	li	a5,10
    4710:	00f71a63          	bne	a4,a5,4724 <timer_gpio_quad_init+0xa0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:46 (discriminator 1)
    4714:	4691                	li	a3,4
    4716:	4601                	li	a2,0
    4718:	4581                	li	a1,0
    471a:	02400513          	li	a0,36
    471e:	b62ff0ef          	jal	ra,3a80 <gpio_init>
    4722:	a829                	j	473c <timer_gpio_quad_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:47
    else if(TIMER4_CHA_B6 == phaseA)  gpio_init(B6, GPI, 0, IN_FLOAT);
    4724:	fec42703          	lw	a4,-20(s0)
    4728:	47b1                	li	a5,12
    472a:	00f71963          	bne	a4,a5,473c <timer_gpio_quad_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:47 (discriminator 1)
    472e:	4691                	li	a3,4
    4730:	4601                	li	a2,0
    4732:	4581                	li	a1,0
    4734:	02600513          	li	a0,38
    4738:	b48ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:49

    if(TIMER1_CHB_A9 == phaseB)       gpio_init(A9, GPI, 0, IN_FLOAT);
    473c:	fe842703          	lw	a4,-24(s0)
    4740:	4785                	li	a5,1
    4742:	00f71963          	bne	a4,a5,4754 <timer_gpio_quad_init+0xd0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:49 (discriminator 1)
    4746:	4691                	li	a3,4
    4748:	4601                	li	a2,0
    474a:	4581                	li	a1,0
    474c:	4525                	li	a0,9
    474e:	b32ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:57 (discriminator 1)
    else if(TIMER3_CHB_A7 == phaseB)  gpio_init(A7, GPI, 0, IN_FLOAT);
    else if(TIMER3_CHB_C7 == phaseB)  gpio_init(C7, GPI, 0, IN_FLOAT);
    else if(TIMER3_CHB_B5 == phaseB)  gpio_init(B5, GPI, 0, IN_FLOAT);
    else if(TIMER4_CHB_B7 == phaseB)  gpio_init(B7, GPI, 0, IN_FLOAT);

}
    4752:	a861                	j	47ea <timer_gpio_quad_init+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:50
    else if(TIMER2_CHB_A1 == phaseB)  gpio_init(A1, GPI, 0, IN_FLOAT);
    4754:	fe842703          	lw	a4,-24(s0)
    4758:	478d                	li	a5,3
    475a:	00f71963          	bne	a4,a5,476c <timer_gpio_quad_init+0xe8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:50 (discriminator 1)
    475e:	4691                	li	a3,4
    4760:	4601                	li	a2,0
    4762:	4581                	li	a1,0
    4764:	4505                	li	a0,1
    4766:	b1aff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:57 (discriminator 1)
}
    476a:	a041                	j	47ea <timer_gpio_quad_init+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:51
    else if(TIMER2_CHB_B3 == phaseB)  gpio_init(B3, GPI, 0, IN_FLOAT);
    476c:	fe842703          	lw	a4,-24(s0)
    4770:	4795                	li	a5,5
    4772:	00f71a63          	bne	a4,a5,4786 <timer_gpio_quad_init+0x102>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:51 (discriminator 1)
    4776:	4691                	li	a3,4
    4778:	4601                	li	a2,0
    477a:	4581                	li	a1,0
    477c:	02300513          	li	a0,35
    4780:	b00ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:57 (discriminator 1)
}
    4784:	a09d                	j	47ea <timer_gpio_quad_init+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:52
    else if(TIMER3_CHB_A7 == phaseB)  gpio_init(A7, GPI, 0, IN_FLOAT);
    4786:	fe842703          	lw	a4,-24(s0)
    478a:	479d                	li	a5,7
    478c:	00f71963          	bne	a4,a5,479e <timer_gpio_quad_init+0x11a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:52 (discriminator 1)
    4790:	4691                	li	a3,4
    4792:	4601                	li	a2,0
    4794:	4581                	li	a1,0
    4796:	451d                	li	a0,7
    4798:	ae8ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:57 (discriminator 1)
}
    479c:	a0b9                	j	47ea <timer_gpio_quad_init+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:53
    else if(TIMER3_CHB_C7 == phaseB)  gpio_init(C7, GPI, 0, IN_FLOAT);
    479e:	fe842703          	lw	a4,-24(s0)
    47a2:	47a5                	li	a5,9
    47a4:	00f71a63          	bne	a4,a5,47b8 <timer_gpio_quad_init+0x134>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:53 (discriminator 1)
    47a8:	4691                	li	a3,4
    47aa:	4601                	li	a2,0
    47ac:	4581                	li	a1,0
    47ae:	04700513          	li	a0,71
    47b2:	aceff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:57 (discriminator 1)
}
    47b6:	a815                	j	47ea <timer_gpio_quad_init+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:54
    else if(TIMER3_CHB_B5 == phaseB)  gpio_init(B5, GPI, 0, IN_FLOAT);
    47b8:	fe842703          	lw	a4,-24(s0)
    47bc:	47ad                	li	a5,11
    47be:	00f71a63          	bne	a4,a5,47d2 <timer_gpio_quad_init+0x14e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:54 (discriminator 1)
    47c2:	4691                	li	a3,4
    47c4:	4601                	li	a2,0
    47c6:	4581                	li	a1,0
    47c8:	02500513          	li	a0,37
    47cc:	ab4ff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:57 (discriminator 1)
}
    47d0:	a829                	j	47ea <timer_gpio_quad_init+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:55
    else if(TIMER4_CHB_B7 == phaseB)  gpio_init(B7, GPI, 0, IN_FLOAT);
    47d2:	fe842703          	lw	a4,-24(s0)
    47d6:	47b5                	li	a5,13
    47d8:	00f71963          	bne	a4,a5,47ea <timer_gpio_quad_init+0x166>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:55 (discriminator 1)
    47dc:	4691                	li	a3,4
    47de:	4601                	li	a2,0
    47e0:	4581                	li	a1,0
    47e2:	02700513          	li	a0,39
    47e6:	a9aff0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:57
}
    47ea:	0001                	nop
    47ec:	40f2                	lw	ra,28(sp)
    47ee:	4462                	lw	s0,24(sp)
    47f0:	6105                	addi	sp,sp,32
    47f2:	8082                	ret

000047f4 <timer_quad_init>:
timer_quad_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:69
//  @param      phaseB      通道B以及引脚
//  @return     void
//  Sample usage:           推荐使用正交解码编码器。
//-------------------------------------------------------------------------------------------------------------------
void timer_quad_init(TIMERN_enum timern, TIMER_PIN_enum phaseA, TIMER_PIN_enum phaseB)
{
    47f4:	7179                	addi	sp,sp,-48
    47f6:	d606                	sw	ra,44(sp)
    47f8:	d422                	sw	s0,40(sp)
    47fa:	1800                	addi	s0,sp,48
    47fc:	fca42e23          	sw	a0,-36(s0)
    4800:	fcb42c23          	sw	a1,-40(s0)
    4804:	fcc42a23          	sw	a2,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:72
    TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

    if(TIMER_1 == timern)       RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);//使能定时器1的时钟
    4808:	fdc42783          	lw	a5,-36(s0)
    480c:	eb81                	bnez	a5,481c <timer_quad_init+0x28>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:72 (discriminator 1)
    480e:	4585                	li	a1,1
    4810:	6785                	lui	a5,0x1
    4812:	80078513          	addi	a0,a5,-2048 # 800 <__stack_size>
    4816:	dc5fc0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    481a:	a835                	j	4856 <timer_quad_init+0x62>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:73
    else  if(TIMER_2 == timern) RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);//使能定时器2的时钟
    481c:	fdc42703          	lw	a4,-36(s0)
    4820:	4785                	li	a5,1
    4822:	00f71763          	bne	a4,a5,4830 <timer_quad_init+0x3c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:73 (discriminator 1)
    4826:	4585                	li	a1,1
    4828:	4505                	li	a0,1
    482a:	df7fc0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
    482e:	a025                	j	4856 <timer_quad_init+0x62>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:74
    else  if(TIMER_3 == timern) RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);//使能定时器3的时钟
    4830:	fdc42703          	lw	a4,-36(s0)
    4834:	4789                	li	a5,2
    4836:	00f71763          	bne	a4,a5,4844 <timer_quad_init+0x50>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:74 (discriminator 1)
    483a:	4585                	li	a1,1
    483c:	4509                	li	a0,2
    483e:	de3fc0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
    4842:	a811                	j	4856 <timer_quad_init+0x62>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:75
    else  if(TIMER_4 == timern) RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);//使能定时器4的时钟
    4844:	fdc42703          	lw	a4,-36(s0)
    4848:	478d                	li	a5,3
    484a:	00f71663          	bne	a4,a5,4856 <timer_quad_init+0x62>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:75 (discriminator 1)
    484e:	4585                	li	a1,1
    4850:	4511                	li	a0,4
    4852:	dcffc0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:77

    timer_gpio_quad_init(phaseA, phaseB);                                           //初始化引脚
    4856:	fd442583          	lw	a1,-44(s0)
    485a:	fd842503          	lw	a0,-40(s0)
    485e:	e27ff0ef          	jal	ra,4684 <timer_gpio_quad_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:79

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);                            //使能AFIO复用功能模块时钟
    4862:	4585                	li	a1,1
    4864:	4505                	li	a0,1
    4866:	d75fc0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:81

    if(TIMER2_CHA_A15 == phaseA && TIMER2_CHB_B3 == phaseB)                         //引脚重映射
    486a:	fd842703          	lw	a4,-40(s0)
    486e:	4791                	li	a5,4
    4870:	00f71f63          	bne	a4,a5,488e <timer_quad_init+0x9a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:81 (discriminator 1)
    4874:	fd442703          	lw	a4,-44(s0)
    4878:	4795                	li	a5,5
    487a:	00f71a63          	bne	a4,a5,488e <timer_quad_init+0x9a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:82
        GPIO_PinRemapConfig(GPIO_FullRemap_TIM2, ENABLE);
    487e:	4585                	li	a1,1
    4880:	001807b7          	lui	a5,0x180
    4884:	30078513          	addi	a0,a5,768 # 180300 <_data_lma+0x177260>
    4888:	809fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
    488c:	a0a1                	j	48d4 <timer_quad_init+0xe0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:83
    else    if(TIMER3_CHA_C6 == phaseA && TIMER3_CHB_C7 == phaseB)
    488e:	fd842703          	lw	a4,-40(s0)
    4892:	47a1                	li	a5,8
    4894:	00f71f63          	bne	a4,a5,48b2 <timer_quad_init+0xbe>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:83 (discriminator 1)
    4898:	fd442703          	lw	a4,-44(s0)
    489c:	47a5                	li	a5,9
    489e:	00f71a63          	bne	a4,a5,48b2 <timer_quad_init+0xbe>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:84
        GPIO_PinRemapConfig(GPIO_FullRemap_TIM3, ENABLE);
    48a2:	4585                	li	a1,1
    48a4:	001a17b7          	lui	a5,0x1a1
    48a8:	c0078513          	addi	a0,a5,-1024 # 1a0c00 <_data_lma+0x197b60>
    48ac:	fe4fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
    48b0:	a015                	j	48d4 <timer_quad_init+0xe0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:85
    else    if(TIMER3_CHA_B4 == phaseA && TIMER3_CHB_B5 == phaseB)
    48b2:	fd842703          	lw	a4,-40(s0)
    48b6:	47a9                	li	a5,10
    48b8:	00f71e63          	bne	a4,a5,48d4 <timer_quad_init+0xe0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:85 (discriminator 1)
    48bc:	fd442703          	lw	a4,-44(s0)
    48c0:	47ad                	li	a5,11
    48c2:	00f71963          	bne	a4,a5,48d4 <timer_quad_init+0xe0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:86
        GPIO_PinRemapConfig(GPIO_PartialRemap_TIM3, ENABLE);
    48c6:	4585                	li	a1,1
    48c8:	001a17b7          	lui	a5,0x1a1
    48cc:	80078513          	addi	a0,a5,-2048 # 1a0800 <_data_lma+0x197760>
    48d0:	fc0fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:88

    TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
    48d4:	fe440793          	addi	a5,s0,-28
    48d8:	853e                	mv	a0,a5
    48da:	df8fd0ef          	jal	ra,1ed2 <TIM_TimeBaseStructInit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:89
    TIM_TimeBaseStructure.TIM_Prescaler = 1;                                        //预分频器
    48de:	4785                	li	a5,1
    48e0:	fef41223          	sh	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:90
    TIM_TimeBaseStructure.TIM_Period = 0xFFFF;                                      //设定计数器自动重装值
    48e4:	57fd                	li	a5,-1
    48e6:	fef41423          	sh	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:91
    TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;                         //选择时钟分频：不分频
    48ea:	fe041523          	sh	zero,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:92
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;                     //TIM向上计数
    48ee:	fe041323          	sh	zero,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:93
    TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;                                //重复计数器
    48f2:	fe040623          	sb	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:94
    TIM_TimeBaseInit((TIM_TypeDef*)(TIMERN[timern]), &TIM_TimeBaseStructure);       //初始化结构体
    48f6:	67a5                	lui	a5,0x9
    48f8:	fdc42703          	lw	a4,-36(s0)
    48fc:	070a                	slli	a4,a4,0x2
    48fe:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4902:	97ba                	add	a5,a5,a4
    4904:	439c                	lw	a5,0(a5)
    4906:	873e                	mv	a4,a5
    4908:	fe440793          	addi	a5,s0,-28
    490c:	85be                	mv	a1,a5
    490e:	853a                	mv	a0,a4
    4910:	ea9fc0ef          	jal	ra,17b8 <TIM_TimeBaseInit>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:95
    TIM_EncoderInterfaceConfig((TIM_TypeDef*)(TIMERN[timern]), TIM_EncoderMode_TI2 , TIM_ICPolarity_Rising, TIM_ICPolarity_Rising);//使用编码器模式
    4914:	67a5                	lui	a5,0x9
    4916:	fdc42703          	lw	a4,-36(s0)
    491a:	070a                	slli	a4,a4,0x2
    491c:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4920:	97ba                	add	a5,a5,a4
    4922:	439c                	lw	a5,0(a5)
    4924:	4681                	li	a3,0
    4926:	4601                	li	a2,0
    4928:	4589                	li	a1,2
    492a:	853e                	mv	a0,a5
    492c:	e9afd0ef          	jal	ra,1fc6 <TIM_EncoderInterfaceConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:97

    TIM_Cmd((TIM_TypeDef*)(TIMERN[timern]), ENABLE);                                //定时器使能
    4930:	67a5                	lui	a5,0x9
    4932:	fdc42703          	lw	a4,-36(s0)
    4936:	070a                	slli	a4,a4,0x2
    4938:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    493c:	97ba                	add	a5,a5,a4
    493e:	439c                	lw	a5,0(a5)
    4940:	4585                	li	a1,1
    4942:	853e                	mv	a0,a5
    4944:	dcafd0ef          	jal	ra,1f0e <TIM_Cmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:98
}
    4948:	0001                	nop
    494a:	50b2                	lw	ra,44(sp)
    494c:	5422                	lw	s0,40(sp)
    494e:	6145                	addi	sp,sp,48
    4950:	8082                	ret

00004952 <timer_quad_get>:
timer_quad_get():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:107
//  @param      timern      定时器枚举体
//  @return     void
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
int16 timer_quad_get(TIMERN_enum timern)
{
    4952:	7179                	addi	sp,sp,-48
    4954:	d622                	sw	s0,44(sp)
    4956:	1800                	addi	s0,sp,48
    4958:	fca42e23          	sw	a0,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:108
    int16 count = ((TIM_TypeDef*)(TIMERN[timern]))->CNT;
    495c:	67a5                	lui	a5,0x9
    495e:	fdc42703          	lw	a4,-36(s0)
    4962:	070a                	slli	a4,a4,0x2
    4964:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    4968:	97ba                	add	a5,a5,a4
    496a:	439c                	lw	a5,0(a5)
    496c:	0247d783          	lhu	a5,36(a5)
    4970:	07c2                	slli	a5,a5,0x10
    4972:	83c1                	srli	a5,a5,0x10
    4974:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:109
    return count;
    4978:	fee41783          	lh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:110
}
    497c:	853e                	mv	a0,a5
    497e:	5432                	lw	s0,44(sp)
    4980:	6145                	addi	sp,sp,48
    4982:	8082                	ret

00004984 <timer_quad_clear>:
timer_quad_clear():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:119
//  @param      timern      定时器枚举体
//  @return     void
//  Sample usage:
//-------------------------------------------------------------------------------------------------------------------
void timer_quad_clear(TIMERN_enum timern)
{
    4984:	1101                	addi	sp,sp,-32
    4986:	ce22                	sw	s0,28(sp)
    4988:	1000                	addi	s0,sp,32
    498a:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:120
    ((TIM_TypeDef*)(TIMERN[timern]))->CNT = 0;
    498e:	67a5                	lui	a5,0x9
    4990:	fec42703          	lw	a4,-20(s0)
    4994:	070a                	slli	a4,a4,0x2
    4996:	e1478793          	addi	a5,a5,-492 # 8e14 <TIMERN>
    499a:	97ba                	add	a5,a5,a4
    499c:	439c                	lw	a5,0(a5)
    499e:	02079223          	sh	zero,36(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_qtimer.c:121
}
    49a2:	0001                	nop
    49a4:	4472                	lw	s0,28(sp)
    49a6:	6105                	addi	sp,sp,32
    49a8:	8082                	ret

000049aa <spi_gpio_init>:
spi_gpio_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:41
//  @param      cs_pin      片选引脚(可选择范围由common.h内PIN_enum枚举值确定)
//  @return     void
//  Sample usage:           内部使用  用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void spi_gpio_init(SPI_PIN_enum sck_pin, SPI_PIN_enum mosi_pin, SPI_PIN_enum miso_pin, PIN_enum cs_pin)
{
    49aa:	1101                	addi	sp,sp,-32
    49ac:	ce06                	sw	ra,28(sp)
    49ae:	cc22                	sw	s0,24(sp)
    49b0:	1000                	addi	s0,sp,32
    49b2:	fea42623          	sw	a0,-20(s0)
    49b6:	feb42423          	sw	a1,-24(s0)
    49ba:	fec42223          	sw	a2,-28(s0)
    49be:	fed42023          	sw	a3,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:42
    if(SPI1_SCK_PA5 == sck_pin) gpio_init(A5, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    49c2:	fec42783          	lw	a5,-20(s0)
    49c6:	eb89                	bnez	a5,49d8 <spi_gpio_init+0x2e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:42 (discriminator 1)
    49c8:	31800693          	li	a3,792
    49cc:	4605                	li	a2,1
    49ce:	4585                	li	a1,1
    49d0:	4515                	li	a0,5
    49d2:	8aeff0ef          	jal	ra,3a80 <gpio_init>
    49d6:	a899                	j	4a2c <spi_gpio_init+0x82>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:43
    else if(SPI1_SCK_PB3 == sck_pin) gpio_init(B3, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    49d8:	fec42703          	lw	a4,-20(s0)
    49dc:	47c1                	li	a5,16
    49de:	00f71b63          	bne	a4,a5,49f4 <spi_gpio_init+0x4a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:43 (discriminator 1)
    49e2:	31800693          	li	a3,792
    49e6:	4605                	li	a2,1
    49e8:	4585                	li	a1,1
    49ea:	02300513          	li	a0,35
    49ee:	892ff0ef          	jal	ra,3a80 <gpio_init>
    49f2:	a82d                	j	4a2c <spi_gpio_init+0x82>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:44
    else if(SPI2_SCK_PB13 == sck_pin) gpio_init(B13, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    49f4:	fec42703          	lw	a4,-20(s0)
    49f8:	02000793          	li	a5,32
    49fc:	00f71b63          	bne	a4,a5,4a12 <spi_gpio_init+0x68>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:44 (discriminator 1)
    4a00:	31800693          	li	a3,792
    4a04:	4605                	li	a2,1
    4a06:	4585                	li	a1,1
    4a08:	02d00513          	li	a0,45
    4a0c:	874ff0ef          	jal	ra,3a80 <gpio_init>
    4a10:	a831                	j	4a2c <spi_gpio_init+0x82>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:45
    else assert(0);         //无此参数进入断言
    4a12:	67a1                	lui	a5,0x8
    4a14:	68878693          	addi	a3,a5,1672 # 8688 <_exit+0x58>
    4a18:	67a5                	lui	a5,0x9
    4a1a:	e2478613          	addi	a2,a5,-476 # 8e24 <__func__.3348>
    4a1e:	02d00593          	li	a1,45
    4a22:	67a1                	lui	a5,0x8
    4a24:	68c78513          	addi	a0,a5,1676 # 868c <_exit+0x5c>
    4a28:	113020ef          	jal	ra,733a <__assert_func>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:47

    if(SPI1_MOSI_PA7 == mosi_pin) gpio_init(A7, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    4a2c:	fe842703          	lw	a4,-24(s0)
    4a30:	4785                	li	a5,1
    4a32:	00f71a63          	bne	a4,a5,4a46 <spi_gpio_init+0x9c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:47 (discriminator 1)
    4a36:	31800693          	li	a3,792
    4a3a:	4605                	li	a2,1
    4a3c:	4585                	li	a1,1
    4a3e:	451d                	li	a0,7
    4a40:	840ff0ef          	jal	ra,3a80 <gpio_init>
    4a44:	a899                	j	4a9a <spi_gpio_init+0xf0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:48
    else if(SPI1_MOSI_PB5 == mosi_pin) gpio_init(B5, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    4a46:	fe842703          	lw	a4,-24(s0)
    4a4a:	47c5                	li	a5,17
    4a4c:	00f71b63          	bne	a4,a5,4a62 <spi_gpio_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:48 (discriminator 1)
    4a50:	31800693          	li	a3,792
    4a54:	4605                	li	a2,1
    4a56:	4585                	li	a1,1
    4a58:	02500513          	li	a0,37
    4a5c:	824ff0ef          	jal	ra,3a80 <gpio_init>
    4a60:	a82d                	j	4a9a <spi_gpio_init+0xf0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:49
    else if(SPI2_MOSI_PB15 == mosi_pin) gpio_init(B15, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    4a62:	fe842703          	lw	a4,-24(s0)
    4a66:	02100793          	li	a5,33
    4a6a:	00f71b63          	bne	a4,a5,4a80 <spi_gpio_init+0xd6>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:49 (discriminator 1)
    4a6e:	31800693          	li	a3,792
    4a72:	4605                	li	a2,1
    4a74:	4585                	li	a1,1
    4a76:	02f00513          	li	a0,47
    4a7a:	806ff0ef          	jal	ra,3a80 <gpio_init>
    4a7e:	a831                	j	4a9a <spi_gpio_init+0xf0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:50
    else assert(0);         //无此参数进入断言
    4a80:	67a1                	lui	a5,0x8
    4a82:	68878693          	addi	a3,a5,1672 # 8688 <_exit+0x58>
    4a86:	67a5                	lui	a5,0x9
    4a88:	e2478613          	addi	a2,a5,-476 # 8e24 <__func__.3348>
    4a8c:	03200593          	li	a1,50
    4a90:	67a1                	lui	a5,0x8
    4a92:	68c78513          	addi	a0,a5,1676 # 868c <_exit+0x5c>
    4a96:	0a5020ef          	jal	ra,733a <__assert_func>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:52

    if(SPI1_MISO_PA6 == miso_pin) gpio_init(A6, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    4a9a:	fe442703          	lw	a4,-28(s0)
    4a9e:	4789                	li	a5,2
    4aa0:	00f71a63          	bne	a4,a5,4ab4 <spi_gpio_init+0x10a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:52 (discriminator 1)
    4aa4:	31800693          	li	a3,792
    4aa8:	4605                	li	a2,1
    4aaa:	4585                	li	a1,1
    4aac:	4519                	li	a0,6
    4aae:	fd3fe0ef          	jal	ra,3a80 <gpio_init>
    4ab2:	a0b5                	j	4b1e <spi_gpio_init+0x174>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:53
    else if(SPI1_MISO_PB4 == miso_pin) gpio_init(B4, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    4ab4:	fe442703          	lw	a4,-28(s0)
    4ab8:	47c9                	li	a5,18
    4aba:	00f71b63          	bne	a4,a5,4ad0 <spi_gpio_init+0x126>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:53 (discriminator 1)
    4abe:	31800693          	li	a3,792
    4ac2:	4605                	li	a2,1
    4ac4:	4585                	li	a1,1
    4ac6:	02400513          	li	a0,36
    4aca:	fb7fe0ef          	jal	ra,3a80 <gpio_init>
    4ace:	a881                	j	4b1e <spi_gpio_init+0x174>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:54
    else if(SPI2_MISO_PB14 == miso_pin) gpio_init(B14, GPO, 1, SPEED_50MHZ|OUT_AF_PP);
    4ad0:	fe442703          	lw	a4,-28(s0)
    4ad4:	02200793          	li	a5,34
    4ad8:	00f71b63          	bne	a4,a5,4aee <spi_gpio_init+0x144>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:54 (discriminator 1)
    4adc:	31800693          	li	a3,792
    4ae0:	4605                	li	a2,1
    4ae2:	4585                	li	a1,1
    4ae4:	02e00513          	li	a0,46
    4ae8:	f99fe0ef          	jal	ra,3a80 <gpio_init>
    4aec:	a80d                	j	4b1e <spi_gpio_init+0x174>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:55
    else if(SPI_MISO_NULL == miso_pin)  miso_pin = SPI_MISO_NULL;
    4aee:	fe442703          	lw	a4,-28(s0)
    4af2:	02300793          	li	a5,35
    4af6:	00f71763          	bne	a4,a5,4b04 <spi_gpio_init+0x15a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:55 (discriminator 1)
    4afa:	02300793          	li	a5,35
    4afe:	fef42223          	sw	a5,-28(s0)
    4b02:	a831                	j	4b1e <spi_gpio_init+0x174>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:56
    else  assert(0);         //无此参数进入断言
    4b04:	67a1                	lui	a5,0x8
    4b06:	68878693          	addi	a3,a5,1672 # 8688 <_exit+0x58>
    4b0a:	67a5                	lui	a5,0x9
    4b0c:	e2478613          	addi	a2,a5,-476 # 8e24 <__func__.3348>
    4b10:	03800593          	li	a1,56
    4b14:	67a1                	lui	a5,0x8
    4b16:	68c78513          	addi	a0,a5,1676 # 868c <_exit+0x5c>
    4b1a:	021020ef          	jal	ra,733a <__assert_func>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:59


    gpio_init(cs_pin, GPO, 1, SPEED_50MHZ|OUT_PP);
    4b1e:	31000693          	li	a3,784
    4b22:	4605                	li	a2,1
    4b24:	4585                	li	a1,1
    4b26:	fe042503          	lw	a0,-32(s0)
    4b2a:	f57fe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:61

}
    4b2e:	0001                	nop
    4b30:	40f2                	lw	ra,28(sp)
    4b32:	4462                	lw	s0,24(sp)
    4b34:	6105                	addi	sp,sp,32
    4b36:	8082                	ret

00004b38 <spi_init>:
spi_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:85
        SPI_PIN_enum mosi_pin,
        SPI_PIN_enum miso_pin,
        PIN_enum cs_pin,
        uint8 mode,
        SPI_SPEED_enum BaudRatePrescaler)
{
    4b38:	715d                	addi	sp,sp,-80
    4b3a:	c686                	sw	ra,76(sp)
    4b3c:	c4a2                	sw	s0,72(sp)
    4b3e:	0880                	addi	s0,sp,80
    4b40:	fca42623          	sw	a0,-52(s0)
    4b44:	fcb42423          	sw	a1,-56(s0)
    4b48:	fcc42223          	sw	a2,-60(s0)
    4b4c:	fcd42023          	sw	a3,-64(s0)
    4b50:	fae42e23          	sw	a4,-68(s0)
    4b54:	fb042a23          	sw	a6,-76(s0)
    4b58:	faf40da3          	sb	a5,-69(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:89

    SPI_InitTypeDef  SPI_InitStructure;

    if(SPI_1 == spi_n)
    4b5c:	fcc42783          	lw	a5,-52(s0)
    4b60:	eb81                	bnez	a5,4b70 <spi_init+0x38>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:91
    {
        RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1 | RCC_APB2Periph_AFIO, ENABLE);                //SPI1时钟使能
    4b62:	4585                	li	a1,1
    4b64:	6785                	lui	a5,0x1
    4b66:	00178513          	addi	a0,a5,1 # 1001 <GPIO_Init+0x1d3>
    4b6a:	a71fc0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    4b6e:	a821                	j	4b86 <spi_init+0x4e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:93
    }
    else if(SPI_2 == spi_n)
    4b70:	fcc42703          	lw	a4,-52(s0)
    4b74:	4785                	li	a5,1
    4b76:	00f71863          	bne	a4,a5,4b86 <spi_init+0x4e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:95
    {
        RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2 | RCC_APB2Periph_AFIO, ENABLE);                //SPI2时钟使能
    4b7a:	4585                	li	a1,1
    4b7c:	6791                	lui	a5,0x4
    4b7e:	00178513          	addi	a0,a5,1 # 4001 <pwm_gpio_init+0x197>
    4b82:	a9ffc0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:98
    }

    spi_gpio_init(sck_pin, mosi_pin, miso_pin, cs_pin);
    4b86:	fbc42683          	lw	a3,-68(s0)
    4b8a:	fc042603          	lw	a2,-64(s0)
    4b8e:	fc442583          	lw	a1,-60(s0)
    4b92:	fc842503          	lw	a0,-56(s0)
    4b96:	e15ff0ef          	jal	ra,49aa <spi_gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:100

    SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;      //SPI设置为双线双向全双工
    4b9a:	fc041e23          	sh	zero,-36(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:101
    SPI_InitStructure.SPI_Mode = SPI_Mode_Master;                           //设置SPI工作模式:设置为主SPI
    4b9e:	10400793          	li	a5,260
    4ba2:	fcf41f23          	sh	a5,-34(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:102
    SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;                       //设置SPI的数据大小:SPI发送接收8位帧结构
    4ba6:	fe041023          	sh	zero,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:104

    switch(mode)
    4baa:	fbb44783          	lbu	a5,-69(s0)
    4bae:	4705                	li	a4,1
    4bb0:	02e78363          	beq	a5,a4,4bd6 <spi_init+0x9e>
    4bb4:	4705                	li	a4,1
    4bb6:	00f74463          	blt	a4,a5,4bbe <spi_init+0x86>
    4bba:	cb89                	beqz	a5,4bcc <spi_init+0x94>
    4bbc:	a081                	j	4bfc <spi_init+0xc4>
    4bbe:	4709                	li	a4,2
    4bc0:	02e78163          	beq	a5,a4,4be2 <spi_init+0xaa>
    4bc4:	470d                	li	a4,3
    4bc6:	02e78463          	beq	a5,a4,4bee <spi_init+0xb6>
    4bca:	a80d                	j	4bfc <spi_init+0xc4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:108
    {
        case 0:
        {
            SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;                      //串行同步时钟的空闲状态为低电平
    4bcc:	fe041123          	sh	zero,-30(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:109
            SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;                    //串行同步时钟的第一个跳变沿（上升或下降）数据被采样
    4bd0:	fe041223          	sh	zero,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:110
        }break;
    4bd4:	a025                	j	4bfc <spi_init+0xc4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:113
        case 1:
        {
            SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;                      //串行同步时钟的空闲状态为低电平
    4bd6:	fe041123          	sh	zero,-30(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:114
            SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;                    //串行同步时钟的第二个跳变沿（上升或下降）数据被采样
    4bda:	4785                	li	a5,1
    4bdc:	fef41223          	sh	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:115
        }break;
    4be0:	a831                	j	4bfc <spi_init+0xc4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:118
        case 2:
        {
            SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;                     //串行同步时钟的空闲状态为高电平
    4be2:	4789                	li	a5,2
    4be4:	fef41123          	sh	a5,-30(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:119
            SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;                    //串行同步时钟的第一个跳变沿（上升或下降）数据被采样
    4be8:	fe041223          	sh	zero,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:120
        }break;
    4bec:	a801                	j	4bfc <spi_init+0xc4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:123
        case 3:
        {
            SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;                     //串行同步时钟的空闲状态为高电平
    4bee:	4789                	li	a5,2
    4bf0:	fef41123          	sh	a5,-30(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:124
            SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;                    //串行同步时钟的第二个跳变沿（上升或下降）数据被采样
    4bf4:	4785                	li	a5,1
    4bf6:	fef41223          	sh	a5,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:125
        }break;
    4bfa:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:128
    }

    SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;                               //主机模式，使用软件控制NSS引脚
    4bfc:	20000793          	li	a5,512
    4c00:	fef41323          	sh	a5,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:129
    SPI_InitStructure.SPI_BaudRatePrescaler = BaudRatePrescaler << 3;       //定义波特率预分频的值
    4c04:	fb442783          	lw	a5,-76(s0)
    4c08:	07c2                	slli	a5,a5,0x10
    4c0a:	83c1                	srli	a5,a5,0x10
    4c0c:	078e                	slli	a5,a5,0x3
    4c0e:	07c2                	slli	a5,a5,0x10
    4c10:	83c1                	srli	a5,a5,0x10
    4c12:	fef41423          	sh	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:130
    SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;                      //指定数据传输从MSB位还是LSB位开始:数据传输从MSB位开始
    4c16:	fe041523          	sh	zero,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:131
    SPI_InitStructure.SPI_CRCPolynomial = 7;                                //CRC值计算的多项式
    4c1a:	479d                	li	a5,7
    4c1c:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:132
    SPI_Init((SPI_TypeDef *)(SPIN[spi_n]), &SPI_InitStructure);             //根据SPI_InitStruct中指定的参数初始化外设SPIx寄存器
    4c20:	fcc42703          	lw	a4,-52(s0)
    4c24:	070a                	slli	a4,a4,0x2
    4c26:	80c18793          	addi	a5,gp,-2036 # 2000007c <SPIN>
    4c2a:	97ba                	add	a5,a5,a4
    4c2c:	439c                	lw	a5,0(a5)
    4c2e:	873e                	mv	a4,a5
    4c30:	fdc40793          	addi	a5,s0,-36
    4c34:	85be                	mv	a1,a5
    4c36:	853a                	mv	a0,a4
    4c38:	a2ffc0ef          	jal	ra,1666 <SPI_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:134

    if(SPI1_SCK_PB3 == sck_pin) GPIO_PinRemapConfig(GPIO_Remap_SPI1, ENABLE);
    4c3c:	fc842703          	lw	a4,-56(s0)
    4c40:	47c1                	li	a5,16
    4c42:	00f71663          	bne	a4,a5,4c4e <spi_init+0x116>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:134 (discriminator 1)
    4c46:	4585                	li	a1,1
    4c48:	4505                	li	a0,1
    4c4a:	c46fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:136

    SPI_Cmd(((SPI_TypeDef *)(SPIN[spi_n])), ENABLE);                         //使能SPI外设
    4c4e:	fcc42703          	lw	a4,-52(s0)
    4c52:	070a                	slli	a4,a4,0x2
    4c54:	80c18793          	addi	a5,gp,-2036 # 2000007c <SPIN>
    4c58:	97ba                	add	a5,a5,a4
    4c5a:	439c                	lw	a5,0(a5)
    4c5c:	4585                	li	a1,1
    4c5e:	853e                	mv	a0,a5
    4c60:	afffc0ef          	jal	ra,175e <SPI_Cmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:138

}
    4c64:	0001                	nop
    4c66:	40b6                	lw	ra,76(sp)
    4c68:	4426                	lw	s0,72(sp)
    4c6a:	6161                	addi	sp,sp,80
    4c6c:	8082                	ret

00004c6e <spi_mosi>:
spi_mosi():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:151
//  @return     void
//  @since      v2.0
//  Sample usage:               spi_mosi(SPI_1, buf, buf, 1);    //发送modata的内容，并接收到midata里，长度为1字节
//-------------------------------------------------------------------------------------------------------------------
void spi_mosi(SPIN_enum spi_n, uint8 *modata, uint8 *midata, uint32 len)
{
    4c6e:	1101                	addi	sp,sp,-32
    4c70:	ce22                	sw	s0,28(sp)
    4c72:	1000                	addi	s0,sp,32
    4c74:	fea42623          	sw	a0,-20(s0)
    4c78:	feb42423          	sw	a1,-24(s0)
    4c7c:	fec42223          	sw	a2,-28(s0)
    4c80:	fed42023          	sw	a3,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:152
    while(len--)
    4c84:	a859                	j	4d1a <spi_mosi+0xac>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:154
    {
        while((((SPI_TypeDef *)(SPIN[spi_n]))->STATR & SPI_I2S_FLAG_TXE) == RESET);
    4c86:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:154 (discriminator 1)
    4c88:	fec42703          	lw	a4,-20(s0)
    4c8c:	070a                	slli	a4,a4,0x2
    4c8e:	80c18793          	addi	a5,gp,-2036 # 2000007c <SPIN>
    4c92:	97ba                	add	a5,a5,a4
    4c94:	439c                	lw	a5,0(a5)
    4c96:	0087d783          	lhu	a5,8(a5)
    4c9a:	07c2                	slli	a5,a5,0x10
    4c9c:	83c1                	srli	a5,a5,0x10
    4c9e:	8b89                	andi	a5,a5,2
    4ca0:	d7e5                	beqz	a5,4c88 <spi_mosi+0x1a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:155
        ((SPI_TypeDef *)(SPIN[spi_n]))->DATAR = *(modata++);
    4ca2:	fe842783          	lw	a5,-24(s0)
    4ca6:	00178713          	addi	a4,a5,1
    4caa:	fee42423          	sw	a4,-24(s0)
    4cae:	0007c683          	lbu	a3,0(a5)
    4cb2:	fec42703          	lw	a4,-20(s0)
    4cb6:	070a                	slli	a4,a4,0x2
    4cb8:	80c18793          	addi	a5,gp,-2036 # 2000007c <SPIN>
    4cbc:	97ba                	add	a5,a5,a4
    4cbe:	439c                	lw	a5,0(a5)
    4cc0:	873e                	mv	a4,a5
    4cc2:	01069793          	slli	a5,a3,0x10
    4cc6:	83c1                	srli	a5,a5,0x10
    4cc8:	00f71623          	sh	a5,12(a4) # 1000c <_data_lma+0x6f6c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:156
        if(NULL != midata)
    4ccc:	fe442783          	lw	a5,-28(s0)
    4cd0:	c7a9                	beqz	a5,4d1a <spi_mosi+0xac>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:158
        {
            while((((SPI_TypeDef *)(SPIN[spi_n]))->STATR & SPI_I2S_FLAG_RXNE) == RESET);
    4cd2:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:158 (discriminator 1)
    4cd4:	fec42703          	lw	a4,-20(s0)
    4cd8:	070a                	slli	a4,a4,0x2
    4cda:	80c18793          	addi	a5,gp,-2036 # 2000007c <SPIN>
    4cde:	97ba                	add	a5,a5,a4
    4ce0:	439c                	lw	a5,0(a5)
    4ce2:	0087d783          	lhu	a5,8(a5)
    4ce6:	07c2                	slli	a5,a5,0x10
    4ce8:	83c1                	srli	a5,a5,0x10
    4cea:	8b85                	andi	a5,a5,1
    4cec:	d7e5                	beqz	a5,4cd4 <spi_mosi+0x66>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:159
            *(midata++) = ((SPI_TypeDef *)(SPIN[spi_n]))->DATAR;
    4cee:	fec42703          	lw	a4,-20(s0)
    4cf2:	070a                	slli	a4,a4,0x2
    4cf4:	80c18793          	addi	a5,gp,-2036 # 2000007c <SPIN>
    4cf8:	97ba                	add	a5,a5,a4
    4cfa:	439c                	lw	a5,0(a5)
    4cfc:	00c7d783          	lhu	a5,12(a5)
    4d00:	01079693          	slli	a3,a5,0x10
    4d04:	82c1                	srli	a3,a3,0x10
    4d06:	fe442783          	lw	a5,-28(s0)
    4d0a:	00178713          	addi	a4,a5,1
    4d0e:	fee42223          	sw	a4,-28(s0)
    4d12:	0ff6f713          	andi	a4,a3,255
    4d16:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:152
    while(len--)
    4d1a:	fe042783          	lw	a5,-32(s0)
    4d1e:	fff78713          	addi	a4,a5,-1
    4d22:	fee42023          	sw	a4,-32(s0)
    4d26:	f3a5                	bnez	a5,4c86 <spi_mosi+0x18>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_spi.c:162
        }
    }
}
    4d28:	0001                	nop
    4d2a:	4472                	lw	s0,28(sp)
    4d2c:	6105                	addi	sp,sp,32
    4d2e:	8082                	ret

00004d30 <systick_delay>:
systick_delay():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:29
//  @param      time                us
//  @return     void
//  Sample usage:                   内部使用，用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void systick_delay(uint64 time)
{
    4d30:	1101                	addi	sp,sp,-32
    4d32:	ce22                	sw	s0,28(sp)
    4d34:	1000                	addi	s0,sp,32
    4d36:	fea42423          	sw	a0,-24(s0)
    4d3a:	feb42623          	sw	a1,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:30
    SysTick->CTLR = 0;
    4d3e:	e000f737          	lui	a4,0xe000f
    4d42:	00072023          	sw	zero,0(a4) # e000f000 <_eusrstack+0xc000a000>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:31
    SysTick->CNTL0 = 0;
    4d46:	e000f737          	lui	a4,0xe000f
    4d4a:	00070223          	sb	zero,4(a4) # e000f004 <_eusrstack+0xc000a004>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:32
    SysTick->CNTL1 = 0;
    4d4e:	e000f737          	lui	a4,0xe000f
    4d52:	000702a3          	sb	zero,5(a4) # e000f005 <_eusrstack+0xc000a005>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:33
    SysTick->CNTL2 = 0;
    4d56:	e000f737          	lui	a4,0xe000f
    4d5a:	00070323          	sb	zero,6(a4) # e000f006 <_eusrstack+0xc000a006>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:34
    SysTick->CNTL3 = 0;
    4d5e:	e000f737          	lui	a4,0xe000f
    4d62:	000703a3          	sb	zero,7(a4) # e000f007 <_eusrstack+0xc000a007>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:35
    SysTick->CNTH0 = 0;
    4d66:	e000f737          	lui	a4,0xe000f
    4d6a:	00070423          	sb	zero,8(a4) # e000f008 <_eusrstack+0xc000a008>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:36
    SysTick->CNTH1 = 0;
    4d6e:	e000f737          	lui	a4,0xe000f
    4d72:	000704a3          	sb	zero,9(a4) # e000f009 <_eusrstack+0xc000a009>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:37
    SysTick->CNTH2 = 0;
    4d76:	e000f737          	lui	a4,0xe000f
    4d7a:	00070523          	sb	zero,10(a4) # e000f00a <_eusrstack+0xc000a00a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:38
    SysTick->CNTH3 = 0;
    4d7e:	e000f737          	lui	a4,0xe000f
    4d82:	000705a3          	sb	zero,11(a4) # e000f00b <_eusrstack+0xc000a00b>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:39
    SysTick->CTLR = 1;          //启动系统计数器 systick（HCLK/8 时基） us
    4d86:	e000f737          	lui	a4,0xe000f
    4d8a:	4685                	li	a3,1
    4d8c:	c314                	sw	a3,0(a4)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:41

    while((*(volatile uint32*)0xE000F004) <= time);
    4d8e:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:41 (discriminator 1)
    4d90:	e000f737          	lui	a4,0xe000f
    4d94:	0711                	addi	a4,a4,4
    4d96:	4318                	lw	a4,0(a4)
    4d98:	87ba                	mv	a5,a4
    4d9a:	4801                	li	a6,0
    4d9c:	fec42703          	lw	a4,-20(s0)
    4da0:	86c2                	mv	a3,a6
    4da2:	00d76d63          	bltu	a4,a3,4dbc <systick_delay+0x8c>
    4da6:	fec42703          	lw	a4,-20(s0)
    4daa:	86c2                	mv	a3,a6
    4dac:	fed712e3          	bne	a4,a3,4d90 <systick_delay+0x60>
    4db0:	fe842703          	lw	a4,-24(s0)
    4db4:	86be                	mv	a3,a5
    4db6:	00d76363          	bltu	a4,a3,4dbc <systick_delay+0x8c>
    4dba:	bfd9                	j	4d90 <systick_delay+0x60>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_systick.c:42
}
    4dbc:	0001                	nop
    4dbe:	4472                	lw	s0,28(sp)
    4dc0:	6105                	addi	sp,sp,32
    4dc2:	8082                	ret

00004dc4 <uart_gpio_init>:
uart_gpio_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:38
//  @param      rx_pin      串口接收引脚号
//  @return     void
//  Sample usage:           内部使用，用户无需关心
//-------------------------------------------------------------------------------------------------------------------
void uart_gpio_init(UARTPIN_enum tx_pin, UARTPIN_enum rx_pin)
{
    4dc4:	1101                	addi	sp,sp,-32
    4dc6:	ce06                	sw	ra,28(sp)
    4dc8:	cc22                	sw	s0,24(sp)
    4dca:	1000                	addi	s0,sp,32
    4dcc:	fea42623          	sw	a0,-20(s0)
    4dd0:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:39
    if(tx_pin == UART1_TX_A9 && rx_pin == UART1_RX_A10)
    4dd4:	fec42783          	lw	a5,-20(s0)
    4dd8:	e785                	bnez	a5,4e00 <uart_gpio_init+0x3c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:39 (discriminator 1)
    4dda:	fe842703          	lw	a4,-24(s0)
    4dde:	4785                	li	a5,1
    4de0:	02f71063          	bne	a4,a5,4e00 <uart_gpio_init+0x3c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:41
    {
        gpio_init(A9, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4de4:	31800693          	li	a3,792
    4de8:	4601                	li	a2,0
    4dea:	4585                	li	a1,1
    4dec:	4525                	li	a0,9
    4dee:	c93fe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:42
        gpio_init(A10, GPI, 0, IN_FLOAT);
    4df2:	4691                	li	a3,4
    4df4:	4601                	li	a2,0
    4df6:	4581                	li	a1,0
    4df8:	4529                	li	a0,10
    4dfa:	c87fe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:67
    else if(tx_pin == UART3_TX_C10)
    {
        gpio_init(C10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
        gpio_init(C11, GPI, 0, IN_FLOAT);
    }
}
    4dfe:	a065                	j	4ea6 <uart_gpio_init+0xe2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:44
    else if(tx_pin == UART1_TX_B6)
    4e00:	fec42703          	lw	a4,-20(s0)
    4e04:	4789                	li	a5,2
    4e06:	02f71263          	bne	a4,a5,4e2a <uart_gpio_init+0x66>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:46
        gpio_init(B6, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4e0a:	31800693          	li	a3,792
    4e0e:	4601                	li	a2,0
    4e10:	4585                	li	a1,1
    4e12:	02600513          	li	a0,38
    4e16:	c6bfe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:47
        gpio_init(B7, GPI, 0, IN_FLOAT);
    4e1a:	4691                	li	a3,4
    4e1c:	4601                	li	a2,0
    4e1e:	4581                	li	a1,0
    4e20:	02700513          	li	a0,39
    4e24:	c5dfe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    4e28:	a8bd                	j	4ea6 <uart_gpio_init+0xe2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:50
    else if(tx_pin == UART2_TX_A2)
    4e2a:	fec42703          	lw	a4,-20(s0)
    4e2e:	47c1                	li	a5,16
    4e30:	02f71063          	bne	a4,a5,4e50 <uart_gpio_init+0x8c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:52
        gpio_init(A2, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4e34:	31800693          	li	a3,792
    4e38:	4601                	li	a2,0
    4e3a:	4585                	li	a1,1
    4e3c:	4509                	li	a0,2
    4e3e:	c43fe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:53
        gpio_init(A3, GPI, 0, IN_FLOAT);
    4e42:	4691                	li	a3,4
    4e44:	4601                	li	a2,0
    4e46:	4581                	li	a1,0
    4e48:	450d                	li	a0,3
    4e4a:	c37fe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    4e4e:	a8a1                	j	4ea6 <uart_gpio_init+0xe2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:56
    else if(tx_pin == UART3_TX_B10)
    4e50:	fec42703          	lw	a4,-20(s0)
    4e54:	02000793          	li	a5,32
    4e58:	02f71263          	bne	a4,a5,4e7c <uart_gpio_init+0xb8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:58
        gpio_init(B10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4e5c:	31800693          	li	a3,792
    4e60:	4601                	li	a2,0
    4e62:	4585                	li	a1,1
    4e64:	02a00513          	li	a0,42
    4e68:	c19fe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:59
        gpio_init(B11, GPI, 0, IN_FLOAT);
    4e6c:	4691                	li	a3,4
    4e6e:	4601                	li	a2,0
    4e70:	4581                	li	a1,0
    4e72:	02b00513          	li	a0,43
    4e76:	c0bfe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    4e7a:	a035                	j	4ea6 <uart_gpio_init+0xe2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:62
    else if(tx_pin == UART3_TX_C10)
    4e7c:	fec42703          	lw	a4,-20(s0)
    4e80:	02200793          	li	a5,34
    4e84:	02f71163          	bne	a4,a5,4ea6 <uart_gpio_init+0xe2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:64
        gpio_init(C10, GPO, 0, SPEED_50MHZ|OUT_AF_PP);
    4e88:	31800693          	li	a3,792
    4e8c:	4601                	li	a2,0
    4e8e:	4585                	li	a1,1
    4e90:	04a00513          	li	a0,74
    4e94:	bedfe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:65
        gpio_init(C11, GPI, 0, IN_FLOAT);
    4e98:	4691                	li	a3,4
    4e9a:	4601                	li	a2,0
    4e9c:	4581                	li	a1,0
    4e9e:	04b00513          	li	a0,75
    4ea2:	bdffe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:67
}
    4ea6:	0001                	nop
    4ea8:	40f2                	lw	ra,28(sp)
    4eaa:	4462                	lw	s0,24(sp)
    4eac:	6105                	addi	sp,sp,32
    4eae:	8082                	ret

00004eb0 <uart_init>:
uart_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:79
//  @param      rx_pin      串口接收引脚号
//  @return     void
//  Sample usage:           uart_init(UART_1, 115200, UART1_TX_A9, UART1_RX_A10); //串口1初始化引脚号,TX为A9,RX为A10
//-------------------------------------------------------------------------------------------------------------------
void uart_init(UARTN_enum uartn, uint32 baud, UARTPIN_enum tx_pin, UARTPIN_enum rx_pin)
{
    4eb0:	7179                	addi	sp,sp,-48
    4eb2:	d606                	sw	ra,44(sp)
    4eb4:	d422                	sw	s0,40(sp)
    4eb6:	1800                	addi	s0,sp,48
    4eb8:	fca42e23          	sw	a0,-36(s0)
    4ebc:	fcb42c23          	sw	a1,-40(s0)
    4ec0:	fcc42a23          	sw	a2,-44(s0)
    4ec4:	fcd42823          	sw	a3,-48(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:83
    USART_InitTypeDef USART_InitStructure;


    RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
    4ec8:	4585                	li	a1,1
    4eca:	4505                	li	a0,1
    4ecc:	f0efc0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:86

    //引脚初始化
    uart_gpio_init(tx_pin, rx_pin);
    4ed0:	fd042583          	lw	a1,-48(s0)
    4ed4:	fd442503          	lw	a0,-44(s0)
    4ed8:	eedff0ef          	jal	ra,4dc4 <uart_gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:88

    if(UART1_TX_B6 == tx_pin && UART1_RX_B7 == rx_pin)                         //引脚重映射
    4edc:	fd442703          	lw	a4,-44(s0)
    4ee0:	4789                	li	a5,2
    4ee2:	00f71b63          	bne	a4,a5,4ef8 <uart_init+0x48>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:88 (discriminator 1)
    4ee6:	fd042703          	lw	a4,-48(s0)
    4eea:	478d                	li	a5,3
    4eec:	00f71663          	bne	a4,a5,4ef8 <uart_init+0x48>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:89
        GPIO_PinRemapConfig(GPIO_Remap_USART1, ENABLE);
    4ef0:	4585                	li	a1,1
    4ef2:	4511                	li	a0,4
    4ef4:	99cfc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:90
    if(UART3_TX_C10 == tx_pin && UART3_RX_C11 == rx_pin)
    4ef8:	fd442703          	lw	a4,-44(s0)
    4efc:	02200793          	li	a5,34
    4f00:	00f71f63          	bne	a4,a5,4f1e <uart_init+0x6e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:90 (discriminator 1)
    4f04:	fd042703          	lw	a4,-48(s0)
    4f08:	02300793          	li	a5,35
    4f0c:	00f71963          	bne	a4,a5,4f1e <uart_init+0x6e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:91
        GPIO_PinRemapConfig(GPIO_PartialRemap_USART3, ENABLE);
    4f10:	4585                	li	a1,1
    4f12:	001407b7          	lui	a5,0x140
    4f16:	01078513          	addi	a0,a5,16 # 140010 <_data_lma+0x136f70>
    4f1a:	976fc0ef          	jal	ra,1090 <GPIO_PinRemapConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:94

    //串口总线使能
    if(UART_1 == uartn) RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
    4f1e:	fdc42783          	lw	a5,-36(s0)
    4f22:	e791                	bnez	a5,4f2e <uart_init+0x7e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:94 (discriminator 1)
    4f24:	4585                	li	a1,1
    4f26:	6511                	lui	a0,0x4
    4f28:	eb2fc0ef          	jal	ra,15da <RCC_APB2PeriphClockCmd>
    4f2c:	a035                	j	4f58 <uart_init+0xa8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:95
    else if(UART_2 == uartn) RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
    4f2e:	fdc42703          	lw	a4,-36(s0)
    4f32:	4785                	li	a5,1
    4f34:	00f71863          	bne	a4,a5,4f44 <uart_init+0x94>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:95 (discriminator 1)
    4f38:	4585                	li	a1,1
    4f3a:	00020537          	lui	a0,0x20
    4f3e:	ee2fc0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
    4f42:	a819                	j	4f58 <uart_init+0xa8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:96
    else if(UART_3 == uartn) RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
    4f44:	fdc42703          	lw	a4,-36(s0)
    4f48:	4789                	li	a5,2
    4f4a:	00f71763          	bne	a4,a5,4f58 <uart_init+0xa8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:96 (discriminator 1)
    4f4e:	4585                	li	a1,1
    4f50:	00040537          	lui	a0,0x40
    4f54:	eccfc0ef          	jal	ra,1620 <RCC_APB1PeriphClockCmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:99

    //串口参数配置
    USART_InitStructure.USART_BaudRate = baud;
    4f58:	fd842783          	lw	a5,-40(s0)
    4f5c:	fef42023          	sw	a5,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:100
    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
    4f60:	fe041223          	sh	zero,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:101
    USART_InitStructure.USART_StopBits = USART_StopBits_1;
    4f64:	fe041323          	sh	zero,-26(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:102
    USART_InitStructure.USART_Parity = USART_Parity_No;
    4f68:	fe041423          	sh	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:103
    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
    4f6c:	fe041623          	sh	zero,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:104
    USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
    4f70:	47b1                	li	a5,12
    4f72:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:107

    //使能串口
    USART_Init((USART_TypeDef*)UARTN[uartn], &USART_InitStructure);
    4f76:	67a5                	lui	a5,0x9
    4f78:	fdc42703          	lw	a4,-36(s0)
    4f7c:	070a                	slli	a4,a4,0x2
    4f7e:	e3478793          	addi	a5,a5,-460 # 8e34 <UARTN>
    4f82:	97ba                	add	a5,a5,a4
    4f84:	439c                	lw	a5,0(a5)
    4f86:	873e                	mv	a4,a5
    4f88:	fe040793          	addi	a5,s0,-32
    4f8c:	85be                	mv	a1,a5
    4f8e:	853a                	mv	a0,a4
    4f90:	c3cfd0ef          	jal	ra,23cc <USART_Init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:108
    USART_Cmd((USART_TypeDef*)UARTN[uartn], ENABLE);
    4f94:	67a5                	lui	a5,0x9
    4f96:	fdc42703          	lw	a4,-36(s0)
    4f9a:	070a                	slli	a4,a4,0x2
    4f9c:	e3478793          	addi	a5,a5,-460 # 8e34 <UARTN>
    4fa0:	97ba                	add	a5,a5,a4
    4fa2:	439c                	lw	a5,0(a5)
    4fa4:	4585                	li	a1,1
    4fa6:	853e                	mv	a0,a5
    4fa8:	e58fd0ef          	jal	ra,2600 <USART_Cmd>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:111


}
    4fac:	0001                	nop
    4fae:	50b2                	lw	ra,44(sp)
    4fb0:	5422                	lw	s0,40(sp)
    4fb2:	6145                	addi	sp,sp,48
    4fb4:	8082                	ret

00004fb6 <uart_putchar>:
uart_putchar():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:122
//  @param      dat         串口数据
//  @return     void
//  Sample usage:           uart_putchar(UART_1, 0x43);        //串口1发送0x43。
//-------------------------------------------------------------------------------------------------------------------
void uart_putchar(UARTN_enum uartn, uint8 dat)
{
    4fb6:	1101                	addi	sp,sp,-32
    4fb8:	ce22                	sw	s0,28(sp)
    4fba:	1000                	addi	s0,sp,32
    4fbc:	fea42623          	sw	a0,-20(s0)
    4fc0:	87ae                	mv	a5,a1
    4fc2:	fef405a3          	sb	a5,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:123
    while((((USART_TypeDef*)UARTN[uartn])->STATR & USART_FLAG_TXE)==0);
    4fc6:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:123 (discriminator 1)
    4fc8:	67a5                	lui	a5,0x9
    4fca:	fec42703          	lw	a4,-20(s0)
    4fce:	070a                	slli	a4,a4,0x2
    4fd0:	e3478793          	addi	a5,a5,-460 # 8e34 <UARTN>
    4fd4:	97ba                	add	a5,a5,a4
    4fd6:	439c                	lw	a5,0(a5)
    4fd8:	0007d783          	lhu	a5,0(a5)
    4fdc:	07c2                	slli	a5,a5,0x10
    4fde:	83c1                	srli	a5,a5,0x10
    4fe0:	0807f793          	andi	a5,a5,128
    4fe4:	d3f5                	beqz	a5,4fc8 <uart_putchar+0x12>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:124
    ((USART_TypeDef*)UARTN[uartn])->DATAR = dat;
    4fe6:	67a5                	lui	a5,0x9
    4fe8:	fec42703          	lw	a4,-20(s0)
    4fec:	070a                	slli	a4,a4,0x2
    4fee:	e3478793          	addi	a5,a5,-460 # 8e34 <UARTN>
    4ff2:	97ba                	add	a5,a5,a4
    4ff4:	439c                	lw	a5,0(a5)
    4ff6:	873e                	mv	a4,a5
    4ff8:	feb44783          	lbu	a5,-21(s0)
    4ffc:	07c2                	slli	a5,a5,0x10
    4ffe:	83c1                	srli	a5,a5,0x10
    5000:	00f71223          	sh	a5,4(a4) # e000f004 <_eusrstack+0xc000a004>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:125
}
    5004:	0001                	nop
    5006:	4472                	lw	s0,28(sp)
    5008:	6105                	addi	sp,sp,32
    500a:	8082                	ret

0000500c <uart_putbuff>:
uart_putbuff():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:136
//  @param      len         数据长度
//  @return     void
//  Sample usage:           uart_putbuff(UART_1, buff, 10);     //串口1发送10个buff数组。
//-------------------------------------------------------------------------------------------------------------------
void uart_putbuff(UARTN_enum uartn, uint8 *buff, uint32 len)
{
    500c:	1101                	addi	sp,sp,-32
    500e:	ce06                	sw	ra,28(sp)
    5010:	cc22                	sw	s0,24(sp)
    5012:	1000                	addi	s0,sp,32
    5014:	fea42623          	sw	a0,-20(s0)
    5018:	feb42423          	sw	a1,-24(s0)
    501c:	fec42223          	sw	a2,-28(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:137
    while(len--)
    5020:	a831                	j	503c <uart_putbuff+0x30>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:138
        uart_putchar(uartn, *buff++);
    5022:	fe842783          	lw	a5,-24(s0)
    5026:	00178713          	addi	a4,a5,1
    502a:	fee42423          	sw	a4,-24(s0)
    502e:	0007c783          	lbu	a5,0(a5)
    5032:	85be                	mv	a1,a5
    5034:	fec42503          	lw	a0,-20(s0)
    5038:	f7fff0ef          	jal	ra,4fb6 <uart_putchar>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:137
    while(len--)
    503c:	fe442783          	lw	a5,-28(s0)
    5040:	fff78713          	addi	a4,a5,-1
    5044:	fee42223          	sw	a4,-28(s0)
    5048:	ffe9                	bnez	a5,5022 <uart_putbuff+0x16>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:139
}
    504a:	0001                	nop
    504c:	40f2                	lw	ra,28(sp)
    504e:	4462                	lw	s0,24(sp)
    5050:	6105                	addi	sp,sp,32
    5052:	8082                	ret

00005054 <uart_rx_irq>:
uart_rx_irq():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:165
//  @param      status      使能或者失能
//  @return     void
//  Sample usage:           uart_rx_irq(UART_1, ENABLE);        //打开串口1接收中断
//-------------------------------------------------------------------------------------------------------------------
void uart_rx_irq(UARTN_enum uartn,uint8 status)
{
    5054:	1101                	addi	sp,sp,-32
    5056:	ce06                	sw	ra,28(sp)
    5058:	cc22                	sw	s0,24(sp)
    505a:	1000                	addi	s0,sp,32
    505c:	fea42623          	sw	a0,-20(s0)
    5060:	87ae                	mv	a5,a1
    5062:	fef405a3          	sb	a5,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:166
    USART_ITConfig(((USART_TypeDef*)UARTN[uartn]), USART_IT_RXNE, ENABLE);
    5066:	67a5                	lui	a5,0x9
    5068:	fec42703          	lw	a4,-20(s0)
    506c:	070a                	slli	a4,a4,0x2
    506e:	e3478793          	addi	a5,a5,-460 # 8e34 <UARTN>
    5072:	97ba                	add	a5,a5,a4
    5074:	439c                	lw	a5,0(a5)
    5076:	4605                	li	a2,1
    5078:	52500593          	li	a1,1317
    507c:	853e                	mv	a0,a5
    507e:	de2fd0ef          	jal	ra,2660 <USART_ITConfig>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:167
    nvic_init(USART1_IRQn + uartn, 0, 0, status);
    5082:	fec42783          	lw	a5,-20(s0)
    5086:	03578793          	addi	a5,a5,53
    508a:	feb44703          	lbu	a4,-21(s0)
    508e:	86ba                	mv	a3,a4
    5090:	4601                	li	a2,0
    5092:	4581                	li	a1,0
    5094:	853e                	mv	a0,a5
    5096:	c8ffe0ef          	jal	ra,3d24 <nvic_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/seekfree_libraries/zf_uart.c:168
}
    509a:	0001                	nop
    509c:	40f2                	lw	ra,28(sp)
    509e:	4462                	lw	s0,24(sp)
    50a0:	6105                	addi	sp,sp,32
    50a2:	8082                	ret

000050a4 <board_init>:
board_init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:9




void board_init(void)
{
    50a4:	1141                	addi	sp,sp,-16
    50a6:	c606                	sw	ra,12(sp)
    50a8:	c422                	sw	s0,8(sp)
    50aa:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:11
    //获取系统主频
    sys_clk = 8000000 * (((RCC->CFGR0 >> 18)&0x0F) + 2);
    50ac:	400217b7          	lui	a5,0x40021
    50b0:	43dc                	lw	a5,4(a5)
    50b2:	83c9                	srli	a5,a5,0x12
    50b4:	00f7f713          	andi	a4,a5,15
    50b8:	007a17b7          	lui	a5,0x7a1
    50bc:	20078793          	addi	a5,a5,512 # 7a1200 <_data_lma+0x798160>
    50c0:	02f70733          	mul	a4,a4,a5
    50c4:	00f427b7          	lui	a5,0xf42
    50c8:	40078793          	addi	a5,a5,1024 # f42400 <_data_lma+0xf39360>
    50cc:	973e                	add	a4,a4,a5
    50ce:	84e1a223          	sw	a4,-1980(gp) # 200000b4 <sys_clk>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:13
    //初始化DEBUG串口
    uart_init(DEBUG_UART, DEBUG_UART_BAUD, DEBUG_UART_TX_PIN, DEBUG_UART_RX_PIN);
    50d2:	4685                	li	a3,1
    50d4:	4601                	li	a2,0
    50d6:	67f1                	lui	a5,0x1c
    50d8:	20078593          	addi	a1,a5,512 # 1c200 <_data_lma+0x13160>
    50dc:	4501                	li	a0,0
    50de:	dd3ff0ef          	jal	ra,4eb0 <uart_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:14
}
    50e2:	0001                	nop
    50e4:	40b2                	lw	ra,12(sp)
    50e6:	4422                	lw	s0,8(sp)
    50e8:	0141                	addi	sp,sp,16
    50ea:	8082                	ret

000050ec <_write>:
_write():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:25
//  @since      v1.0
//  Sample usage:              重定向printf到DEBUG串口上
//-------------------------------------------------------------------------------------------------------------------
#if (1 == PRINTF_ENABLE)
int _write(int fd, char *buf, int size)
{
    50ec:	7179                	addi	sp,sp,-48
    50ee:	d606                	sw	ra,44(sp)
    50f0:	d422                	sw	s0,40(sp)
    50f2:	1800                	addi	s0,sp,48
    50f4:	fca42e23          	sw	a0,-36(s0)
    50f8:	fcb42c23          	sw	a1,-40(s0)
    50fc:	fcc42a23          	sw	a2,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:27
    int i;
    for(i=0; i<size; i++)
    5100:	fe042623          	sw	zero,-20(s0)
    5104:	a099                	j	514a <_write+0x5e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:29
    {
        while (USART_GetFlagStatus((USART_TypeDef*)UARTN[DEBUG_UART], USART_FLAG_TC) == RESET);
    5106:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:29 (discriminator 1)
    5108:	67a5                	lui	a5,0x9
    510a:	e347a783          	lw	a5,-460(a5) # 8e34 <UARTN>
    510e:	04000593          	li	a1,64
    5112:	853e                	mv	a0,a5
    5114:	e64fd0ef          	jal	ra,2778 <USART_GetFlagStatus>
    5118:	87aa                	mv	a5,a0
    511a:	d7fd                	beqz	a5,5108 <_write+0x1c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:30 (discriminator 2)
        USART_SendData((USART_TypeDef*)UARTN[DEBUG_UART], *buf++);
    511c:	67a5                	lui	a5,0x9
    511e:	e347a783          	lw	a5,-460(a5) # 8e34 <UARTN>
    5122:	86be                	mv	a3,a5
    5124:	fd842783          	lw	a5,-40(s0)
    5128:	00178713          	addi	a4,a5,1
    512c:	fce42c23          	sw	a4,-40(s0)
    5130:	00078783          	lb	a5,0(a5)
    5134:	07c2                	slli	a5,a5,0x10
    5136:	83c1                	srli	a5,a5,0x10
    5138:	85be                	mv	a1,a5
    513a:	8536                	mv	a0,a3
    513c:	de8fd0ef          	jal	ra,2724 <USART_SendData>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:27 (discriminator 2)
    for(i=0; i<size; i++)
    5140:	fec42783          	lw	a5,-20(s0)
    5144:	0785                	addi	a5,a5,1
    5146:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:27 (discriminator 1)
    514a:	fec42703          	lw	a4,-20(s0)
    514e:	fd442783          	lw	a5,-44(s0)
    5152:	faf74ae3          	blt	a4,a5,5106 <_write+0x1a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:32
    }
    return size;
    5156:	fd442783          	lw	a5,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/board.c:33
}
    515a:	853e                	mv	a0,a5
    515c:	50b2                	lw	ra,44(sp)
    515e:	5422                	lw	s0,40(sp)
    5160:	6145                	addi	sp,sp,48
    5162:	8082                	ret

00005164 <SetSysClock>:
SetSysClock():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:11
* Description    : Sets System clock frequency to 72MHz and configure HCLK, PCLK2 and PCLK1 prescalers.
* Input          : None
* Return         : None
*******************************************************************************************/
static void SetSysClock(void)
{
    5164:	1101                	addi	sp,sp,-32
    5166:	ce22                	sw	s0,28(sp)
    5168:	1000                	addi	s0,sp,32
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:12
    __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
    516a:	fe042623          	sw	zero,-20(s0)
    516e:	fe042423          	sw	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:14

    RCC->CTLR |= ((uint32_t)RCC_HSEON);
    5172:	400217b7          	lui	a5,0x40021
    5176:	4394                	lw	a3,0(a5)
    5178:	400217b7          	lui	a5,0x40021
    517c:	6741                	lui	a4,0x10
    517e:	8f55                	or	a4,a4,a3
    5180:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:19 (discriminator 2)

    /* Wait till HSE is ready and if Time out is reached exit */
    do
    {
        HSEStatus = RCC->CTLR & RCC_HSERDY;
    5182:	400217b7          	lui	a5,0x40021
    5186:	4398                	lw	a4,0(a5)
    5188:	000207b7          	lui	a5,0x20
    518c:	8ff9                	and	a5,a5,a4
    518e:	fef42423          	sw	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:20 (discriminator 2)
        StartUpCounter++;
    5192:	fec42783          	lw	a5,-20(s0)
    5196:	0785                	addi	a5,a5,1
    5198:	fef42623          	sw	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:21 (discriminator 2)
    } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
    519c:	fe842783          	lw	a5,-24(s0)
    51a0:	e799                	bnez	a5,51ae <SetSysClock+0x4a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:21 (discriminator 1)
    51a2:	fec42703          	lw	a4,-20(s0)
    51a6:	50000793          	li	a5,1280
    51aa:	fcf71ce3          	bne	a4,a5,5182 <SetSysClock+0x1e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:23

    if ((RCC->CTLR & RCC_HSERDY) != RESET)
    51ae:	400217b7          	lui	a5,0x40021
    51b2:	4398                	lw	a4,0(a5)
    51b4:	000207b7          	lui	a5,0x20
    51b8:	8ff9                	and	a5,a5,a4
    51ba:	c789                	beqz	a5,51c4 <SetSysClock+0x60>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:25
    {
        HSEStatus = (uint32_t)0x01;
    51bc:	4785                	li	a5,1
    51be:	fef42423          	sw	a5,-24(s0)
    51c2:	a019                	j	51c8 <SetSysClock+0x64>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:29
    }
    else
    {
        HSEStatus = (uint32_t)0x00;
    51c4:	fe042423          	sw	zero,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:32
    }

    if (HSEStatus == (uint32_t)0x01)
    51c8:	fe842703          	lw	a4,-24(s0)
    51cc:	4785                	li	a5,1
    51ce:	0cf71763          	bne	a4,a5,529c <SetSysClock+0x138>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:35
    {
        /* Enable Prefetch Buffer */
        FLASH->ACTLR |= FLASH_ACTLR_PRFTBE;
    51d2:	400227b7          	lui	a5,0x40022
    51d6:	4398                	lw	a4,0(a5)
    51d8:	400227b7          	lui	a5,0x40022
    51dc:	01076713          	ori	a4,a4,16
    51e0:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:38

        /* Flash 2 wait state */
        FLASH->ACTLR &= (uint32_t)((uint32_t)~FLASH_ACTLR_LATENCY);
    51e2:	400227b7          	lui	a5,0x40022
    51e6:	4398                	lw	a4,0(a5)
    51e8:	400227b7          	lui	a5,0x40022
    51ec:	9b71                	andi	a4,a4,-4
    51ee:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:39
        FLASH->ACTLR |= (uint32_t)FLASH_ACTLR_LATENCY_2;
    51f0:	400227b7          	lui	a5,0x40022
    51f4:	4398                	lw	a4,0(a5)
    51f6:	400227b7          	lui	a5,0x40022
    51fa:	00276713          	ori	a4,a4,2
    51fe:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:42

        /* HCLK = SYSCLK */
        RCC->CFGR0 |= (uint32_t)RCC_HPRE_DIV1;
    5200:	40021737          	lui	a4,0x40021
    5204:	400217b7          	lui	a5,0x40021
    5208:	4358                	lw	a4,4(a4)
    520a:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:44
        /* PCLK2 = HCLK */
        RCC->CFGR0 |= (uint32_t)RCC_PPRE2_DIV1;
    520c:	40021737          	lui	a4,0x40021
    5210:	400217b7          	lui	a5,0x40021
    5214:	4358                	lw	a4,4(a4)
    5216:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:46
        /* PCLK1 = HCLK */
        RCC->CFGR0 |= (uint32_t)RCC_PPRE1_DIV1;
    5218:	40021737          	lui	a4,0x40021
    521c:	400217b7          	lui	a5,0x40021
    5220:	4358                	lw	a4,4(a4)
    5222:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:49


        RCC->CFGR0 &= (uint32_t)((uint32_t)~(RCC_PLLSRC | RCC_PLLXTPRE |
    5224:	400217b7          	lui	a5,0x40021
    5228:	43d4                	lw	a3,4(a5)
    522a:	400217b7          	lui	a5,0x40021
    522e:	ffc10737          	lui	a4,0xffc10
    5232:	177d                	addi	a4,a4,-1
    5234:	8f75                	and	a4,a4,a3
    5236:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:52
                                            RCC_PLLMULL));
        /*  PLL configuration: PLLCLK = HSE * ?  */
        RCC->CFGR0 |= (uint32_t)(RCC_PLLSRC_HSE | RCC_PLLMULL11);
    5238:	400217b7          	lui	a5,0x40021
    523c:	43d4                	lw	a3,4(a5)
    523e:	400217b7          	lui	a5,0x40021
    5242:	00250737          	lui	a4,0x250
    5246:	8f55                	or	a4,a4,a3
    5248:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:54
        /* Enable PLL */
        RCC->CTLR |= RCC_PLLON;
    524a:	400217b7          	lui	a5,0x40021
    524e:	4394                	lw	a3,0(a5)
    5250:	400217b7          	lui	a5,0x40021
    5254:	01000737          	lui	a4,0x1000
    5258:	8f55                	or	a4,a4,a3
    525a:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:56
        /* Wait till PLL is ready */
        while((RCC->CTLR & RCC_PLLRDY) == 0)
    525c:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:56 (discriminator 1)
    525e:	400217b7          	lui	a5,0x40021
    5262:	4398                	lw	a4,0(a5)
    5264:	020007b7          	lui	a5,0x2000
    5268:	8ff9                	and	a5,a5,a4
    526a:	dbf5                	beqz	a5,525e <SetSysClock+0xfa>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:60
        {
        }
        /* Select PLL as system clock source */
        RCC->CFGR0 &= (uint32_t)((uint32_t)~(RCC_SW));
    526c:	400217b7          	lui	a5,0x40021
    5270:	43d8                	lw	a4,4(a5)
    5272:	400217b7          	lui	a5,0x40021
    5276:	9b71                	andi	a4,a4,-4
    5278:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:61
        RCC->CFGR0 |= (uint32_t)RCC_SW_PLL;
    527a:	400217b7          	lui	a5,0x40021
    527e:	43d8                	lw	a4,4(a5)
    5280:	400217b7          	lui	a5,0x40021
    5284:	00276713          	ori	a4,a4,2
    5288:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:63
        /* Wait till PLL is used as system clock source */
        while ((RCC->CFGR0 & (uint32_t)RCC_SWS) != (uint32_t)0x08)
    528a:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:63 (discriminator 1)
    528c:	400217b7          	lui	a5,0x40021
    5290:	43dc                	lw	a5,4(a5)
    5292:	00c7f713          	andi	a4,a5,12
    5296:	47a1                	li	a5,8
    5298:	fef71ae3          	bne	a4,a5,528c <SetSysClock+0x128>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:74
        /*
         * If HSE fails to start-up, the application will have wrong clock
     * configuration. User can add here some code to deal with this error
         */
    }
}
    529c:	0001                	nop
    529e:	4472                	lw	s0,28(sp)
    52a0:	6105                	addi	sp,sp,32
    52a2:	8082                	ret

000052a4 <SystemInit>:
SystemInit():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:84
*                  the PLL and update the SystemCoreClock variable.
* Input          : None
* Return         : None
*******************************************************************************************/
void SystemInit (void)
{
    52a4:	1141                	addi	sp,sp,-16
    52a6:	c606                	sw	ra,12(sp)
    52a8:	c422                	sw	s0,8(sp)
    52aa:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:85
    RCC->CTLR |= (uint32_t)0x00000001;
    52ac:	400217b7          	lui	a5,0x40021
    52b0:	4398                	lw	a4,0(a5)
    52b2:	400217b7          	lui	a5,0x40021
    52b6:	00176713          	ori	a4,a4,1
    52ba:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:86
    RCC->CFGR0 &= (uint32_t)0xF8FF0000;
    52bc:	400217b7          	lui	a5,0x40021
    52c0:	43d4                	lw	a3,4(a5)
    52c2:	400217b7          	lui	a5,0x40021
    52c6:	f8ff0737          	lui	a4,0xf8ff0
    52ca:	8f75                	and	a4,a4,a3
    52cc:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:87
    RCC->CTLR &= (uint32_t)0xFEF6FFFF;
    52ce:	400217b7          	lui	a5,0x40021
    52d2:	4394                	lw	a3,0(a5)
    52d4:	400217b7          	lui	a5,0x40021
    52d8:	fef70737          	lui	a4,0xfef70
    52dc:	177d                	addi	a4,a4,-1
    52de:	8f75                	and	a4,a4,a3
    52e0:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:88
    RCC->CTLR &= (uint32_t)0xFFFBFFFF;
    52e2:	400217b7          	lui	a5,0x40021
    52e6:	4394                	lw	a3,0(a5)
    52e8:	400217b7          	lui	a5,0x40021
    52ec:	fffc0737          	lui	a4,0xfffc0
    52f0:	177d                	addi	a4,a4,-1
    52f2:	8f75                	and	a4,a4,a3
    52f4:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:89
    RCC->CFGR0 &= (uint32_t)0xFF80FFFF;
    52f6:	400217b7          	lui	a5,0x40021
    52fa:	43d4                	lw	a3,4(a5)
    52fc:	400217b7          	lui	a5,0x40021
    5300:	ff810737          	lui	a4,0xff810
    5304:	177d                	addi	a4,a4,-1
    5306:	8f75                	and	a4,a4,a3
    5308:	c3d8                	sw	a4,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:90
    RCC->INTR = 0x009F0000;
    530a:	400217b7          	lui	a5,0x40021
    530e:	009f0737          	lui	a4,0x9f0
    5312:	c798                	sw	a4,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:91
    SetSysClock();
    5314:	e51ff0ef          	jal	ra,5164 <SetSysClock>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../Libraries/board/clock_config.c:92
}
    5318:	0001                	nop
    531a:	40b2                	lw	ra,12(sp)
    531c:	4422                	lw	s0,8(sp)
    531e:	0141                	addi	sp,sp,16
    5320:	8082                	ret

00005322 <Duty_Init>:
Duty_Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:14
#define PWM_FREQ 17000
#define MAX_DUTY 10000


void Duty_Init()
{
    5322:	1141                	addi	sp,sp,-16
    5324:	c606                	sw	ra,12(sp)
    5326:	c422                	sw	s0,8(sp)
    5328:	0800                	addi	s0,sp,16
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:15
    pwm_init(PWM4_CH1_B6,PWM_FREQ,0);//电机PWM引脚初始化
    532a:	4601                	li	a2,0
    532c:	6791                	lui	a5,0x4
    532e:	26878593          	addi	a1,a5,616 # 4268 <pwm_init+0x9a>
    5332:	30000513          	li	a0,768
    5336:	e99fe0ef          	jal	ra,41ce <pwm_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:16
    pwm_init(PWM4_CH2_B7,PWM_FREQ,0);
    533a:	4601                	li	a2,0
    533c:	6791                	lui	a5,0x4
    533e:	26878593          	addi	a1,a5,616 # 4268 <pwm_init+0x9a>
    5342:	30100513          	li	a0,769
    5346:	e89fe0ef          	jal	ra,41ce <pwm_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:17
    pwm_init(PWM4_CH3_B8,PWM_FREQ,0);
    534a:	4601                	li	a2,0
    534c:	6791                	lui	a5,0x4
    534e:	26878593          	addi	a1,a5,616 # 4268 <pwm_init+0x9a>
    5352:	30200513          	li	a0,770
    5356:	e79fe0ef          	jal	ra,41ce <pwm_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:18
    pwm_init(PWM4_CH4_B9,PWM_FREQ,0);
    535a:	4601                	li	a2,0
    535c:	6791                	lui	a5,0x4
    535e:	26878593          	addi	a1,a5,616 # 4268 <pwm_init+0x9a>
    5362:	30300513          	li	a0,771
    5366:	e69fe0ef          	jal	ra,41ce <pwm_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:20

    gpio_init(C10,GPO,0,GPIO_PIN_CONFIG);//电机方向引脚初始化
    536a:	31000693          	li	a3,784
    536e:	4601                	li	a2,0
    5370:	4585                	li	a1,1
    5372:	04a00513          	li	a0,74
    5376:	f0afe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:21
    gpio_init(C11,GPO,0,GPIO_PIN_CONFIG);
    537a:	31000693          	li	a3,784
    537e:	4601                	li	a2,0
    5380:	4585                	li	a1,1
    5382:	04b00513          	li	a0,75
    5386:	efafe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:22
    gpio_init(B12,GPO,1,GPIO_PIN_CONFIG);
    538a:	31000693          	li	a3,784
    538e:	4605                	li	a2,1
    5390:	4585                	li	a1,1
    5392:	02c00513          	li	a0,44
    5396:	eeafe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:23
    gpio_init(A8,GPO,1,GPIO_PIN_CONFIG);
    539a:	31000693          	li	a3,784
    539e:	4605                	li	a2,1
    53a0:	4585                	li	a1,1
    53a2:	4521                	li	a0,8
    53a4:	edcfe0ef          	jal	ra,3a80 <gpio_init>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:24
    return;
    53a8:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:25
}
    53aa:	40b2                	lw	ra,12(sp)
    53ac:	4422                	lw	s0,8(sp)
    53ae:	0141                	addi	sp,sp,16
    53b0:	8082                	ret

000053b2 <Duty_Single>:
Duty_Single():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:36
    pwm_stop(PWM4_CH3_B8);
    pwm_stop(PWM4_CH4_B9);
}

void Duty_Single(Wheel_Type wh,int32 duty)//设定某个轮子的占空比
{
    53b2:	7179                	addi	sp,sp,-48
    53b4:	d606                	sw	ra,44(sp)
    53b6:	d422                	sw	s0,40(sp)
    53b8:	1800                	addi	s0,sp,48
    53ba:	fca42e23          	sw	a0,-36(s0)
    53be:	fcb42c23          	sw	a1,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:37
    if(duty>10000)
    53c2:	fd842703          	lw	a4,-40(s0)
    53c6:	6789                	lui	a5,0x2
    53c8:	71078793          	addi	a5,a5,1808 # 2710 <USART_ITConfig+0xb0>
    53cc:	00e7d763          	bge	a5,a4,53da <Duty_Single+0x28>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:38
        duty=10000;
    53d0:	6789                	lui	a5,0x2
    53d2:	71078793          	addi	a5,a5,1808 # 2710 <USART_ITConfig+0xb0>
    53d6:	fcf42c23          	sw	a5,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:39
    if(duty<-10000)
    53da:	fd842703          	lw	a4,-40(s0)
    53de:	77f9                	lui	a5,0xffffe
    53e0:	8f078793          	addi	a5,a5,-1808 # ffffd8f0 <_eusrstack+0xdfff88f0>
    53e4:	00f75763          	bge	a4,a5,53f2 <Duty_Single+0x40>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:40
        duty=-10000;
    53e8:	77f9                	lui	a5,0xffffe
    53ea:	8f078793          	addi	a5,a5,-1808 # ffffd8f0 <_eusrstack+0xdfff88f0>
    53ee:	fcf42c23          	sw	a5,-40(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:42
    uint32 tmp;
    if(duty<0)
    53f2:	fd842783          	lw	a5,-40(s0)
    53f6:	0007d963          	bgez	a5,5408 <Duty_Single+0x56>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:43
        tmp=(uint32)-duty;
    53fa:	fd842783          	lw	a5,-40(s0)
    53fe:	40f007b3          	neg	a5,a5
    5402:	fef42623          	sw	a5,-20(s0)
    5406:	a029                	j	5410 <Duty_Single+0x5e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:45
    else
        tmp=(uint32)duty;
    5408:	fd842783          	lw	a5,-40(s0)
    540c:	fef42623          	sw	a5,-20(s0)
    5410:	fdc42703          	lw	a4,-36(s0)
    5414:	4789                	li	a5,2
    5416:	04f70e63          	beq	a4,a5,5472 <Duty_Single+0xc0>
    541a:	fdc42703          	lw	a4,-36(s0)
    541e:	4789                	li	a5,2
    5420:	00e7e863          	bltu	a5,a4,5430 <Duty_Single+0x7e>
    5424:	fdc42703          	lw	a4,-36(s0)
    5428:	4785                	li	a5,1
    542a:	00f70e63          	beq	a4,a5,5446 <Duty_Single+0x94>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:77
        else
            gpio_set(A8,0);
        pwm_duty(PWM4_CH4_B9,tmp);
        break;
    }
    return;
    542e:	a0d9                	j	54f4 <Duty_Single+0x142>
    5430:	fdc42703          	lw	a4,-36(s0)
    5434:	478d                	li	a5,3
    5436:	06f70463          	beq	a4,a5,549e <Duty_Single+0xec>
    543a:	fdc42703          	lw	a4,-36(s0)
    543e:	4791                	li	a5,4
    5440:	08f70563          	beq	a4,a5,54ca <Duty_Single+0x118>
    5444:	a845                	j	54f4 <Duty_Single+0x142>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:49
        if(duty>0)
    5446:	fd842783          	lw	a5,-40(s0)
    544a:	00f05863          	blez	a5,545a <Duty_Single+0xa8>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:50
            gpio_set(C10,0);
    544e:	4581                	li	a1,0
    5450:	04a00513          	li	a0,74
    5454:	fd0fe0ef          	jal	ra,3c24 <gpio_set>
    5458:	a031                	j	5464 <Duty_Single+0xb2>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:52
            gpio_set(C10,1);
    545a:	4585                	li	a1,1
    545c:	04a00513          	li	a0,74
    5460:	fc4fe0ef          	jal	ra,3c24 <gpio_set>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:53
        pwm_duty(PWM4_CH1_B6,tmp);
    5464:	fec42583          	lw	a1,-20(s0)
    5468:	30000513          	li	a0,768
    546c:	926ff0ef          	jal	ra,4592 <pwm_duty>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:54
        break;
    5470:	a049                	j	54f2 <Duty_Single+0x140>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:56
        if(duty>0)
    5472:	fd842783          	lw	a5,-40(s0)
    5476:	00f05863          	blez	a5,5486 <Duty_Single+0xd4>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:57
            gpio_set(C11,0);
    547a:	4581                	li	a1,0
    547c:	04b00513          	li	a0,75
    5480:	fa4fe0ef          	jal	ra,3c24 <gpio_set>
    5484:	a031                	j	5490 <Duty_Single+0xde>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:59
            gpio_set(C11,1);
    5486:	4585                	li	a1,1
    5488:	04b00513          	li	a0,75
    548c:	f98fe0ef          	jal	ra,3c24 <gpio_set>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:60
        pwm_duty(PWM4_CH2_B7,tmp);
    5490:	fec42583          	lw	a1,-20(s0)
    5494:	30100513          	li	a0,769
    5498:	8faff0ef          	jal	ra,4592 <pwm_duty>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:61
        break;
    549c:	a899                	j	54f2 <Duty_Single+0x140>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:63
        if(duty>0)
    549e:	fd842783          	lw	a5,-40(s0)
    54a2:	00f05863          	blez	a5,54b2 <Duty_Single+0x100>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:64
            gpio_set(B12,1);
    54a6:	4585                	li	a1,1
    54a8:	02c00513          	li	a0,44
    54ac:	f78fe0ef          	jal	ra,3c24 <gpio_set>
    54b0:	a031                	j	54bc <Duty_Single+0x10a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:66
            gpio_set(B12,0);
    54b2:	4581                	li	a1,0
    54b4:	02c00513          	li	a0,44
    54b8:	f6cfe0ef          	jal	ra,3c24 <gpio_set>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:67
        pwm_duty(PWM4_CH3_B8,tmp);
    54bc:	fec42583          	lw	a1,-20(s0)
    54c0:	30200513          	li	a0,770
    54c4:	8ceff0ef          	jal	ra,4592 <pwm_duty>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:68
        break;
    54c8:	a02d                	j	54f2 <Duty_Single+0x140>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:70
        if(duty>0)
    54ca:	fd842783          	lw	a5,-40(s0)
    54ce:	00f05763          	blez	a5,54dc <Duty_Single+0x12a>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:71
            gpio_set(A8,1);
    54d2:	4585                	li	a1,1
    54d4:	4521                	li	a0,8
    54d6:	f4efe0ef          	jal	ra,3c24 <gpio_set>
    54da:	a029                	j	54e4 <Duty_Single+0x132>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:73
            gpio_set(A8,0);
    54dc:	4581                	li	a1,0
    54de:	4521                	li	a0,8
    54e0:	f44fe0ef          	jal	ra,3c24 <gpio_set>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:74
        pwm_duty(PWM4_CH4_B9,tmp);
    54e4:	fec42583          	lw	a1,-20(s0)
    54e8:	30300513          	li	a0,771
    54ec:	8a6ff0ef          	jal	ra,4592 <pwm_duty>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:75
        break;
    54f0:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:77
    return;
    54f2:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:78
}
    54f4:	50b2                	lw	ra,44(sp)
    54f6:	5422                	lw	s0,40(sp)
    54f8:	6145                	addi	sp,sp,48
    54fa:	8082                	ret

000054fc <Duty_All>:
Duty_All():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:81

void Duty_All(int32 duty_fl,int32 duty_fr,int32 duty_rl,int32 duty_rr)//设定所有轮子的占空比
{
    54fc:	1101                	addi	sp,sp,-32
    54fe:	ce06                	sw	ra,28(sp)
    5500:	cc22                	sw	s0,24(sp)
    5502:	1000                	addi	s0,sp,32
    5504:	fea42623          	sw	a0,-20(s0)
    5508:	feb42423          	sw	a1,-24(s0)
    550c:	fec42223          	sw	a2,-28(s0)
    5510:	fed42023          	sw	a3,-32(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:82
    Duty_Single(FL,duty_fl);
    5514:	fec42583          	lw	a1,-20(s0)
    5518:	4505                	li	a0,1
    551a:	e99ff0ef          	jal	ra,53b2 <Duty_Single>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:83
    Duty_Single(FR,duty_fr);
    551e:	fe842583          	lw	a1,-24(s0)
    5522:	4509                	li	a0,2
    5524:	e8fff0ef          	jal	ra,53b2 <Duty_Single>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:84
    Duty_Single(RL,duty_rl);
    5528:	fe442583          	lw	a1,-28(s0)
    552c:	450d                	li	a0,3
    552e:	e85ff0ef          	jal	ra,53b2 <Duty_Single>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:85
    Duty_Single(RR,duty_rr);
    5532:	fe042583          	lw	a1,-32(s0)
    5536:	4511                	li	a0,4
    5538:	e7bff0ef          	jal	ra,53b2 <Duty_Single>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:86
    return;
    553c:	0001                	nop
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/Motor.c:87
}
    553e:	40f2                	lw	ra,28(sp)
    5540:	4462                	lw	s0,24(sp)
    5542:	6105                	addi	sp,sp,32
    5544:	8082                	ret

00005546 <PID_Init>:
PID_Init():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:16
//extern Pid_Param Pid_fl,Pid_fr,Pid_rl,Pid_rr;
//extern int16 master_encoder_left,master_encoder_right;
//extern int16 slave_encoder_left,slave_encoder_right;

void PID_Init(Pid_Param *tmp)//PID初始化
{
    5546:	1101                	addi	sp,sp,-32
    5548:	ce22                	sw	s0,28(sp)
    554a:	1000                	addi	s0,sp,32
    554c:	fea42623          	sw	a0,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:17
    tmp->kp=17;// P:115 I: 2 D: 15
    5550:	fec42783          	lw	a5,-20(s0)
    5554:	6721                	lui	a4,0x8
    5556:	6b872703          	lw	a4,1720(a4) # 86b8 <_exit+0x88>
    555a:	c398                	sw	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:18
    tmp->ki=0;// 5ms:125,2,80
    555c:	fec42783          	lw	a5,-20(s0)
    5560:	00000693          	li	a3,0
    5564:	c3d4                	sw	a3,4(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:19
    tmp->kd=0;//10ms: 13,5,20
    5566:	fec42783          	lw	a5,-20(s0)
    556a:	c794                	sw	a3,8(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:20
    tmp->imax=6000;//
    556c:	fec42783          	lw	a5,-20(s0)
    5570:	6721                	lui	a4,0x8
    5572:	6bc72703          	lw	a4,1724(a4) # 86bc <_exit+0x8c>
    5576:	c7d8                	sw	a4,12(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:22

    tmp->out=0;
    5578:	fec42783          	lw	a5,-20(s0)
    557c:	8736                	mv	a4,a3
    557e:	cfd8                	sw	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:23
    tmp->out_p=0;
    5580:	fec42783          	lw	a5,-20(s0)
    5584:	cb98                	sw	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:24
    tmp->out_i=0;
    5586:	fec42783          	lw	a5,-20(s0)
    558a:	cbd8                	sw	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:25
    tmp->out_d=0;
    558c:	fec42783          	lw	a5,-20(s0)
    5590:	cf98                	sw	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:27

    tmp->integrator=0;
    5592:	fec42783          	lw	a5,-20(s0)
    5596:	d398                	sw	a4,32(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:28
    tmp->last_last_error=0;
    5598:	fec42783          	lw	a5,-20(s0)
    559c:	d798                	sw	a4,40(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:29
    tmp->last_error=0;
    559e:	fec42783          	lw	a5,-20(s0)
    55a2:	d3d8                	sw	a4,36(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:30
    tmp->last_t=0;
    55a4:	fec42783          	lw	a5,-20(s0)
    55a8:	0207a623          	sw	zero,44(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:31
}
    55ac:	0001                	nop
    55ae:	4472                	lw	s0,28(sp)
    55b0:	6105                	addi	sp,sp,32
    55b2:	8082                	ret

000055b4 <PID_incCtrl>:
PID_incCtrl():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:34

void PID_incCtrl(Pid_Param *tmp, float error)
{
    55b4:	1101                	addi	sp,sp,-32
    55b6:	ce06                	sw	ra,28(sp)
    55b8:	cc22                	sw	s0,24(sp)
    55ba:	ca26                	sw	s1,20(sp)
    55bc:	1000                	addi	s0,sp,32
    55be:	fea42623          	sw	a0,-20(s0)
    55c2:	feb42423          	sw	a1,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:35
    tmp->out_p = tmp->kp * (error-tmp->last_error);
    55c6:	fec42783          	lw	a5,-20(s0)
    55ca:	4384                	lw	s1,0(a5)
    55cc:	fec42783          	lw	a5,-20(s0)
    55d0:	53dc                	lw	a5,36(a5)
    55d2:	85be                	mv	a1,a5
    55d4:	fe842503          	lw	a0,-24(s0)
    55d8:	790010ef          	jal	ra,6d68 <__subsf3>
    55dc:	87aa                	mv	a5,a0
    55de:	85be                	mv	a1,a5
    55e0:	8526                	mv	a0,s1
    55e2:	4f6010ef          	jal	ra,6ad8 <__mulsf3>
    55e6:	87aa                	mv	a5,a0
    55e8:	873e                	mv	a4,a5
    55ea:	fec42783          	lw	a5,-20(s0)
    55ee:	cb98                	sw	a4,16(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:36
    tmp->out_i=tmp->ki * error;
    55f0:	fec42783          	lw	a5,-20(s0)
    55f4:	43dc                	lw	a5,4(a5)
    55f6:	fe842583          	lw	a1,-24(s0)
    55fa:	853e                	mv	a0,a5
    55fc:	4dc010ef          	jal	ra,6ad8 <__mulsf3>
    5600:	87aa                	mv	a5,a0
    5602:	873e                	mv	a4,a5
    5604:	fec42783          	lw	a5,-20(s0)
    5608:	cbd8                	sw	a4,20(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:37
    tmp->out_d = tmp->kd * (error - 2*tmp->last_error + tmp->last_last_error);
    560a:	fec42783          	lw	a5,-20(s0)
    560e:	4784                	lw	s1,8(a5)
    5610:	fec42783          	lw	a5,-20(s0)
    5614:	53dc                	lw	a5,36(a5)
    5616:	85be                	mv	a1,a5
    5618:	853e                	mv	a0,a5
    561a:	042010ef          	jal	ra,665c <__addsf3>
    561e:	87aa                	mv	a5,a0
    5620:	85be                	mv	a1,a5
    5622:	fe842503          	lw	a0,-24(s0)
    5626:	742010ef          	jal	ra,6d68 <__subsf3>
    562a:	87aa                	mv	a5,a0
    562c:	873e                	mv	a4,a5
    562e:	fec42783          	lw	a5,-20(s0)
    5632:	579c                	lw	a5,40(a5)
    5634:	85be                	mv	a1,a5
    5636:	853a                	mv	a0,a4
    5638:	024010ef          	jal	ra,665c <__addsf3>
    563c:	87aa                	mv	a5,a0
    563e:	85be                	mv	a1,a5
    5640:	8526                	mv	a0,s1
    5642:	496010ef          	jal	ra,6ad8 <__mulsf3>
    5646:	87aa                	mv	a5,a0
    5648:	873e                	mv	a4,a5
    564a:	fec42783          	lw	a5,-20(s0)
    564e:	cf98                	sw	a4,24(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:39

    tmp->last_last_error = tmp->last_error;
    5650:	fec42783          	lw	a5,-20(s0)
    5654:	53d8                	lw	a4,36(a5)
    5656:	fec42783          	lw	a5,-20(s0)
    565a:	d798                	sw	a4,40(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:40
    tmp->last_error = error;
    565c:	fec42783          	lw	a5,-20(s0)
    5660:	fe842703          	lw	a4,-24(s0)
    5664:	d3d8                	sw	a4,36(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:42

    tmp->out = tmp->out+tmp->out_p + tmp->out_i + tmp->out_d;
    5666:	fec42783          	lw	a5,-20(s0)
    566a:	4fd8                	lw	a4,28(a5)
    566c:	fec42783          	lw	a5,-20(s0)
    5670:	4b9c                	lw	a5,16(a5)
    5672:	85be                	mv	a1,a5
    5674:	853a                	mv	a0,a4
    5676:	7e7000ef          	jal	ra,665c <__addsf3>
    567a:	87aa                	mv	a5,a0
    567c:	873e                	mv	a4,a5
    567e:	fec42783          	lw	a5,-20(s0)
    5682:	4bdc                	lw	a5,20(a5)
    5684:	85be                	mv	a1,a5
    5686:	853a                	mv	a0,a4
    5688:	7d5000ef          	jal	ra,665c <__addsf3>
    568c:	87aa                	mv	a5,a0
    568e:	873e                	mv	a4,a5
    5690:	fec42783          	lw	a5,-20(s0)
    5694:	4f9c                	lw	a5,24(a5)
    5696:	85be                	mv	a1,a5
    5698:	853a                	mv	a0,a4
    569a:	7c3000ef          	jal	ra,665c <__addsf3>
    569e:	87aa                	mv	a5,a0
    56a0:	873e                	mv	a4,a5
    56a2:	fec42783          	lw	a5,-20(s0)
    56a6:	cfd8                	sw	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:44

    if(tmp->out > 6000)
    56a8:	fec42783          	lw	a5,-20(s0)
    56ac:	4fd8                	lw	a4,28(a5)
    56ae:	67a1                	lui	a5,0x8
    56b0:	6bc7a583          	lw	a1,1724(a5) # 86bc <_exit+0x8c>
    56b4:	853a                	mv	a0,a4
    56b6:	310010ef          	jal	ra,69c6 <__gesf2>
    56ba:	87aa                	mv	a5,a0
    56bc:	00f05863          	blez	a5,56cc <PID_incCtrl+0x118>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:45
        tmp->out = 6000;
    56c0:	fec42783          	lw	a5,-20(s0)
    56c4:	6721                	lui	a4,0x8
    56c6:	6bc72703          	lw	a4,1724(a4) # 86bc <_exit+0x8c>
    56ca:	cfd8                	sw	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:46
    if(tmp->out < -6000)
    56cc:	fec42783          	lw	a5,-20(s0)
    56d0:	4fd8                	lw	a4,28(a5)
    56d2:	67a1                	lui	a5,0x8
    56d4:	6c07a583          	lw	a1,1728(a5) # 86c0 <_exit+0x90>
    56d8:	853a                	mv	a0,a4
    56da:	372010ef          	jal	ra,6a4c <__lesf2>
    56de:	87aa                	mv	a5,a0
    56e0:	0007c363          	bltz	a5,56e6 <PID_incCtrl+0x132>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:48
        tmp->out = -6000;
}
    56e4:	a039                	j	56f2 <PID_incCtrl+0x13e>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:47
        tmp->out = -6000;
    56e6:	fec42783          	lw	a5,-20(s0)
    56ea:	6721                	lui	a4,0x8
    56ec:	6c072703          	lw	a4,1728(a4) # 86c0 <_exit+0x90>
    56f0:	cfd8                	sw	a4,28(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/PID.c:48
}
    56f2:	0001                	nop
    56f4:	40f2                	lw	ra,28(sp)
    56f6:	4462                	lw	s0,24(sp)
    56f8:	44d2                	lw	s1,20(sp)
    56fa:	6105                	addi	sp,sp,32
    56fc:	8082                	ret

000056fe <CRC16>:
CRC16():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:5
#include "shangweiji.h"
#include "headfile.h"

void CRC16(uint8 *Array,uint8 *Rcvbuf,unsigned int Len )  //产生校验码
{
    56fe:	7179                	addi	sp,sp,-48
    5700:	d622                	sw	s0,44(sp)
    5702:	1800                	addi	s0,sp,48
    5704:	fca42e23          	sw	a0,-36(s0)
    5708:	fcb42c23          	sw	a1,-40(s0)
    570c:	fcc42a23          	sw	a2,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:7
	uint16 IX,IY,CRCa;
	CRCa=0xFFFF;
    5710:	57fd                	li	a5,-1
    5712:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:9
	
	if(Len<=0)
    5716:	fd442783          	lw	a5,-44(s0)
    571a:	e781                	bnez	a5,5722 <CRC16+0x24>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:10
		CRCa=0;
    571c:	fe041523          	sh	zero,-22(s0)
    5720:	a069                	j	57aa <CRC16+0xac>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:13
	else
	{
		Len--;
    5722:	fd442783          	lw	a5,-44(s0)
    5726:	17fd                	addi	a5,a5,-1
    5728:	fcf42a23          	sw	a5,-44(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:14
		for(IX=0;IX<=Len;IX++)
    572c:	fe041723          	sh	zero,-18(s0)
    5730:	a0bd                	j	579e <CRC16+0xa0>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:16
		{
 			CRCa=CRCa^Array[IX];
    5732:	fee45783          	lhu	a5,-18(s0)
    5736:	fdc42703          	lw	a4,-36(s0)
    573a:	97ba                	add	a5,a5,a4
    573c:	0007c783          	lbu	a5,0(a5)
    5740:	01079713          	slli	a4,a5,0x10
    5744:	8341                	srli	a4,a4,0x10
    5746:	fea45783          	lhu	a5,-22(s0)
    574a:	8fb9                	xor	a5,a5,a4
    574c:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:17
			for(IY=0;IY<=7;IY++)
    5750:	fe041623          	sh	zero,-20(s0)
    5754:	a81d                	j	578a <CRC16+0x8c>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:19
			{
			if((CRCa&1)!=0) CRCa=(CRCa>>1)^0xA001;
    5756:	fea45783          	lhu	a5,-22(s0)
    575a:	8b85                	andi	a5,a5,1
    575c:	cf89                	beqz	a5,5776 <CRC16+0x78>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:19 (discriminator 1)
    575e:	fea45783          	lhu	a5,-22(s0)
    5762:	8385                	srli	a5,a5,0x1
    5764:	01079713          	slli	a4,a5,0x10
    5768:	8341                	srli	a4,a4,0x10
    576a:	77e9                	lui	a5,0xffffa
    576c:	0785                	addi	a5,a5,1
    576e:	8fb9                	xor	a5,a5,a4
    5770:	fef41523          	sh	a5,-22(s0)
    5774:	a031                	j	5780 <CRC16+0x82>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:20
			else CRCa=CRCa>>1;
    5776:	fea45783          	lhu	a5,-22(s0)
    577a:	8385                	srli	a5,a5,0x1
    577c:	fef41523          	sh	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:17 (discriminator 2)
			for(IY=0;IY<=7;IY++)
    5780:	fec45783          	lhu	a5,-20(s0)
    5784:	0785                	addi	a5,a5,1
    5786:	fef41623          	sh	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:17 (discriminator 1)
    578a:	fec45703          	lhu	a4,-20(s0)
    578e:	479d                	li	a5,7
    5790:	fce7f3e3          	bgeu	a5,a4,5756 <CRC16+0x58>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:14 (discriminator 2)
		for(IX=0;IX<=Len;IX++)
    5794:	fee45783          	lhu	a5,-18(s0)
    5798:	0785                	addi	a5,a5,1
    579a:	fef41723          	sh	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:14 (discriminator 1)
    579e:	fee45783          	lhu	a5,-18(s0)
    57a2:	fd442703          	lw	a4,-44(s0)
    57a6:	f8f776e3          	bgeu	a4,a5,5732 <CRC16+0x34>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:24
			}
		}
	}
	Rcvbuf[1]=(CRCa&0xFF00)>>8; //高位置
    57aa:	fea45783          	lhu	a5,-22(s0)
    57ae:	83a1                	srli	a5,a5,0x8
    57b0:	01079713          	slli	a4,a5,0x10
    57b4:	8341                	srli	a4,a4,0x10
    57b6:	fd842783          	lw	a5,-40(s0)
    57ba:	0785                	addi	a5,a5,1
    57bc:	0ff77713          	andi	a4,a4,255
    57c0:	00e78023          	sb	a4,0(a5) # ffffa000 <_eusrstack+0xdfff5000>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:25
	Rcvbuf[0]=(CRCa&0x00FF); //低位置
    57c4:	fea45783          	lhu	a5,-22(s0)
    57c8:	0ff7f713          	andi	a4,a5,255
    57cc:	fd842783          	lw	a5,-40(s0)
    57d0:	00e78023          	sb	a4,0(a5)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:26
}
    57d4:	0001                	nop
    57d6:	5432                	lw	s0,44(sp)
    57d8:	6145                	addi	sp,sp,48
    57da:	8082                	ret

000057dc <OutPut_Data>:
OutPut_Data():
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:29

void OutPut_Data(int ch1,int ch2,int ch3,int ch4)
{
    57dc:	7179                	addi	sp,sp,-48
    57de:	d606                	sw	ra,44(sp)
    57e0:	d422                	sw	s0,40(sp)
    57e2:	1800                	addi	s0,sp,48
    57e4:	fca42e23          	sw	a0,-36(s0)
    57e8:	fcb42c23          	sw	a1,-40(s0)
    57ec:	fcc42a23          	sw	a2,-44(s0)
    57f0:	fcd42823          	sw	a3,-48(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:31
	uint8 Array[8],Rcvbuf[2];
	Array[0]=(uint8)(ch1&0x00FF);
    57f4:	fdc42783          	lw	a5,-36(s0)
    57f8:	0ff7f793          	andi	a5,a5,255
    57fc:	fef40423          	sb	a5,-24(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:32
	Array[1]=(uint8)(ch1&0xFF00);
    5800:	fe0404a3          	sb	zero,-23(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:33
	Array[2]=(uint8)(ch2&0x00FF);
    5804:	fd842783          	lw	a5,-40(s0)
    5808:	0ff7f793          	andi	a5,a5,255
    580c:	fef40523          	sb	a5,-22(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:34
	Array[3]=(uint8)(ch2&0xFF00);
    5810:	fe0405a3          	sb	zero,-21(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:35
	Array[4]=(uint8)(ch3&0x00FF);
    5814:	fd442783          	lw	a5,-44(s0)
    5818:	0ff7f793          	andi	a5,a5,255
    581c:	fef40623          	sb	a5,-20(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:36
	Array[5]=(uint8)(ch3&0xFF00);
    5820:	fe0406a3          	sb	zero,-19(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:37
	Array[6]=(uint8)(ch4&0x00FF);
    5824:	fd042783          	lw	a5,-48(s0)
    5828:	0ff7f793          	andi	a5,a5,255
    582c:	fef40723          	sb	a5,-18(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:38
	Array[7]=(uint8)(ch4&0xFF00);
    5830:	fe0407a3          	sb	zero,-17(s0)
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:39
	CRC16(Array,Rcvbuf,8);
    5834:	fe440713          	addi	a4,s0,-28
    5838:	fe840793          	addi	a5,s0,-24
    583c:	4621                	li	a2,8
    583e:	85ba                	mv	a1,a4
    5840:	853e                	mv	a0,a5
    5842:	ebdff0ef          	jal	ra,56fe <CRC16>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:50
	printf("Array[5]:%d\r\n",Array[5]);
	printf("Array[6]:%d\r\n",Array[6]);
	printf("Array[7]:%d\r\n",Array[7]);
	printf("Rcvbuf[0]:%d\r\n",Rcvbuf[0]);
	printf("Rcvbuf[1]:%d\r\n",Rcvbuf[1]);*/
	uart_putbuff(UART_1, Array, 8); //发送4个通道的数据
    5846:	fe840793          	addi	a5,s0,-24
    584a:	4621                	li	a2,8
    584c:	85be                	mv	a1,a5
    584e:	4501                	li	a0,0
    5850:	fbcff0ef          	jal	ra,500c <uart_putbuff>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:51
	uart_putbuff(UART_1, Rcvbuf, 2);// 发送校验码
    5854:	fe440793          	addi	a5,s0,-28
    5858:	4609                	li	a2,2
    585a:	85be                	mv	a1,a5
    585c:	4501                	li	a0,0
    585e:	faeff0ef          	jal	ra,500c <uart_putbuff>
D:\A_Dual1\Dual-core_Communication_Demo\Dual-core_Communication_Demo\MASTER\obj/../CODE/shangweiji.c:52
}
    5862:	0001                	nop
    5864:	50b2                	lw	ra,44(sp)
    5866:	5422                	lw	s0,40(sp)
    5868:	6145                	addi	sp,sp,48
    586a:	8082                	ret

0000586c <__eqdf2>:
__eqdf2():
    586c:	0145d713          	srli	a4,a1,0x14
    5870:	001007b7          	lui	a5,0x100
    5874:	17fd                	addi	a5,a5,-1
    5876:	0146d813          	srli	a6,a3,0x14
    587a:	7ff77713          	andi	a4,a4,2047
    587e:	7ff00893          	li	a7,2047
    5882:	00b7fe33          	and	t3,a5,a1
    5886:	8eaa                	mv	t4,a0
    5888:	8ff5                	and	a5,a5,a3
    588a:	81fd                	srli	a1,a1,0x1f
    588c:	8f32                	mv	t5,a2
    588e:	7ff87813          	andi	a6,a6,2047
    5892:	82fd                	srli	a3,a3,0x1f
    5894:	01170b63          	beq	a4,a7,58aa <__eqdf2+0x3e>
    5898:	4305                	li	t1,1
    589a:	01180663          	beq	a6,a7,58a6 <__eqdf2+0x3a>
    589e:	01071463          	bne	a4,a6,58a6 <__eqdf2+0x3a>
    58a2:	00fe0d63          	beq	t3,a5,58bc <__eqdf2+0x50>
    58a6:	851a                	mv	a0,t1
    58a8:	8082                	ret
    58aa:	00ae68b3          	or	a7,t3,a0
    58ae:	4305                	li	t1,1
    58b0:	fe089be3          	bnez	a7,58a6 <__eqdf2+0x3a>
    58b4:	fee819e3          	bne	a6,a4,58a6 <__eqdf2+0x3a>
    58b8:	8fd1                	or	a5,a5,a2
    58ba:	f7f5                	bnez	a5,58a6 <__eqdf2+0x3a>
    58bc:	4305                	li	t1,1
    58be:	ffee94e3          	bne	t4,t5,58a6 <__eqdf2+0x3a>
    58c2:	4301                	li	t1,0
    58c4:	fed581e3          	beq	a1,a3,58a6 <__eqdf2+0x3a>
    58c8:	4305                	li	t1,1
    58ca:	ff71                	bnez	a4,58a6 <__eqdf2+0x3a>
    58cc:	00ae6533          	or	a0,t3,a0
    58d0:	00a03333          	snez	t1,a0
    58d4:	bfc9                	j	58a6 <__eqdf2+0x3a>

000058d6 <__ledf2>:
__ltdf2():
    58d6:	0145d713          	srli	a4,a1,0x14
    58da:	001007b7          	lui	a5,0x100
    58de:	17fd                	addi	a5,a5,-1
    58e0:	0146d813          	srli	a6,a3,0x14
    58e4:	7ff77713          	andi	a4,a4,2047
    58e8:	7ff00893          	li	a7,2047
    58ec:	00b7fe33          	and	t3,a5,a1
    58f0:	8eaa                	mv	t4,a0
    58f2:	8ff5                	and	a5,a5,a3
    58f4:	81fd                	srli	a1,a1,0x1f
    58f6:	8f32                	mv	t5,a2
    58f8:	7ff87813          	andi	a6,a6,2047
    58fc:	82fd                	srli	a3,a3,0x1f
    58fe:	03170e63          	beq	a4,a7,593a <__ledf2+0x64>
    5902:	01180d63          	beq	a6,a7,591c <__ledf2+0x46>
    5906:	e329                	bnez	a4,5948 <__ledf2+0x72>
    5908:	00ae68b3          	or	a7,t3,a0
    590c:	00081f63          	bnez	a6,592a <__ledf2+0x54>
    5910:	8e5d                	or	a2,a2,a5
    5912:	ee01                	bnez	a2,592a <__ledf2+0x54>
    5914:	4301                	li	t1,0
    5916:	04088c63          	beqz	a7,596e <__ledf2+0x98>
    591a:	a821                	j	5932 <__ledf2+0x5c>
    591c:	00c7e8b3          	or	a7,a5,a2
    5920:	4309                	li	t1,2
    5922:	04089663          	bnez	a7,596e <__ledf2+0x98>
    5926:	d36d                	beqz	a4,5908 <__ledf2+0x32>
    5928:	a005                	j	5948 <__ledf2+0x72>
    592a:	04088463          	beqz	a7,5972 <__ledf2+0x9c>
    592e:	02d58563          	beq	a1,a3,5958 <__ledf2+0x82>
    5932:	4305                	li	t1,1
    5934:	cd8d                	beqz	a1,596e <__ledf2+0x98>
    5936:	537d                	li	t1,-1
    5938:	a81d                	j	596e <__ledf2+0x98>
    593a:	00ae68b3          	or	a7,t3,a0
    593e:	4309                	li	t1,2
    5940:	02089763          	bnez	a7,596e <__ledf2+0x98>
    5944:	02e80a63          	beq	a6,a4,5978 <__ledf2+0xa2>
    5948:	00081463          	bnez	a6,5950 <__ledf2+0x7a>
    594c:	8e5d                	or	a2,a2,a5
    594e:	d275                	beqz	a2,5932 <__ledf2+0x5c>
    5950:	fed591e3          	bne	a1,a3,5932 <__ledf2+0x5c>
    5954:	fce84fe3          	blt	a6,a4,5932 <__ledf2+0x5c>
    5958:	01074963          	blt	a4,a6,596a <__ledf2+0x94>
    595c:	fdc7ebe3          	bltu	a5,t3,5932 <__ledf2+0x5c>
    5960:	00fe0f63          	beq	t3,a5,597e <__ledf2+0xa8>
    5964:	4301                	li	t1,0
    5966:	00fe7463          	bgeu	t3,a5,596e <__ledf2+0x98>
    596a:	d5f1                	beqz	a1,5936 <__ledf2+0x60>
    596c:	4305                	li	t1,1
    596e:	851a                	mv	a0,t1
    5970:	8082                	ret
    5972:	feed                	bnez	a3,596c <__ledf2+0x96>
    5974:	537d                	li	t1,-1
    5976:	bfe5                	j	596e <__ledf2+0x98>
    5978:	8e5d                	or	a2,a2,a5
    597a:	da79                	beqz	a2,5950 <__ledf2+0x7a>
    597c:	bfcd                	j	596e <__ledf2+0x98>
    597e:	fbdf6ae3          	bltu	t5,t4,5932 <__ledf2+0x5c>
    5982:	4301                	li	t1,0
    5984:	ffeef5e3          	bgeu	t4,t5,596e <__ledf2+0x98>
    5988:	f1f5                	bnez	a1,596c <__ledf2+0x96>
    598a:	b775                	j	5936 <__ledf2+0x60>

0000598c <__muldf3>:
__muldf3():
    598c:	7139                	addi	sp,sp,-64
    598e:	d84a                	sw	s2,48(sp)
    5990:	0145d913          	srli	s2,a1,0x14
    5994:	d64e                	sw	s3,44(sp)
    5996:	d452                	sw	s4,40(sp)
    5998:	d256                	sw	s5,36(sp)
    599a:	00c59993          	slli	s3,a1,0xc
    599e:	de06                	sw	ra,60(sp)
    59a0:	dc22                	sw	s0,56(sp)
    59a2:	da26                	sw	s1,52(sp)
    59a4:	d05a                	sw	s6,32(sp)
    59a6:	ce5e                	sw	s7,28(sp)
    59a8:	7ff97913          	andi	s2,s2,2047
    59ac:	8a2a                	mv	s4,a0
    59ae:	00c9d993          	srli	s3,s3,0xc
    59b2:	01f5da93          	srli	s5,a1,0x1f
    59b6:	0e090d63          	beqz	s2,5ab0 <__muldf3+0x124>
    59ba:	7ff00793          	li	a5,2047
    59be:	18f90663          	beq	s2,a5,5b4a <__muldf3+0x1be>
    59c2:	01d55413          	srli	s0,a0,0x1d
    59c6:	098e                	slli	s3,s3,0x3
    59c8:	013469b3          	or	s3,s0,s3
    59cc:	00800437          	lui	s0,0x800
    59d0:	0089e433          	or	s0,s3,s0
    59d4:	00351493          	slli	s1,a0,0x3
    59d8:	c0190913          	addi	s2,s2,-1023
    59dc:	4981                	li	s3,0
    59de:	4b81                	li	s7,0
    59e0:	0146d713          	srli	a4,a3,0x14
    59e4:	00c69a13          	slli	s4,a3,0xc
    59e8:	7ff77713          	andi	a4,a4,2047
    59ec:	85b2                	mv	a1,a2
    59ee:	00ca5a13          	srli	s4,s4,0xc
    59f2:	01f6db13          	srli	s6,a3,0x1f
    59f6:	10070b63          	beqz	a4,5b0c <__muldf3+0x180>
    59fa:	7ff00793          	li	a5,2047
    59fe:	04f70363          	beq	a4,a5,5a44 <__muldf3+0xb8>
    5a02:	01d65793          	srli	a5,a2,0x1d
    5a06:	0a0e                	slli	s4,s4,0x3
    5a08:	0147ea33          	or	s4,a5,s4
    5a0c:	c0170713          	addi	a4,a4,-1023
    5a10:	008007b7          	lui	a5,0x800
    5a14:	00fa67b3          	or	a5,s4,a5
    5a18:	00361593          	slli	a1,a2,0x3
    5a1c:	993a                	add	s2,s2,a4
    5a1e:	4881                	li	a7,0
    5a20:	016ac733          	xor	a4,s5,s6
    5a24:	46bd                	li	a3,15
    5a26:	853a                	mv	a0,a4
    5a28:	00190813          	addi	a6,s2,1
    5a2c:	1736e863          	bltu	a3,s3,5b9c <__muldf3+0x210>
    5a30:	00003617          	auipc	a2,0x3
    5a34:	41460613          	addi	a2,a2,1044 # 8e44 <UARTN+0x10>
    5a38:	098a                	slli	s3,s3,0x2
    5a3a:	99b2                	add	s3,s3,a2
    5a3c:	0009a683          	lw	a3,0(s3)
    5a40:	96b2                	add	a3,a3,a2
    5a42:	8682                	jr	a3
    5a44:	00ca67b3          	or	a5,s4,a2
    5a48:	7ff90913          	addi	s2,s2,2047
    5a4c:	12079963          	bnez	a5,5b7e <__muldf3+0x1f2>
    5a50:	0029e993          	ori	s3,s3,2
    5a54:	4581                	li	a1,0
    5a56:	4889                	li	a7,2
    5a58:	b7e1                	j	5a20 <__muldf3+0x94>
    5a5a:	4701                	li	a4,0
    5a5c:	7ff00793          	li	a5,2047
    5a60:	00080437          	lui	s0,0x80
    5a64:	4481                	li	s1,0
    5a66:	0432                	slli	s0,s0,0xc
    5a68:	07d2                	slli	a5,a5,0x14
    5a6a:	8031                	srli	s0,s0,0xc
    5a6c:	077e                	slli	a4,a4,0x1f
    5a6e:	8c5d                	or	s0,s0,a5
    5a70:	8c59                	or	s0,s0,a4
    5a72:	85a2                	mv	a1,s0
    5a74:	50f2                	lw	ra,60(sp)
    5a76:	5462                	lw	s0,56(sp)
    5a78:	8526                	mv	a0,s1
    5a7a:	5942                	lw	s2,48(sp)
    5a7c:	54d2                	lw	s1,52(sp)
    5a7e:	59b2                	lw	s3,44(sp)
    5a80:	5a22                	lw	s4,40(sp)
    5a82:	5a92                	lw	s5,36(sp)
    5a84:	5b02                	lw	s6,32(sp)
    5a86:	4bf2                	lw	s7,28(sp)
    5a88:	6121                	addi	sp,sp,64
    5a8a:	8082                	ret
    5a8c:	855a                	mv	a0,s6
    5a8e:	843e                	mv	s0,a5
    5a90:	84ae                	mv	s1,a1
    5a92:	8bc6                	mv	s7,a7
    5a94:	4789                	li	a5,2
    5a96:	0efb8d63          	beq	s7,a5,5b90 <__muldf3+0x204>
    5a9a:	478d                	li	a5,3
    5a9c:	fafb8fe3          	beq	s7,a5,5a5a <__muldf3+0xce>
    5aa0:	4785                	li	a5,1
    5aa2:	872a                	mv	a4,a0
    5aa4:	38fb9e63          	bne	s7,a5,5e40 <__muldf3+0x4b4>
    5aa8:	4781                	li	a5,0
    5aaa:	4401                	li	s0,0
    5aac:	4481                	li	s1,0
    5aae:	bf65                	j	5a66 <__muldf3+0xda>
    5ab0:	00a9e433          	or	s0,s3,a0
    5ab4:	c061                	beqz	s0,5b74 <__muldf3+0x1e8>
    5ab6:	c636                	sw	a3,12(sp)
    5ab8:	c432                	sw	a2,8(sp)
    5aba:	2a098c63          	beqz	s3,5d72 <__muldf3+0x3e6>
    5abe:	854e                	mv	a0,s3
    5ac0:	005010ef          	jal	ra,72c4 <__clzsi2>
    5ac4:	4622                	lw	a2,8(sp)
    5ac6:	46b2                	lw	a3,12(sp)
    5ac8:	87aa                	mv	a5,a0
    5aca:	ff550713          	addi	a4,a0,-11 # 3fff5 <_data_lma+0x36f55>
    5ace:	4475                	li	s0,29
    5ad0:	ff878493          	addi	s1,a5,-8 # 7ffff8 <_data_lma+0x7f6f58>
    5ad4:	8c19                	sub	s0,s0,a4
    5ad6:	009999b3          	sll	s3,s3,s1
    5ada:	008a5433          	srl	s0,s4,s0
    5ade:	01346433          	or	s0,s0,s3
    5ae2:	009a14b3          	sll	s1,s4,s1
    5ae6:	0146d713          	srli	a4,a3,0x14
    5aea:	c0d00913          	li	s2,-1011
    5aee:	00c69a13          	slli	s4,a3,0xc
    5af2:	7ff77713          	andi	a4,a4,2047
    5af6:	40f90933          	sub	s2,s2,a5
    5afa:	4981                	li	s3,0
    5afc:	4b81                	li	s7,0
    5afe:	85b2                	mv	a1,a2
    5b00:	00ca5a13          	srli	s4,s4,0xc
    5b04:	01f6db13          	srli	s6,a3,0x1f
    5b08:	ee0719e3          	bnez	a4,59fa <__muldf3+0x6e>
    5b0c:	00ca67b3          	or	a5,s4,a2
    5b10:	c7b1                	beqz	a5,5b5c <__muldf3+0x1d0>
    5b12:	220a0f63          	beqz	s4,5d50 <__muldf3+0x3c4>
    5b16:	8552                	mv	a0,s4
    5b18:	c432                	sw	a2,8(sp)
    5b1a:	7aa010ef          	jal	ra,72c4 <__clzsi2>
    5b1e:	4622                	lw	a2,8(sp)
    5b20:	872a                	mv	a4,a0
    5b22:	ff550693          	addi	a3,a0,-11
    5b26:	47f5                	li	a5,29
    5b28:	ff870593          	addi	a1,a4,-8
    5b2c:	8f95                	sub	a5,a5,a3
    5b2e:	00ba1a33          	sll	s4,s4,a1
    5b32:	00f657b3          	srl	a5,a2,a5
    5b36:	0147e7b3          	or	a5,a5,s4
    5b3a:	00b615b3          	sll	a1,a2,a1
    5b3e:	40e90933          	sub	s2,s2,a4
    5b42:	c0d90913          	addi	s2,s2,-1011
    5b46:	4881                	li	a7,0
    5b48:	bde1                	j	5a20 <__muldf3+0x94>
    5b4a:	00a9e433          	or	s0,s3,a0
    5b4e:	ec01                	bnez	s0,5b66 <__muldf3+0x1da>
    5b50:	49a1                	li	s3,8
    5b52:	4481                	li	s1,0
    5b54:	7ff00913          	li	s2,2047
    5b58:	4b89                	li	s7,2
    5b5a:	b559                	j	59e0 <__muldf3+0x54>
    5b5c:	0019e993          	ori	s3,s3,1
    5b60:	4581                	li	a1,0
    5b62:	4885                	li	a7,1
    5b64:	bd75                	j	5a20 <__muldf3+0x94>
    5b66:	844e                	mv	s0,s3
    5b68:	84aa                	mv	s1,a0
    5b6a:	49b1                	li	s3,12
    5b6c:	7ff00913          	li	s2,2047
    5b70:	4b8d                	li	s7,3
    5b72:	b5bd                	j	59e0 <__muldf3+0x54>
    5b74:	4991                	li	s3,4
    5b76:	4481                	li	s1,0
    5b78:	4901                	li	s2,0
    5b7a:	4b85                	li	s7,1
    5b7c:	b595                	j	59e0 <__muldf3+0x54>
    5b7e:	0039e993          	ori	s3,s3,3
    5b82:	87d2                	mv	a5,s4
    5b84:	488d                	li	a7,3
    5b86:	bd69                	j	5a20 <__muldf3+0x94>
    5b88:	4789                	li	a5,2
    5b8a:	8556                	mv	a0,s5
    5b8c:	f0fb97e3          	bne	s7,a5,5a9a <__muldf3+0x10e>
    5b90:	872a                	mv	a4,a0
    5b92:	7ff00793          	li	a5,2047
    5b96:	4401                	li	s0,0
    5b98:	4481                	li	s1,0
    5b9a:	b5f1                	j	5a66 <__muldf3+0xda>
    5b9c:	6ec1                	lui	t4,0x10
    5b9e:	fffe8613          	addi	a2,t4,-1 # ffff <_data_lma+0x6f5f>
    5ba2:	0104d693          	srli	a3,s1,0x10
    5ba6:	0105de13          	srli	t3,a1,0x10
    5baa:	8cf1                	and	s1,s1,a2
    5bac:	8df1                	and	a1,a1,a2
    5bae:	02958633          	mul	a2,a1,s1
    5bb2:	02b68333          	mul	t1,a3,a1
    5bb6:	01065893          	srli	a7,a2,0x10
    5bba:	029e0533          	mul	a0,t3,s1
    5bbe:	951a                	add	a0,a0,t1
    5bc0:	98aa                	add	a7,a7,a0
    5bc2:	03c682b3          	mul	t0,a3,t3
    5bc6:	0068f363          	bgeu	a7,t1,5bcc <__muldf3+0x240>
    5bca:	92f6                	add	t0,t0,t4
    5bcc:	6fc1                	lui	t6,0x10
    5bce:	ffff8313          	addi	t1,t6,-1 # ffff <_data_lma+0x6f5f>
    5bd2:	0067f533          	and	a0,a5,t1
    5bd6:	0107d393          	srli	t2,a5,0x10
    5bda:	0068f7b3          	and	a5,a7,t1
    5bde:	07c2                	slli	a5,a5,0x10
    5be0:	00667333          	and	t1,a2,t1
    5be4:	933e                	add	t1,t1,a5
    5be6:	02950633          	mul	a2,a0,s1
    5bea:	0108d893          	srli	a7,a7,0x10
    5bee:	02a687b3          	mul	a5,a3,a0
    5bf2:	01065f13          	srli	t5,a2,0x10
    5bf6:	029384b3          	mul	s1,t2,s1
    5bfa:	94be                	add	s1,s1,a5
    5bfc:	94fa                	add	s1,s1,t5
    5bfe:	02768eb3          	mul	t4,a3,t2
    5c02:	00f4f363          	bgeu	s1,a5,5c08 <__muldf3+0x27c>
    5c06:	9efe                	add	t4,t4,t6
    5c08:	6a41                	lui	s4,0x10
    5c0a:	fffa0793          	addi	a5,s4,-1 # ffff <_data_lma+0x6f5f>
    5c0e:	01045f93          	srli	t6,s0,0x10
    5c12:	00f476b3          	and	a3,s0,a5
    5c16:	00f4f9b3          	and	s3,s1,a5
    5c1a:	8e7d                	and	a2,a2,a5
    5c1c:	80c1                	srli	s1,s1,0x10
    5c1e:	02d58433          	mul	s0,a1,a3
    5c22:	09c2                	slli	s3,s3,0x10
    5c24:	01d48f33          	add	t5,s1,t4
    5c28:	99b2                	add	s3,s3,a2
    5c2a:	98ce                	add	a7,a7,s3
    5c2c:	02de07b3          	mul	a5,t3,a3
    5c30:	01045e93          	srli	t4,s0,0x10
    5c34:	02bf85b3          	mul	a1,t6,a1
    5c38:	97ae                	add	a5,a5,a1
    5c3a:	9ebe                	add	t4,t4,a5
    5c3c:	03fe0e33          	mul	t3,t3,t6
    5c40:	00bef363          	bgeu	t4,a1,5c46 <__muldf3+0x2ba>
    5c44:	9e52                	add	t3,t3,s4
    5c46:	67c1                	lui	a5,0x10
    5c48:	fff78593          	addi	a1,a5,-1 # ffff <_data_lma+0x6f5f>
    5c4c:	00bef633          	and	a2,t4,a1
    5c50:	8c6d                	and	s0,s0,a1
    5c52:	0642                	slli	a2,a2,0x10
    5c54:	9622                	add	a2,a2,s0
    5c56:	010ede93          	srli	t4,t4,0x10
    5c5a:	02d505b3          	mul	a1,a0,a3
    5c5e:	9e76                	add	t3,t3,t4
    5c60:	02af8533          	mul	a0,t6,a0
    5c64:	0105d413          	srli	s0,a1,0x10
    5c68:	02d386b3          	mul	a3,t2,a3
    5c6c:	96aa                	add	a3,a3,a0
    5c6e:	96a2                	add	a3,a3,s0
    5c70:	03f38fb3          	mul	t6,t2,t6
    5c74:	00a6f363          	bgeu	a3,a0,5c7a <__muldf3+0x2ee>
    5c78:	9fbe                	add	t6,t6,a5
    5c7a:	6541                	lui	a0,0x10
    5c7c:	157d                	addi	a0,a0,-1
    5c7e:	00a6f7b3          	and	a5,a3,a0
    5c82:	07c2                	slli	a5,a5,0x10
    5c84:	8d6d                	and	a0,a0,a1
    5c86:	97aa                	add	a5,a5,a0
    5c88:	005885b3          	add	a1,a7,t0
    5c8c:	0135b9b3          	sltu	s3,a1,s3
    5c90:	97fa                	add	a5,a5,t5
    5c92:	95b2                	add	a1,a1,a2
    5c94:	01378433          	add	s0,a5,s3
    5c98:	00c5b633          	sltu	a2,a1,a2
    5c9c:	01c40eb3          	add	t4,s0,t3
    5ca0:	00ce8533          	add	a0,t4,a2
    5ca4:	01343433          	sltu	s0,s0,s3
    5ca8:	01e7b7b3          	sltu	a5,a5,t5
    5cac:	8fc1                	or	a5,a5,s0
    5cae:	01cebe33          	sltu	t3,t4,t3
    5cb2:	0106d413          	srli	s0,a3,0x10
    5cb6:	00c53633          	sltu	a2,a0,a2
    5cba:	943e                	add	s0,s0,a5
    5cbc:	00ce6633          	or	a2,t3,a2
    5cc0:	00959493          	slli	s1,a1,0x9
    5cc4:	9432                	add	s0,s0,a2
    5cc6:	947e                	add	s0,s0,t6
    5cc8:	0064e4b3          	or	s1,s1,t1
    5ccc:	0426                	slli	s0,s0,0x9
    5cce:	01755693          	srli	a3,a0,0x17
    5cd2:	009034b3          	snez	s1,s1
    5cd6:	81dd                	srli	a1,a1,0x17
    5cd8:	00951793          	slli	a5,a0,0x9
    5cdc:	8ccd                	or	s1,s1,a1
    5cde:	8c55                	or	s0,s0,a3
    5ce0:	8cdd                	or	s1,s1,a5
    5ce2:	00741793          	slli	a5,s0,0x7
    5ce6:	0007db63          	bgez	a5,5cfc <__muldf3+0x370>
    5cea:	0014d793          	srli	a5,s1,0x1
    5cee:	8885                	andi	s1,s1,1
    5cf0:	01f41693          	slli	a3,s0,0x1f
    5cf4:	8cdd                	or	s1,s1,a5
    5cf6:	8cd5                	or	s1,s1,a3
    5cf8:	8005                	srli	s0,s0,0x1
    5cfa:	8942                	mv	s2,a6
    5cfc:	3ff90793          	addi	a5,s2,1023
    5d00:	08f05963          	blez	a5,5d92 <__muldf3+0x406>
    5d04:	0074f693          	andi	a3,s1,7
    5d08:	ce81                	beqz	a3,5d20 <__muldf3+0x394>
    5d0a:	00f4f693          	andi	a3,s1,15
    5d0e:	4611                	li	a2,4
    5d10:	00c68863          	beq	a3,a2,5d20 <__muldf3+0x394>
    5d14:	00448693          	addi	a3,s1,4
    5d18:	0096b4b3          	sltu	s1,a3,s1
    5d1c:	9426                	add	s0,s0,s1
    5d1e:	84b6                	mv	s1,a3
    5d20:	00741693          	slli	a3,s0,0x7
    5d24:	0006d863          	bgez	a3,5d34 <__muldf3+0x3a8>
    5d28:	ff0007b7          	lui	a5,0xff000
    5d2c:	17fd                	addi	a5,a5,-1
    5d2e:	8c7d                	and	s0,s0,a5
    5d30:	40090793          	addi	a5,s2,1024
    5d34:	7fe00693          	li	a3,2046
    5d38:	0ef6cf63          	blt	a3,a5,5e36 <__muldf3+0x4aa>
    5d3c:	0034d693          	srli	a3,s1,0x3
    5d40:	01d41493          	slli	s1,s0,0x1d
    5d44:	0426                	slli	s0,s0,0x9
    5d46:	8cd5                	or	s1,s1,a3
    5d48:	8031                	srli	s0,s0,0xc
    5d4a:	7ff7f793          	andi	a5,a5,2047
    5d4e:	bb21                	j	5a66 <__muldf3+0xda>
    5d50:	8532                	mv	a0,a2
    5d52:	c432                	sw	a2,8(sp)
    5d54:	570010ef          	jal	ra,72c4 <__clzsi2>
    5d58:	01550693          	addi	a3,a0,21 # 10015 <_data_lma+0x6f75>
    5d5c:	47f1                	li	a5,28
    5d5e:	02050713          	addi	a4,a0,32
    5d62:	4622                	lw	a2,8(sp)
    5d64:	dcd7d1e3          	bge	a5,a3,5b26 <__muldf3+0x19a>
    5d68:	1561                	addi	a0,a0,-8
    5d6a:	00a617b3          	sll	a5,a2,a0
    5d6e:	4581                	li	a1,0
    5d70:	b3f9                	j	5b3e <__muldf3+0x1b2>
    5d72:	552010ef          	jal	ra,72c4 <__clzsi2>
    5d76:	01550713          	addi	a4,a0,21
    5d7a:	45f1                	li	a1,28
    5d7c:	02050793          	addi	a5,a0,32
    5d80:	4622                	lw	a2,8(sp)
    5d82:	46b2                	lw	a3,12(sp)
    5d84:	d4e5d5e3          	bge	a1,a4,5ace <__muldf3+0x142>
    5d88:	1561                	addi	a0,a0,-8
    5d8a:	00aa1433          	sll	s0,s4,a0
    5d8e:	4481                	li	s1,0
    5d90:	bb99                	j	5ae6 <__muldf3+0x15a>
    5d92:	4685                	li	a3,1
    5d94:	8e9d                	sub	a3,a3,a5
    5d96:	e7b1                	bnez	a5,5de2 <__muldf3+0x456>
    5d98:	41e90913          	addi	s2,s2,1054
    5d9c:	012497b3          	sll	a5,s1,s2
    5da0:	00d4d4b3          	srl	s1,s1,a3
    5da4:	01241933          	sll	s2,s0,s2
    5da8:	00f037b3          	snez	a5,a5
    5dac:	009964b3          	or	s1,s2,s1
    5db0:	8cdd                	or	s1,s1,a5
    5db2:	0074f793          	andi	a5,s1,7
    5db6:	00d456b3          	srl	a3,s0,a3
    5dba:	cf81                	beqz	a5,5dd2 <__muldf3+0x446>
    5dbc:	00f4f793          	andi	a5,s1,15
    5dc0:	4611                	li	a2,4
    5dc2:	00c78863          	beq	a5,a2,5dd2 <__muldf3+0x446>
    5dc6:	00448793          	addi	a5,s1,4
    5dca:	0097b4b3          	sltu	s1,a5,s1
    5dce:	96a6                	add	a3,a3,s1
    5dd0:	84be                	mv	s1,a5
    5dd2:	00869793          	slli	a5,a3,0x8
    5dd6:	0407d863          	bgez	a5,5e26 <__muldf3+0x49a>
    5dda:	4785                	li	a5,1
    5ddc:	4401                	li	s0,0
    5dde:	4481                	li	s1,0
    5de0:	b159                	j	5a66 <__muldf3+0xda>
    5de2:	03800613          	li	a2,56
    5de6:	ccd641e3          	blt	a2,a3,5aa8 <__muldf3+0x11c>
    5dea:	467d                	li	a2,31
    5dec:	fad656e3          	bge	a2,a3,5d98 <__muldf3+0x40c>
    5df0:	5605                	li	a2,-31
    5df2:	40f607b3          	sub	a5,a2,a5
    5df6:	02000593          	li	a1,32
    5dfa:	00f45633          	srl	a2,s0,a5
    5dfe:	00b68763          	beq	a3,a1,5e0c <__muldf3+0x480>
    5e02:	43e90913          	addi	s2,s2,1086
    5e06:	012417b3          	sll	a5,s0,s2
    5e0a:	8cdd                	or	s1,s1,a5
    5e0c:	009034b3          	snez	s1,s1
    5e10:	8cd1                	or	s1,s1,a2
    5e12:	0074f693          	andi	a3,s1,7
    5e16:	4401                	li	s0,0
    5e18:	ca99                	beqz	a3,5e2e <__muldf3+0x4a2>
    5e1a:	00f4f793          	andi	a5,s1,15
    5e1e:	4611                	li	a2,4
    5e20:	4681                	li	a3,0
    5e22:	fac792e3          	bne	a5,a2,5dc6 <__muldf3+0x43a>
    5e26:	00969413          	slli	s0,a3,0x9
    5e2a:	8031                	srli	s0,s0,0xc
    5e2c:	06f6                	slli	a3,a3,0x1d
    5e2e:	808d                	srli	s1,s1,0x3
    5e30:	8cd5                	or	s1,s1,a3
    5e32:	4781                	li	a5,0
    5e34:	b90d                	j	5a66 <__muldf3+0xda>
    5e36:	7ff00793          	li	a5,2047
    5e3a:	4401                	li	s0,0
    5e3c:	4481                	li	s1,0
    5e3e:	b125                	j	5a66 <__muldf3+0xda>
    5e40:	8942                	mv	s2,a6
    5e42:	bd6d                	j	5cfc <__muldf3+0x370>

00005e44 <__subdf3>:
__subdf3():
    5e44:	00100737          	lui	a4,0x100
    5e48:	177d                	addi	a4,a4,-1
    5e4a:	1101                	addi	sp,sp,-32
    5e4c:	00b77333          	and	t1,a4,a1
    5e50:	0146d893          	srli	a7,a3,0x14
    5e54:	8f75                	and	a4,a4,a3
    5e56:	01d65e93          	srli	t4,a2,0x1d
    5e5a:	cc22                	sw	s0,24(sp)
    5e5c:	ca26                	sw	s1,20(sp)
    5e5e:	030e                	slli	t1,t1,0x3
    5e60:	0145d493          	srli	s1,a1,0x14
    5e64:	01d55793          	srli	a5,a0,0x1d
    5e68:	070e                	slli	a4,a4,0x3
    5e6a:	ce06                	sw	ra,28(sp)
    5e6c:	c84a                	sw	s2,16(sp)
    5e6e:	c64e                	sw	s3,12(sp)
    5e70:	7ff8f893          	andi	a7,a7,2047
    5e74:	7ff00e13          	li	t3,2047
    5e78:	00eee733          	or	a4,t4,a4
    5e7c:	7ff4f493          	andi	s1,s1,2047
    5e80:	01f5d413          	srli	s0,a1,0x1f
    5e84:	0067e333          	or	t1,a5,t1
    5e88:	00351f13          	slli	t5,a0,0x3
    5e8c:	82fd                	srli	a3,a3,0x1f
    5e8e:	00361e93          	slli	t4,a2,0x3
    5e92:	19c88063          	beq	a7,t3,6012 <__subdf3+0x1ce>
    5e96:	0016c693          	xori	a3,a3,1
    5e9a:	411485b3          	sub	a1,s1,a7
    5e9e:	12d40563          	beq	s0,a3,5fc8 <__subdf3+0x184>
    5ea2:	18b05163          	blez	a1,6024 <__subdf3+0x1e0>
    5ea6:	1a088b63          	beqz	a7,605c <__subdf3+0x218>
    5eaa:	008007b7          	lui	a5,0x800
    5eae:	8f5d                	or	a4,a4,a5
    5eb0:	59c48163          	beq	s1,t3,6432 <__subdf3+0x5ee>
    5eb4:	03800793          	li	a5,56
    5eb8:	34b7c463          	blt	a5,a1,6200 <__subdf3+0x3bc>
    5ebc:	47fd                	li	a5,31
    5ebe:	48b7c563          	blt	a5,a1,6348 <__subdf3+0x504>
    5ec2:	02000793          	li	a5,32
    5ec6:	8f8d                	sub	a5,a5,a1
    5ec8:	00bed9b3          	srl	s3,t4,a1
    5ecc:	00f71833          	sll	a6,a4,a5
    5ed0:	00fe9eb3          	sll	t4,t4,a5
    5ed4:	01386833          	or	a6,a6,s3
    5ed8:	00b75733          	srl	a4,a4,a1
    5edc:	01d039b3          	snez	s3,t4
    5ee0:	01386833          	or	a6,a6,s3
    5ee4:	40e30333          	sub	t1,t1,a4
    5ee8:	410f09b3          	sub	s3,t5,a6
    5eec:	013f37b3          	sltu	a5,t5,s3
    5ef0:	40f30633          	sub	a2,t1,a5
    5ef4:	00861793          	slli	a5,a2,0x8
    5ef8:	2407d363          	bgez	a5,613e <__subdf3+0x2fa>
    5efc:	00800937          	lui	s2,0x800
    5f00:	197d                	addi	s2,s2,-1
    5f02:	01267933          	and	s2,a2,s2
    5f06:	2c090f63          	beqz	s2,61e4 <__subdf3+0x3a0>
    5f0a:	854a                	mv	a0,s2
    5f0c:	3b8010ef          	jal	ra,72c4 <__clzsi2>
    5f10:	ff850713          	addi	a4,a0,-8
    5f14:	02000793          	li	a5,32
    5f18:	8f99                	sub	a5,a5,a4
    5f1a:	00f9d7b3          	srl	a5,s3,a5
    5f1e:	00e91633          	sll	a2,s2,a4
    5f22:	8fd1                	or	a5,a5,a2
    5f24:	00e999b3          	sll	s3,s3,a4
    5f28:	2a974463          	blt	a4,s1,61d0 <__subdf3+0x38c>
    5f2c:	8f05                	sub	a4,a4,s1
    5f2e:	00170613          	addi	a2,a4,1 # 100001 <_data_lma+0xf6f61>
    5f32:	46fd                	li	a3,31
    5f34:	3ac6c563          	blt	a3,a2,62de <__subdf3+0x49a>
    5f38:	02000713          	li	a4,32
    5f3c:	8f11                	sub	a4,a4,a2
    5f3e:	00c9d6b3          	srl	a3,s3,a2
    5f42:	00e99833          	sll	a6,s3,a4
    5f46:	00e79733          	sll	a4,a5,a4
    5f4a:	8f55                	or	a4,a4,a3
    5f4c:	01003833          	snez	a6,a6
    5f50:	010769b3          	or	s3,a4,a6
    5f54:	00c7d633          	srl	a2,a5,a2
    5f58:	4481                	li	s1,0
    5f5a:	0079f793          	andi	a5,s3,7
    5f5e:	cf81                	beqz	a5,5f76 <__subdf3+0x132>
    5f60:	00f9f693          	andi	a3,s3,15
    5f64:	4791                	li	a5,4
    5f66:	00f68863          	beq	a3,a5,5f76 <__subdf3+0x132>
    5f6a:	00498693          	addi	a3,s3,4
    5f6e:	0136b833          	sltu	a6,a3,s3
    5f72:	9642                	add	a2,a2,a6
    5f74:	89b6                	mv	s3,a3
    5f76:	00861793          	slli	a5,a2,0x8
    5f7a:	1c07d663          	bgez	a5,6146 <__subdf3+0x302>
    5f7e:	00148713          	addi	a4,s1,1
    5f82:	7ff00793          	li	a5,2047
    5f86:	8805                	andi	s0,s0,1
    5f88:	20f70663          	beq	a4,a5,6194 <__subdf3+0x350>
    5f8c:	ff8007b7          	lui	a5,0xff800
    5f90:	17fd                	addi	a5,a5,-1
    5f92:	8ff1                	and	a5,a5,a2
    5f94:	01d79813          	slli	a6,a5,0x1d
    5f98:	0039d993          	srli	s3,s3,0x3
    5f9c:	07a6                	slli	a5,a5,0x9
    5f9e:	01386833          	or	a6,a6,s3
    5fa2:	83b1                	srli	a5,a5,0xc
    5fa4:	7ff77713          	andi	a4,a4,2047
    5fa8:	00c79693          	slli	a3,a5,0xc
    5fac:	0752                	slli	a4,a4,0x14
    5fae:	82b1                	srli	a3,a3,0xc
    5fb0:	047e                	slli	s0,s0,0x1f
    5fb2:	8ed9                	or	a3,a3,a4
    5fb4:	8ec1                	or	a3,a3,s0
    5fb6:	40f2                	lw	ra,28(sp)
    5fb8:	4462                	lw	s0,24(sp)
    5fba:	44d2                	lw	s1,20(sp)
    5fbc:	4942                	lw	s2,16(sp)
    5fbe:	49b2                	lw	s3,12(sp)
    5fc0:	8542                	mv	a0,a6
    5fc2:	85b6                	mv	a1,a3
    5fc4:	6105                	addi	sp,sp,32
    5fc6:	8082                	ret
    5fc8:	0ab05663          	blez	a1,6074 <__subdf3+0x230>
    5fcc:	12088a63          	beqz	a7,6100 <__subdf3+0x2bc>
    5fd0:	008007b7          	lui	a5,0x800
    5fd4:	8f5d                	or	a4,a4,a5
    5fd6:	2dc48763          	beq	s1,t3,62a4 <__subdf3+0x460>
    5fda:	03800793          	li	a5,56
    5fde:	18b7c763          	blt	a5,a1,616c <__subdf3+0x328>
    5fe2:	47fd                	li	a5,31
    5fe4:	3cb7d263          	bge	a5,a1,63a8 <__subdf3+0x564>
    5fe8:	fe058813          	addi	a6,a1,-32
    5fec:	02000793          	li	a5,32
    5ff0:	010759b3          	srl	s3,a4,a6
    5ff4:	00f58a63          	beq	a1,a5,6008 <__subdf3+0x1c4>
    5ff8:	04000793          	li	a5,64
    5ffc:	40b785b3          	sub	a1,a5,a1
    6000:	00b71733          	sll	a4,a4,a1
    6004:	00eeeeb3          	or	t4,t4,a4
    6008:	01d03833          	snez	a6,t4
    600c:	01386833          	or	a6,a6,s3
    6010:	a295                	j	6174 <__subdf3+0x330>
    6012:	01d767b3          	or	a5,a4,t4
    6016:	80148593          	addi	a1,s1,-2047
    601a:	e399                	bnez	a5,6020 <__subdf3+0x1dc>
    601c:	0016c693          	xori	a3,a3,1
    6020:	04d40a63          	beq	s0,a3,6074 <__subdf3+0x230>
    6024:	e1d1                	bnez	a1,60a8 <__subdf3+0x264>
    6026:	00148793          	addi	a5,s1,1
    602a:	7fe7f793          	andi	a5,a5,2046
    602e:	1e079963          	bnez	a5,6220 <__subdf3+0x3dc>
    6032:	01e367b3          	or	a5,t1,t5
    6036:	01d76833          	or	a6,a4,t4
    603a:	16049263          	bnez	s1,619e <__subdf3+0x35a>
    603e:	3c078263          	beqz	a5,6402 <__subdf3+0x5be>
    6042:	42081663          	bnez	a6,646e <__subdf3+0x62a>
    6046:	00351813          	slli	a6,a0,0x3
    604a:	01d31693          	slli	a3,t1,0x1d
    604e:	00385813          	srli	a6,a6,0x3
    6052:	0106e833          	or	a6,a3,a6
    6056:	00335793          	srli	a5,t1,0x3
    605a:	a219                	j	6160 <__subdf3+0x31c>
    605c:	01d767b3          	or	a5,a4,t4
    6060:	1a078563          	beqz	a5,620a <__subdf3+0x3c6>
    6064:	fff58793          	addi	a5,a1,-1
    6068:	3a078b63          	beqz	a5,641e <__subdf3+0x5da>
    606c:	23c58c63          	beq	a1,t3,62a4 <__subdf3+0x460>
    6070:	85be                	mv	a1,a5
    6072:	b589                	j	5eb4 <__subdf3+0x70>
    6074:	1c059963          	bnez	a1,6246 <__subdf3+0x402>
    6078:	00148693          	addi	a3,s1,1
    607c:	7fe6f793          	andi	a5,a3,2046
    6080:	efc1                	bnez	a5,6118 <__subdf3+0x2d4>
    6082:	01e367b3          	or	a5,t1,t5
    6086:	36049063          	bnez	s1,63e6 <__subdf3+0x5a2>
    608a:	44078d63          	beqz	a5,64e4 <__subdf3+0x6a0>
    608e:	01d767b3          	or	a5,a4,t4
    6092:	46079463          	bnez	a5,64fa <__subdf3+0x6b6>
    6096:	050e                	slli	a0,a0,0x3
    6098:	01d31813          	slli	a6,t1,0x1d
    609c:	810d                	srli	a0,a0,0x3
    609e:	00a86833          	or	a6,a6,a0
    60a2:	00335793          	srli	a5,t1,0x3
    60a6:	a86d                	j	6160 <__subdf3+0x31c>
    60a8:	409885b3          	sub	a1,a7,s1
    60ac:	20049763          	bnez	s1,62ba <__subdf3+0x476>
    60b0:	01e367b3          	or	a5,t1,t5
    60b4:	30078d63          	beqz	a5,63ce <__subdf3+0x58a>
    60b8:	fff58793          	addi	a5,a1,-1
    60bc:	40078963          	beqz	a5,64ce <__subdf3+0x68a>
    60c0:	7ff00513          	li	a0,2047
    60c4:	20a58363          	beq	a1,a0,62ca <__subdf3+0x486>
    60c8:	85be                	mv	a1,a5
    60ca:	03800793          	li	a5,56
    60ce:	2ab7c263          	blt	a5,a1,6372 <__subdf3+0x52e>
    60d2:	47fd                	li	a5,31
    60d4:	3cb7c863          	blt	a5,a1,64a4 <__subdf3+0x660>
    60d8:	02000793          	li	a5,32
    60dc:	8f8d                	sub	a5,a5,a1
    60de:	00f31833          	sll	a6,t1,a5
    60e2:	00bf5633          	srl	a2,t5,a1
    60e6:	00ff17b3          	sll	a5,t5,a5
    60ea:	00c86833          	or	a6,a6,a2
    60ee:	00f039b3          	snez	s3,a5
    60f2:	00b35333          	srl	t1,t1,a1
    60f6:	01386833          	or	a6,a6,s3
    60fa:	40670733          	sub	a4,a4,t1
    60fe:	acb5                	j	637a <__subdf3+0x536>
    6100:	01d767b3          	or	a5,a4,t4
    6104:	10078363          	beqz	a5,620a <__subdf3+0x3c6>
    6108:	fff58793          	addi	a5,a1,-1
    610c:	1e078f63          	beqz	a5,630a <__subdf3+0x4c6>
    6110:	2fc58063          	beq	a1,t3,63f0 <__subdf3+0x5ac>
    6114:	85be                	mv	a1,a5
    6116:	b5d1                	j	5fda <__subdf3+0x196>
    6118:	7ff00793          	li	a5,2047
    611c:	06f68b63          	beq	a3,a5,6192 <__subdf3+0x34e>
    6120:	9efa                	add	t4,t4,t5
    6122:	01eeb633          	sltu	a2,t4,t5
    6126:	00e307b3          	add	a5,t1,a4
    612a:	97b2                	add	a5,a5,a2
    612c:	01f79813          	slli	a6,a5,0x1f
    6130:	001ede93          	srli	t4,t4,0x1
    6134:	01d869b3          	or	s3,a6,t4
    6138:	0017d613          	srli	a2,a5,0x1
    613c:	84b6                	mv	s1,a3
    613e:	0079f793          	andi	a5,s3,7
    6142:	e0079fe3          	bnez	a5,5f60 <__subdf3+0x11c>
    6146:	01d61793          	slli	a5,a2,0x1d
    614a:	0039d813          	srli	a6,s3,0x3
    614e:	00f86833          	or	a6,a6,a5
    6152:	85a6                	mv	a1,s1
    6154:	00365793          	srli	a5,a2,0x3
    6158:	7ff00713          	li	a4,2047
    615c:	06e58063          	beq	a1,a4,61bc <__subdf3+0x378>
    6160:	07b2                	slli	a5,a5,0xc
    6162:	83b1                	srli	a5,a5,0xc
    6164:	7ff5f713          	andi	a4,a1,2047
    6168:	8805                	andi	s0,s0,1
    616a:	bd3d                	j	5fa8 <__subdf3+0x164>
    616c:	01d76733          	or	a4,a4,t4
    6170:	00e03833          	snez	a6,a4
    6174:	01e809b3          	add	s3,a6,t5
    6178:	01e9b7b3          	sltu	a5,s3,t5
    617c:	00678633          	add	a2,a5,t1
    6180:	00861793          	slli	a5,a2,0x8
    6184:	fa07dde3          	bgez	a5,613e <__subdf3+0x2fa>
    6188:	0485                	addi	s1,s1,1
    618a:	7ff00793          	li	a5,2047
    618e:	18f49c63          	bne	s1,a5,6326 <__subdf3+0x4e2>
    6192:	8805                	andi	s0,s0,1
    6194:	7ff00713          	li	a4,2047
    6198:	4781                	li	a5,0
    619a:	4801                	li	a6,0
    619c:	b531                	j	5fa8 <__subdf3+0x164>
    619e:	10079163          	bnez	a5,62a0 <__subdf3+0x45c>
    61a2:	3c080163          	beqz	a6,6564 <__subdf3+0x720>
    61a6:	00361813          	slli	a6,a2,0x3
    61aa:	01d71793          	slli	a5,a4,0x1d
    61ae:	00385813          	srli	a6,a6,0x3
    61b2:	00f86833          	or	a6,a6,a5
    61b6:	8436                	mv	s0,a3
    61b8:	00375793          	srli	a5,a4,0x3
    61bc:	00f867b3          	or	a5,a6,a5
    61c0:	dbe9                	beqz	a5,6192 <__subdf3+0x34e>
    61c2:	4401                	li	s0,0
    61c4:	7ff00713          	li	a4,2047
    61c8:	000807b7          	lui	a5,0x80
    61cc:	4801                	li	a6,0
    61ce:	bbe9                	j	5fa8 <__subdf3+0x164>
    61d0:	ff800637          	lui	a2,0xff800
    61d4:	167d                	addi	a2,a2,-1
    61d6:	8e7d                	and	a2,a2,a5
    61d8:	0079f793          	andi	a5,s3,7
    61dc:	8c99                	sub	s1,s1,a4
    61de:	d80791e3          	bnez	a5,5f60 <__subdf3+0x11c>
    61e2:	b795                	j	6146 <__subdf3+0x302>
    61e4:	854e                	mv	a0,s3
    61e6:	0de010ef          	jal	ra,72c4 <__clzsi2>
    61ea:	01850713          	addi	a4,a0,24
    61ee:	47fd                	li	a5,31
    61f0:	d2e7d2e3          	bge	a5,a4,5f14 <__subdf3+0xd0>
    61f4:	ff850613          	addi	a2,a0,-8
    61f8:	00c997b3          	sll	a5,s3,a2
    61fc:	4981                	li	s3,0
    61fe:	b32d                	j	5f28 <__subdf3+0xe4>
    6200:	01d76833          	or	a6,a4,t4
    6204:	01003833          	snez	a6,a6
    6208:	b1c5                	j	5ee8 <__subdf3+0xa4>
    620a:	00351813          	slli	a6,a0,0x3
    620e:	01d31793          	slli	a5,t1,0x1d
    6212:	00385813          	srli	a6,a6,0x3
    6216:	00f86833          	or	a6,a6,a5
    621a:	00335793          	srli	a5,t1,0x3
    621e:	bf2d                	j	6158 <__subdf3+0x314>
    6220:	41df09b3          	sub	s3,t5,t4
    6224:	40e30933          	sub	s2,t1,a4
    6228:	013f3633          	sltu	a2,t5,s3
    622c:	40c90933          	sub	s2,s2,a2
    6230:	00891793          	slli	a5,s2,0x8
    6234:	2007ca63          	bltz	a5,6448 <__subdf3+0x604>
    6238:	0129e833          	or	a6,s3,s2
    623c:	cc0815e3          	bnez	a6,5f06 <__subdf3+0xc2>
    6240:	4781                	li	a5,0
    6242:	4401                	li	s0,0
    6244:	bf31                	j	6160 <__subdf3+0x31c>
    6246:	409885b3          	sub	a1,a7,s1
    624a:	14048163          	beqz	s1,638c <__subdf3+0x548>
    624e:	008006b7          	lui	a3,0x800
    6252:	7ff00793          	li	a5,2047
    6256:	00d36333          	or	t1,t1,a3
    625a:	20f88163          	beq	a7,a5,645c <__subdf3+0x618>
    625e:	03800793          	li	a5,56
    6262:	22b7cc63          	blt	a5,a1,649a <__subdf3+0x656>
    6266:	47fd                	li	a5,31
    6268:	2cb7c963          	blt	a5,a1,653a <__subdf3+0x6f6>
    626c:	02000793          	li	a5,32
    6270:	8f8d                	sub	a5,a5,a1
    6272:	00f31833          	sll	a6,t1,a5
    6276:	00bf56b3          	srl	a3,t5,a1
    627a:	00ff17b3          	sll	a5,t5,a5
    627e:	00d86833          	or	a6,a6,a3
    6282:	00f039b3          	snez	s3,a5
    6286:	00b35333          	srl	t1,t1,a1
    628a:	01386833          	or	a6,a6,s3
    628e:	971a                	add	a4,a4,t1
    6290:	01d809b3          	add	s3,a6,t4
    6294:	01d9b7b3          	sltu	a5,s3,t4
    6298:	00e78633          	add	a2,a5,a4
    629c:	84c6                	mv	s1,a7
    629e:	b5cd                	j	6180 <__subdf3+0x33c>
    62a0:	f20811e3          	bnez	a6,61c2 <__subdf3+0x37e>
    62a4:	00351813          	slli	a6,a0,0x3
    62a8:	01d31793          	slli	a5,t1,0x1d
    62ac:	00385813          	srli	a6,a6,0x3
    62b0:	00f86833          	or	a6,a6,a5
    62b4:	00335793          	srli	a5,t1,0x3
    62b8:	b711                	j	61bc <__subdf3+0x378>
    62ba:	00800537          	lui	a0,0x800
    62be:	7ff00793          	li	a5,2047
    62c2:	00a36333          	or	t1,t1,a0
    62c6:	e0f892e3          	bne	a7,a5,60ca <__subdf3+0x286>
    62ca:	060e                	slli	a2,a2,0x3
    62cc:	01d71813          	slli	a6,a4,0x1d
    62d0:	820d                	srli	a2,a2,0x3
    62d2:	00c86833          	or	a6,a6,a2
    62d6:	00375793          	srli	a5,a4,0x3
    62da:	8436                	mv	s0,a3
    62dc:	b5c5                	j	61bc <__subdf3+0x378>
    62de:	1705                	addi	a4,a4,-31
    62e0:	02000693          	li	a3,32
    62e4:	00e7d733          	srl	a4,a5,a4
    62e8:	00d60a63          	beq	a2,a3,62fc <__subdf3+0x4b8>
    62ec:	04000693          	li	a3,64
    62f0:	40c68633          	sub	a2,a3,a2
    62f4:	00c79633          	sll	a2,a5,a2
    62f8:	00c9e9b3          	or	s3,s3,a2
    62fc:	01303833          	snez	a6,s3
    6300:	00e869b3          	or	s3,a6,a4
    6304:	4601                	li	a2,0
    6306:	4481                	li	s1,0
    6308:	bd1d                	j	613e <__subdf3+0x2fa>
    630a:	01df09b3          	add	s3,t5,t4
    630e:	00e307b3          	add	a5,t1,a4
    6312:	01e9bf33          	sltu	t5,s3,t5
    6316:	01e78633          	add	a2,a5,t5
    631a:	00861793          	slli	a5,a2,0x8
    631e:	4485                	li	s1,1
    6320:	e007dfe3          	bgez	a5,613e <__subdf3+0x2fa>
    6324:	4489                	li	s1,2
    6326:	ff8007b7          	lui	a5,0xff800
    632a:	17fd                	addi	a5,a5,-1
    632c:	8ff1                	and	a5,a5,a2
    632e:	0019d713          	srli	a4,s3,0x1
    6332:	0019f813          	andi	a6,s3,1
    6336:	01076833          	or	a6,a4,a6
    633a:	01f79993          	slli	s3,a5,0x1f
    633e:	0109e9b3          	or	s3,s3,a6
    6342:	0017d613          	srli	a2,a5,0x1
    6346:	b911                	j	5f5a <__subdf3+0x116>
    6348:	fe058813          	addi	a6,a1,-32
    634c:	02000793          	li	a5,32
    6350:	010759b3          	srl	s3,a4,a6
    6354:	00f58a63          	beq	a1,a5,6368 <__subdf3+0x524>
    6358:	04000793          	li	a5,64
    635c:	40b785b3          	sub	a1,a5,a1
    6360:	00b71733          	sll	a4,a4,a1
    6364:	00eeeeb3          	or	t4,t4,a4
    6368:	01d03833          	snez	a6,t4
    636c:	01386833          	or	a6,a6,s3
    6370:	bea5                	j	5ee8 <__subdf3+0xa4>
    6372:	01e36333          	or	t1,t1,t5
    6376:	00603833          	snez	a6,t1
    637a:	410e89b3          	sub	s3,t4,a6
    637e:	013eb7b3          	sltu	a5,t4,s3
    6382:	40f70633          	sub	a2,a4,a5
    6386:	84c6                	mv	s1,a7
    6388:	8436                	mv	s0,a3
    638a:	b6ad                	j	5ef4 <__subdf3+0xb0>
    638c:	01e367b3          	or	a5,t1,t5
    6390:	18078763          	beqz	a5,651e <__subdf3+0x6da>
    6394:	fff58793          	addi	a5,a1,-1
    6398:	1c078c63          	beqz	a5,6570 <__subdf3+0x72c>
    639c:	7ff00693          	li	a3,2047
    63a0:	0ad58e63          	beq	a1,a3,645c <__subdf3+0x618>
    63a4:	85be                	mv	a1,a5
    63a6:	bd65                	j	625e <__subdf3+0x41a>
    63a8:	02000793          	li	a5,32
    63ac:	8f8d                	sub	a5,a5,a1
    63ae:	00bed9b3          	srl	s3,t4,a1
    63b2:	00f71833          	sll	a6,a4,a5
    63b6:	00fe9eb3          	sll	t4,t4,a5
    63ba:	01386833          	or	a6,a6,s3
    63be:	00b75733          	srl	a4,a4,a1
    63c2:	01d039b3          	snez	s3,t4
    63c6:	01386833          	or	a6,a6,s3
    63ca:	933a                	add	t1,t1,a4
    63cc:	b365                	j	6174 <__subdf3+0x330>
    63ce:	00361813          	slli	a6,a2,0x3
    63d2:	01d71793          	slli	a5,a4,0x1d
    63d6:	00385813          	srli	a6,a6,0x3
    63da:	0107e833          	or	a6,a5,a6
    63de:	8436                	mv	s0,a3
    63e0:	00375793          	srli	a5,a4,0x3
    63e4:	bb95                	j	6158 <__subdf3+0x314>
    63e6:	cbbd                	beqz	a5,645c <__subdf3+0x618>
    63e8:	01d76733          	or	a4,a4,t4
    63ec:	dc071be3          	bnez	a4,61c2 <__subdf3+0x37e>
    63f0:	050e                	slli	a0,a0,0x3
    63f2:	01d31813          	slli	a6,t1,0x1d
    63f6:	810d                	srli	a0,a0,0x3
    63f8:	00a86833          	or	a6,a6,a0
    63fc:	00335793          	srli	a5,t1,0x3
    6400:	bb75                	j	61bc <__subdf3+0x378>
    6402:	e2080fe3          	beqz	a6,6240 <__subdf3+0x3fc>
    6406:	00361813          	slli	a6,a2,0x3
    640a:	01d71793          	slli	a5,a4,0x1d
    640e:	00385813          	srli	a6,a6,0x3
    6412:	00f86833          	or	a6,a6,a5
    6416:	8436                	mv	s0,a3
    6418:	00375793          	srli	a5,a4,0x3
    641c:	b391                	j	6160 <__subdf3+0x31c>
    641e:	41df09b3          	sub	s3,t5,t4
    6422:	40e307b3          	sub	a5,t1,a4
    6426:	013f3f33          	sltu	t5,t5,s3
    642a:	41e78633          	sub	a2,a5,t5
    642e:	4485                	li	s1,1
    6430:	b4d1                	j	5ef4 <__subdf3+0xb0>
    6432:	00351813          	slli	a6,a0,0x3
    6436:	01d31693          	slli	a3,t1,0x1d
    643a:	00385813          	srli	a6,a6,0x3
    643e:	0106e833          	or	a6,a3,a6
    6442:	00335793          	srli	a5,t1,0x3
    6446:	bb9d                	j	61bc <__subdf3+0x378>
    6448:	41ee89b3          	sub	s3,t4,t5
    644c:	40670633          	sub	a2,a4,t1
    6450:	013eb933          	sltu	s2,t4,s3
    6454:	41260933          	sub	s2,a2,s2
    6458:	8436                	mv	s0,a3
    645a:	b475                	j	5f06 <__subdf3+0xc2>
    645c:	060e                	slli	a2,a2,0x3
    645e:	01d71813          	slli	a6,a4,0x1d
    6462:	820d                	srli	a2,a2,0x3
    6464:	00c86833          	or	a6,a6,a2
    6468:	00375793          	srli	a5,a4,0x3
    646c:	bb81                	j	61bc <__subdf3+0x378>
    646e:	41df09b3          	sub	s3,t5,t4
    6472:	40e307b3          	sub	a5,t1,a4
    6476:	013f3633          	sltu	a2,t5,s3
    647a:	40c78633          	sub	a2,a5,a2
    647e:	00861793          	slli	a5,a2,0x8
    6482:	0a07d763          	bgez	a5,6530 <__subdf3+0x6ec>
    6486:	41ee89b3          	sub	s3,t4,t5
    648a:	406707b3          	sub	a5,a4,t1
    648e:	013ebeb3          	sltu	t4,t4,s3
    6492:	41d78633          	sub	a2,a5,t4
    6496:	8436                	mv	s0,a3
    6498:	b4c9                	j	5f5a <__subdf3+0x116>
    649a:	01e36333          	or	t1,t1,t5
    649e:	00603833          	snez	a6,t1
    64a2:	b3fd                	j	6290 <__subdf3+0x44c>
    64a4:	fe058813          	addi	a6,a1,-32
    64a8:	02000793          	li	a5,32
    64ac:	010359b3          	srl	s3,t1,a6
    64b0:	00f58a63          	beq	a1,a5,64c4 <__subdf3+0x680>
    64b4:	04000793          	li	a5,64
    64b8:	40b785b3          	sub	a1,a5,a1
    64bc:	00b31333          	sll	t1,t1,a1
    64c0:	006f6f33          	or	t5,t5,t1
    64c4:	01e03833          	snez	a6,t5
    64c8:	01386833          	or	a6,a6,s3
    64cc:	b57d                	j	637a <__subdf3+0x536>
    64ce:	41ee89b3          	sub	s3,t4,t5
    64d2:	406707b3          	sub	a5,a4,t1
    64d6:	013ebeb3          	sltu	t4,t4,s3
    64da:	41d78633          	sub	a2,a5,t4
    64de:	8436                	mv	s0,a3
    64e0:	4485                	li	s1,1
    64e2:	bc09                	j	5ef4 <__subdf3+0xb0>
    64e4:	00361813          	slli	a6,a2,0x3
    64e8:	01d71793          	slli	a5,a4,0x1d
    64ec:	00385813          	srli	a6,a6,0x3
    64f0:	00f86833          	or	a6,a6,a5
    64f4:	00375793          	srli	a5,a4,0x3
    64f8:	b1a5                	j	6160 <__subdf3+0x31c>
    64fa:	01df09b3          	add	s3,t5,t4
    64fe:	00e307b3          	add	a5,t1,a4
    6502:	01e9bf33          	sltu	t5,s3,t5
    6506:	01e78633          	add	a2,a5,t5
    650a:	00861793          	slli	a5,a2,0x8
    650e:	c207d8e3          	bgez	a5,613e <__subdf3+0x2fa>
    6512:	ff8007b7          	lui	a5,0xff800
    6516:	17fd                	addi	a5,a5,-1
    6518:	8e7d                	and	a2,a2,a5
    651a:	4485                	li	s1,1
    651c:	b10d                	j	613e <__subdf3+0x2fa>
    651e:	060e                	slli	a2,a2,0x3
    6520:	01d71813          	slli	a6,a4,0x1d
    6524:	820d                	srli	a2,a2,0x3
    6526:	00c86833          	or	a6,a6,a2
    652a:	00375793          	srli	a5,a4,0x3
    652e:	b12d                	j	6158 <__subdf3+0x314>
    6530:	00c9e833          	or	a6,s3,a2
    6534:	d00806e3          	beqz	a6,6240 <__subdf3+0x3fc>
    6538:	b119                	j	613e <__subdf3+0x2fa>
    653a:	fe058813          	addi	a6,a1,-32
    653e:	02000793          	li	a5,32
    6542:	010359b3          	srl	s3,t1,a6
    6546:	00f58a63          	beq	a1,a5,655a <__subdf3+0x716>
    654a:	04000793          	li	a5,64
    654e:	40b785b3          	sub	a1,a5,a1
    6552:	00b31333          	sll	t1,t1,a1
    6556:	006f6f33          	or	t5,t5,t1
    655a:	01e03833          	snez	a6,t5
    655e:	01386833          	or	a6,a6,s3
    6562:	b33d                	j	6290 <__subdf3+0x44c>
    6564:	4401                	li	s0,0
    6566:	7ff00713          	li	a4,2047
    656a:	000807b7          	lui	a5,0x80
    656e:	bc2d                	j	5fa8 <__subdf3+0x164>
    6570:	01df09b3          	add	s3,t5,t4
    6574:	00e307b3          	add	a5,t1,a4
    6578:	01d9beb3          	sltu	t4,s3,t4
    657c:	01d78633          	add	a2,a5,t4
    6580:	bb69                	j	631a <__subdf3+0x4d6>

00006582 <__fixdfsi>:
__fixdfsi():
    6582:	0145d793          	srli	a5,a1,0x14
    6586:	001006b7          	lui	a3,0x100
    658a:	fff68713          	addi	a4,a3,-1 # fffff <_data_lma+0xf6f5f>
    658e:	7ff7f793          	andi	a5,a5,2047
    6592:	3fe00613          	li	a2,1022
    6596:	8f6d                	and	a4,a4,a1
    6598:	81fd                	srli	a1,a1,0x1f
    659a:	00f65c63          	bge	a2,a5,65b2 <__fixdfsi+0x30>
    659e:	41d00613          	li	a2,1053
    65a2:	00f65a63          	bge	a2,a5,65b6 <__fixdfsi+0x34>
    65a6:	80000537          	lui	a0,0x80000
    65aa:	fff54513          	not	a0,a0
    65ae:	952e                	add	a0,a0,a1
    65b0:	8082                	ret
    65b2:	4501                	li	a0,0
    65b4:	8082                	ret
    65b6:	43300613          	li	a2,1075
    65ba:	8e1d                	sub	a2,a2,a5
    65bc:	487d                	li	a6,31
    65be:	8f55                	or	a4,a4,a3
    65c0:	00c85d63          	bge	a6,a2,65da <__fixdfsi+0x58>
    65c4:	41300693          	li	a3,1043
    65c8:	40f687b3          	sub	a5,a3,a5
    65cc:	00f757b3          	srl	a5,a4,a5
    65d0:	40f00533          	neg	a0,a5
    65d4:	f1e5                	bnez	a1,65b4 <__fixdfsi+0x32>
    65d6:	853e                	mv	a0,a5
    65d8:	8082                	ret
    65da:	bed78793          	addi	a5,a5,-1043 # 7fbed <_data_lma+0x76b4d>
    65de:	00f717b3          	sll	a5,a4,a5
    65e2:	00c55533          	srl	a0,a0,a2
    65e6:	8fc9                	or	a5,a5,a0
    65e8:	b7e5                	j	65d0 <__fixdfsi+0x4e>

000065ea <__floatsidf>:
__floatsidf():
    65ea:	1141                	addi	sp,sp,-16
    65ec:	c606                	sw	ra,12(sp)
    65ee:	c422                	sw	s0,8(sp)
    65f0:	c226                	sw	s1,4(sp)
    65f2:	cd0d                	beqz	a0,662c <__floatsidf+0x42>
    65f4:	41f55793          	srai	a5,a0,0x1f
    65f8:	00a7c4b3          	xor	s1,a5,a0
    65fc:	8c9d                	sub	s1,s1,a5
    65fe:	842a                	mv	s0,a0
    6600:	8526                	mv	a0,s1
    6602:	4c3000ef          	jal	ra,72c4 <__clzsi2>
    6606:	41e00693          	li	a3,1054
    660a:	8e89                	sub	a3,a3,a0
    660c:	47a9                	li	a5,10
    660e:	807d                	srli	s0,s0,0x1f
    6610:	7ff6f693          	andi	a3,a3,2047
    6614:	02a7cd63          	blt	a5,a0,664e <__floatsidf+0x64>
    6618:	472d                	li	a4,11
    661a:	8f09                	sub	a4,a4,a0
    661c:	00e4d7b3          	srl	a5,s1,a4
    6620:	0555                	addi	a0,a0,21
    6622:	07b2                	slli	a5,a5,0xc
    6624:	00a494b3          	sll	s1,s1,a0
    6628:	83b1                	srli	a5,a5,0xc
    662a:	a029                	j	6634 <__floatsidf+0x4a>
    662c:	4401                	li	s0,0
    662e:	4681                	li	a3,0
    6630:	4781                	li	a5,0
    6632:	4481                	li	s1,0
    6634:	07b2                	slli	a5,a5,0xc
    6636:	06d2                	slli	a3,a3,0x14
    6638:	83b1                	srli	a5,a5,0xc
    663a:	047e                	slli	s0,s0,0x1f
    663c:	8fd5                	or	a5,a5,a3
    663e:	8fc1                	or	a5,a5,s0
    6640:	40b2                	lw	ra,12(sp)
    6642:	4422                	lw	s0,8(sp)
    6644:	8526                	mv	a0,s1
    6646:	85be                	mv	a1,a5
    6648:	4492                	lw	s1,4(sp)
    664a:	0141                	addi	sp,sp,16
    664c:	8082                	ret
    664e:	1555                	addi	a0,a0,-11
    6650:	00a497b3          	sll	a5,s1,a0
    6654:	07b2                	slli	a5,a5,0xc
    6656:	83b1                	srli	a5,a5,0xc
    6658:	4481                	li	s1,0
    665a:	bfe9                	j	6634 <__floatsidf+0x4a>

0000665c <__addsf3>:
__addsf3():
    665c:	1141                	addi	sp,sp,-16
    665e:	00800737          	lui	a4,0x800
    6662:	177d                	addi	a4,a4,-1
    6664:	0175d813          	srli	a6,a1,0x17
    6668:	c226                	sw	s1,4(sp)
    666a:	01755493          	srli	s1,a0,0x17
    666e:	00a77333          	and	t1,a4,a0
    6672:	0ff4f493          	andi	s1,s1,255
    6676:	00b776b3          	and	a3,a4,a1
    667a:	c04a                	sw	s2,0(sp)
    667c:	0ff87813          	andi	a6,a6,255
    6680:	01f55913          	srli	s2,a0,0x1f
    6684:	c606                	sw	ra,12(sp)
    6686:	c422                	sw	s0,8(sp)
    6688:	81fd                	srli	a1,a1,0x1f
    668a:	879a                	mv	a5,t1
    668c:	8526                	mv	a0,s1
    668e:	864a                	mv	a2,s2
    6690:	00331e13          	slli	t3,t1,0x3
    6694:	00369e93          	slli	t4,a3,0x3
    6698:	410488b3          	sub	a7,s1,a6
    669c:	0eb90a63          	beq	s2,a1,6790 <__addsf3+0x134>
    66a0:	0d105063          	blez	a7,6760 <__addsf3+0x104>
    66a4:	14080463          	beqz	a6,67ec <__addsf3+0x190>
    66a8:	0ff00793          	li	a5,255
    66ac:	14f48b63          	beq	s1,a5,6802 <__addsf3+0x1a6>
    66b0:	040007b7          	lui	a5,0x4000
    66b4:	00feeeb3          	or	t4,t4,a5
    66b8:	47ed                	li	a5,27
    66ba:	2917c163          	blt	a5,a7,693c <__addsf3+0x2e0>
    66be:	02000793          	li	a5,32
    66c2:	411787b3          	sub	a5,a5,a7
    66c6:	00fe97b3          	sll	a5,t4,a5
    66ca:	011ed8b3          	srl	a7,t4,a7
    66ce:	00f037b3          	snez	a5,a5
    66d2:	00f8e7b3          	or	a5,a7,a5
    66d6:	40fe07b3          	sub	a5,t3,a5
    66da:	00579713          	slli	a4,a5,0x5
    66de:	18075e63          	bgez	a4,687a <__addsf3+0x21e>
    66e2:	04000437          	lui	s0,0x4000
    66e6:	147d                	addi	s0,s0,-1
    66e8:	8c7d                	and	s0,s0,a5
    66ea:	8522                	mv	a0,s0
    66ec:	3d9000ef          	jal	ra,72c4 <__clzsi2>
    66f0:	156d                	addi	a0,a0,-5
    66f2:	00a417b3          	sll	a5,s0,a0
    66f6:	1a954863          	blt	a0,s1,68a6 <__addsf3+0x24a>
    66fa:	8d05                	sub	a0,a0,s1
    66fc:	00150413          	addi	s0,a0,1 # 80000001 <_eusrstack+0x5fffb001>
    6700:	02000713          	li	a4,32
    6704:	8f01                	sub	a4,a4,s0
    6706:	00e79733          	sll	a4,a5,a4
    670a:	00e03733          	snez	a4,a4
    670e:	0087d7b3          	srl	a5,a5,s0
    6712:	8fd9                	or	a5,a5,a4
    6714:	4481                	li	s1,0
    6716:	0077f713          	andi	a4,a5,7
    671a:	c719                	beqz	a4,6728 <__addsf3+0xcc>
    671c:	00f7f713          	andi	a4,a5,15
    6720:	4691                	li	a3,4
    6722:	00d70363          	beq	a4,a3,6728 <__addsf3+0xcc>
    6726:	0791                	addi	a5,a5,4
    6728:	00579713          	slli	a4,a5,0x5
    672c:	14075b63          	bgez	a4,6882 <__addsf3+0x226>
    6730:	0485                	addi	s1,s1,1
    6732:	0ff00713          	li	a4,255
    6736:	864a                	mv	a2,s2
    6738:	16e48363          	beq	s1,a4,689e <__addsf3+0x242>
    673c:	079a                	slli	a5,a5,0x6
    673e:	83a5                	srli	a5,a5,0x9
    6740:	0ff4f513          	andi	a0,s1,255
    6744:	40b2                	lw	ra,12(sp)
    6746:	4422                	lw	s0,8(sp)
    6748:	07a6                	slli	a5,a5,0x9
    674a:	01751493          	slli	s1,a0,0x17
    674e:	0097d513          	srli	a0,a5,0x9
    6752:	8d45                	or	a0,a0,s1
    6754:	067e                	slli	a2,a2,0x1f
    6756:	4492                	lw	s1,4(sp)
    6758:	4902                	lw	s2,0(sp)
    675a:	8d51                	or	a0,a0,a2
    675c:	0141                	addi	sp,sp,16
    675e:	8082                	ret
    6760:	0a089963          	bnez	a7,6812 <__addsf3+0x1b6>
    6764:	00148713          	addi	a4,s1,1
    6768:	0fe77713          	andi	a4,a4,254
    676c:	14071763          	bnez	a4,68ba <__addsf3+0x25e>
    6770:	22049063          	bnez	s1,6990 <__addsf3+0x334>
    6774:	1e0e0d63          	beqz	t3,696e <__addsf3+0x312>
    6778:	fc0e86e3          	beqz	t4,6744 <__addsf3+0xe8>
    677c:	41de07b3          	sub	a5,t3,t4
    6780:	00579713          	slli	a4,a5,0x5
    6784:	22075063          	bgez	a4,69a4 <__addsf3+0x348>
    6788:	41ce87b3          	sub	a5,t4,t3
    678c:	892e                	mv	s2,a1
    678e:	b761                	j	6716 <__addsf3+0xba>
    6790:	0b105c63          	blez	a7,6848 <__addsf3+0x1ec>
    6794:	08080e63          	beqz	a6,6830 <__addsf3+0x1d4>
    6798:	0ff00793          	li	a5,255
    679c:	06f48363          	beq	s1,a5,6802 <__addsf3+0x1a6>
    67a0:	040007b7          	lui	a5,0x4000
    67a4:	00feeeb3          	or	t4,t4,a5
    67a8:	47ed                	li	a5,27
    67aa:	1f17c963          	blt	a5,a7,699c <__addsf3+0x340>
    67ae:	02000793          	li	a5,32
    67b2:	411787b3          	sub	a5,a5,a7
    67b6:	00fe97b3          	sll	a5,t4,a5
    67ba:	011ed8b3          	srl	a7,t4,a7
    67be:	00f037b3          	snez	a5,a5
    67c2:	00f8e7b3          	or	a5,a7,a5
    67c6:	97f2                	add	a5,a5,t3
    67c8:	00579713          	slli	a4,a5,0x5
    67cc:	0a075763          	bgez	a4,687a <__addsf3+0x21e>
    67d0:	0485                	addi	s1,s1,1
    67d2:	0ff00713          	li	a4,255
    67d6:	0ce48463          	beq	s1,a4,689e <__addsf3+0x242>
    67da:	7e0006b7          	lui	a3,0x7e000
    67de:	0017d713          	srli	a4,a5,0x1
    67e2:	16fd                	addi	a3,a3,-1
    67e4:	8b85                	andi	a5,a5,1
    67e6:	8f75                	and	a4,a4,a3
    67e8:	8fd9                	or	a5,a5,a4
    67ea:	b735                	j	6716 <__addsf3+0xba>
    67ec:	080e8d63          	beqz	t4,6886 <__addsf3+0x22a>
    67f0:	18fd                	addi	a7,a7,-1
    67f2:	41de07b3          	sub	a5,t3,t4
    67f6:	ee0882e3          	beqz	a7,66da <__addsf3+0x7e>
    67fa:	0ff00793          	li	a5,255
    67fe:	eaf49de3          	bne	s1,a5,66b8 <__addsf3+0x5c>
    6802:	08030d63          	beqz	t1,689c <__addsf3+0x240>
    6806:	4601                	li	a2,0
    6808:	0ff00513          	li	a0,255
    680c:	004007b7          	lui	a5,0x400
    6810:	bf15                	j	6744 <__addsf3+0xe8>
    6812:	40980733          	sub	a4,a6,s1
    6816:	e8ed                	bnez	s1,6908 <__addsf3+0x2ac>
    6818:	140e0263          	beqz	t3,695c <__addsf3+0x300>
    681c:	177d                	addi	a4,a4,-1
    681e:	18070863          	beqz	a4,69ae <__addsf3+0x352>
    6822:	0ff00793          	li	a5,255
    6826:	0ef81963          	bne	a6,a5,6918 <__addsf3+0x2bc>
    682a:	892e                	mv	s2,a1
    682c:	8336                	mv	t1,a3
    682e:	bfd1                	j	6802 <__addsf3+0x1a6>
    6830:	040e8b63          	beqz	t4,6886 <__addsf3+0x22a>
    6834:	18fd                	addi	a7,a7,-1
    6836:	01de07b3          	add	a5,t3,t4
    683a:	f80887e3          	beqz	a7,67c8 <__addsf3+0x16c>
    683e:	0ff00793          	li	a5,255
    6842:	f6f493e3          	bne	s1,a5,67a8 <__addsf3+0x14c>
    6846:	bf75                	j	6802 <__addsf3+0x1a6>
    6848:	08089563          	bnez	a7,68d2 <__addsf3+0x276>
    684c:	0485                	addi	s1,s1,1
    684e:	0fe4f713          	andi	a4,s1,254
    6852:	12071363          	bnez	a4,6978 <__addsf3+0x31c>
    6856:	10051763          	bnez	a0,6964 <__addsf3+0x308>
    685a:	140e0f63          	beqz	t3,69b8 <__addsf3+0x35c>
    685e:	ee0e83e3          	beqz	t4,6744 <__addsf3+0xe8>
    6862:	01de07b3          	add	a5,t3,t4
    6866:	00579713          	slli	a4,a5,0x5
    686a:	4481                	li	s1,0
    686c:	00075763          	bgez	a4,687a <__addsf3+0x21e>
    6870:	fc000737          	lui	a4,0xfc000
    6874:	177d                	addi	a4,a4,-1
    6876:	8ff9                	and	a5,a5,a4
    6878:	4485                	li	s1,1
    687a:	0077f713          	andi	a4,a5,7
    687e:	e8071fe3          	bnez	a4,671c <__addsf3+0xc0>
    6882:	0037d313          	srli	t1,a5,0x3
    6886:	0ff00793          	li	a5,255
    688a:	f6f48ce3          	beq	s1,a5,6802 <__addsf3+0x1a6>
    688e:	00931793          	slli	a5,t1,0x9
    6892:	83a5                	srli	a5,a5,0x9
    6894:	0ff4f513          	andi	a0,s1,255
    6898:	864a                	mv	a2,s2
    689a:	b56d                	j	6744 <__addsf3+0xe8>
    689c:	864a                	mv	a2,s2
    689e:	0ff00513          	li	a0,255
    68a2:	4781                	li	a5,0
    68a4:	b545                	j	6744 <__addsf3+0xe8>
    68a6:	fc000737          	lui	a4,0xfc000
    68aa:	177d                	addi	a4,a4,-1
    68ac:	8ff9                	and	a5,a5,a4
    68ae:	0077f713          	andi	a4,a5,7
    68b2:	8c89                	sub	s1,s1,a0
    68b4:	e60714e3          	bnez	a4,671c <__addsf3+0xc0>
    68b8:	b7e9                	j	6882 <__addsf3+0x226>
    68ba:	41de0433          	sub	s0,t3,t4
    68be:	00541793          	slli	a5,s0,0x5
    68c2:	0c07c363          	bltz	a5,6988 <__addsf3+0x32c>
    68c6:	e20412e3          	bnez	s0,66ea <__addsf3+0x8e>
    68ca:	4601                	li	a2,0
    68cc:	4501                	li	a0,0
    68ce:	4781                	li	a5,0
    68d0:	bd95                	j	6744 <__addsf3+0xe8>
    68d2:	40980733          	sub	a4,a6,s1
    68d6:	c4ad                	beqz	s1,6940 <__addsf3+0x2e4>
    68d8:	0ff00793          	li	a5,255
    68dc:	f4f808e3          	beq	a6,a5,682c <__addsf3+0x1d0>
    68e0:	040007b7          	lui	a5,0x4000
    68e4:	00fe6e33          	or	t3,t3,a5
    68e8:	47ed                	li	a5,27
    68ea:	0ce7cc63          	blt	a5,a4,69c2 <__addsf3+0x366>
    68ee:	02000793          	li	a5,32
    68f2:	8f99                	sub	a5,a5,a4
    68f4:	00fe17b3          	sll	a5,t3,a5
    68f8:	00ee5733          	srl	a4,t3,a4
    68fc:	00f037b3          	snez	a5,a5
    6900:	8fd9                	or	a5,a5,a4
    6902:	97f6                	add	a5,a5,t4
    6904:	84c2                	mv	s1,a6
    6906:	b5c9                	j	67c8 <__addsf3+0x16c>
    6908:	0ff00793          	li	a5,255
    690c:	f0f80fe3          	beq	a6,a5,682a <__addsf3+0x1ce>
    6910:	040007b7          	lui	a5,0x4000
    6914:	00fe6e33          	or	t3,t3,a5
    6918:	47ed                	li	a5,27
    691a:	08e7c363          	blt	a5,a4,69a0 <__addsf3+0x344>
    691e:	02000693          	li	a3,32
    6922:	8e99                	sub	a3,a3,a4
    6924:	00de16b3          	sll	a3,t3,a3
    6928:	00ee57b3          	srl	a5,t3,a4
    692c:	00d03733          	snez	a4,a3
    6930:	8fd9                	or	a5,a5,a4
    6932:	40fe87b3          	sub	a5,t4,a5
    6936:	84c2                	mv	s1,a6
    6938:	892e                	mv	s2,a1
    693a:	b345                	j	66da <__addsf3+0x7e>
    693c:	4785                	li	a5,1
    693e:	bb61                	j	66d6 <__addsf3+0x7a>
    6940:	060e0e63          	beqz	t3,69bc <__addsf3+0x360>
    6944:	177d                	addi	a4,a4,-1
    6946:	01de07b3          	add	a5,t3,t4
    694a:	84c2                	mv	s1,a6
    694c:	e6070ee3          	beqz	a4,67c8 <__addsf3+0x16c>
    6950:	0ff00793          	li	a5,255
    6954:	f8f81ae3          	bne	a6,a5,68e8 <__addsf3+0x28c>
    6958:	8336                	mv	t1,a3
    695a:	b565                	j	6802 <__addsf3+0x1a6>
    695c:	8336                	mv	t1,a3
    695e:	84c2                	mv	s1,a6
    6960:	892e                	mv	s2,a1
    6962:	b715                	j	6886 <__addsf3+0x22a>
    6964:	ec0e04e3          	beqz	t3,682c <__addsf3+0x1d0>
    6968:	e80e8de3          	beqz	t4,6802 <__addsf3+0x1a6>
    696c:	bd69                	j	6806 <__addsf3+0x1aa>
    696e:	020e8d63          	beqz	t4,69a8 <__addsf3+0x34c>
    6972:	862e                	mv	a2,a1
    6974:	87b6                	mv	a5,a3
    6976:	b3f9                	j	6744 <__addsf3+0xe8>
    6978:	0ff00793          	li	a5,255
    697c:	f2f481e3          	beq	s1,a5,689e <__addsf3+0x242>
    6980:	01de07b3          	add	a5,t3,t4
    6984:	8385                	srli	a5,a5,0x1
    6986:	bdd5                	j	687a <__addsf3+0x21e>
    6988:	41ce8433          	sub	s0,t4,t3
    698c:	892e                	mv	s2,a1
    698e:	bbb1                	j	66ea <__addsf3+0x8e>
    6990:	fc0e1ce3          	bnez	t3,6968 <__addsf3+0x30c>
    6994:	e60e89e3          	beqz	t4,6806 <__addsf3+0x1aa>
    6998:	892e                	mv	s2,a1
    699a:	bd49                	j	682c <__addsf3+0x1d0>
    699c:	4785                	li	a5,1
    699e:	b525                	j	67c6 <__addsf3+0x16a>
    69a0:	4785                	li	a5,1
    69a2:	bf41                	j	6932 <__addsf3+0x2d6>
    69a4:	ec079be3          	bnez	a5,687a <__addsf3+0x21e>
    69a8:	4601                	li	a2,0
    69aa:	4781                	li	a5,0
    69ac:	bb61                	j	6744 <__addsf3+0xe8>
    69ae:	41ce87b3          	sub	a5,t4,t3
    69b2:	84c2                	mv	s1,a6
    69b4:	892e                	mv	s2,a1
    69b6:	b315                	j	66da <__addsf3+0x7e>
    69b8:	87b6                	mv	a5,a3
    69ba:	b369                	j	6744 <__addsf3+0xe8>
    69bc:	8336                	mv	t1,a3
    69be:	84c2                	mv	s1,a6
    69c0:	b5d9                	j	6886 <__addsf3+0x22a>
    69c2:	4785                	li	a5,1
    69c4:	bf3d                	j	6902 <__addsf3+0x2a6>

000069c6 <__gesf2>:
__gtsf2():
    69c6:	01755693          	srli	a3,a0,0x17
    69ca:	008007b7          	lui	a5,0x800
    69ce:	17fd                	addi	a5,a5,-1
    69d0:	0175d613          	srli	a2,a1,0x17
    69d4:	0ff6f693          	andi	a3,a3,255
    69d8:	0ff00813          	li	a6,255
    69dc:	00a7f8b3          	and	a7,a5,a0
    69e0:	01f55713          	srli	a4,a0,0x1f
    69e4:	8fed                	and	a5,a5,a1
    69e6:	0ff67613          	andi	a2,a2,255
    69ea:	81fd                	srli	a1,a1,0x1f
    69ec:	03068163          	beq	a3,a6,6a0e <__gesf2+0x48>
    69f0:	01060c63          	beq	a2,a6,6a08 <__gesf2+0x42>
    69f4:	e28d                	bnez	a3,6a16 <__gesf2+0x50>
    69f6:	e211                	bnez	a2,69fa <__gesf2+0x34>
    69f8:	c3b1                	beqz	a5,6a3c <__gesf2+0x76>
    69fa:	02088e63          	beqz	a7,6a36 <__gesf2+0x70>
    69fe:	04b70563          	beq	a4,a1,6a48 <__gesf2+0x82>
    6a02:	4505                	li	a0,1
    6a04:	e71d                	bnez	a4,6a32 <__gesf2+0x6c>
    6a06:	8082                	ret
    6a08:	d7f5                	beqz	a5,69f4 <__gesf2+0x2e>
    6a0a:	5579                	li	a0,-2
    6a0c:	8082                	ret
    6a0e:	fe089ee3          	bnez	a7,6a0a <__gesf2+0x44>
    6a12:	02d60963          	beq	a2,a3,6a44 <__gesf2+0x7e>
    6a16:	e211                	bnez	a2,6a1a <__gesf2+0x54>
    6a18:	d7ed                	beqz	a5,6a02 <__gesf2+0x3c>
    6a1a:	feb714e3          	bne	a4,a1,6a02 <__gesf2+0x3c>
    6a1e:	fed642e3          	blt	a2,a3,6a02 <__gesf2+0x3c>
    6a22:	00c6c763          	blt	a3,a2,6a30 <__gesf2+0x6a>
    6a26:	fd17eee3          	bltu	a5,a7,6a02 <__gesf2+0x3c>
    6a2a:	4501                	li	a0,0
    6a2c:	fcf8fde3          	bgeu	a7,a5,6a06 <__gesf2+0x40>
    6a30:	e701                	bnez	a4,6a38 <__gesf2+0x72>
    6a32:	557d                	li	a0,-1
    6a34:	8082                	ret
    6a36:	ddf5                	beqz	a1,6a32 <__gesf2+0x6c>
    6a38:	4505                	li	a0,1
    6a3a:	8082                	ret
    6a3c:	4501                	li	a0,0
    6a3e:	fc0892e3          	bnez	a7,6a02 <__gesf2+0x3c>
    6a42:	8082                	ret
    6a44:	dbf9                	beqz	a5,6a1a <__gesf2+0x54>
    6a46:	b7d1                	j	6a0a <__gesf2+0x44>
    6a48:	4681                	li	a3,0
    6a4a:	bfe1                	j	6a22 <__gesf2+0x5c>

00006a4c <__lesf2>:
__lesf2():
    6a4c:	01755693          	srli	a3,a0,0x17
    6a50:	008007b7          	lui	a5,0x800
    6a54:	17fd                	addi	a5,a5,-1
    6a56:	0175d613          	srli	a2,a1,0x17
    6a5a:	0ff6f693          	andi	a3,a3,255
    6a5e:	0ff00813          	li	a6,255
    6a62:	00a7f8b3          	and	a7,a5,a0
    6a66:	01f55713          	srli	a4,a0,0x1f
    6a6a:	8fed                	and	a5,a5,a1
    6a6c:	0ff67613          	andi	a2,a2,255
    6a70:	81fd                	srli	a1,a1,0x1f
    6a72:	03068763          	beq	a3,a6,6aa0 <__lesf2+0x54>
    6a76:	01060963          	beq	a2,a6,6a88 <__lesf2+0x3c>
    6a7a:	ea85                	bnez	a3,6aaa <__lesf2+0x5e>
    6a7c:	ea11                	bnez	a2,6a90 <__lesf2+0x44>
    6a7e:	eb89                	bnez	a5,6a90 <__lesf2+0x44>
    6a80:	4501                	li	a0,0
    6a82:	00089b63          	bnez	a7,6a98 <__lesf2+0x4c>
    6a86:	8082                	ret
    6a88:	4509                	li	a0,2
    6a8a:	fff5                	bnez	a5,6a86 <__lesf2+0x3a>
    6a8c:	dae5                	beqz	a3,6a7c <__lesf2+0x30>
    6a8e:	a831                	j	6aaa <__lesf2+0x5e>
    6a90:	02088c63          	beqz	a7,6ac8 <__lesf2+0x7c>
    6a94:	04b70063          	beq	a4,a1,6ad4 <__lesf2+0x88>
    6a98:	4505                	li	a0,1
    6a9a:	d775                	beqz	a4,6a86 <__lesf2+0x3a>
    6a9c:	557d                	li	a0,-1
    6a9e:	8082                	ret
    6aa0:	4509                	li	a0,2
    6aa2:	02089863          	bnez	a7,6ad2 <__lesf2+0x86>
    6aa6:	02d60463          	beq	a2,a3,6ace <__lesf2+0x82>
    6aaa:	e211                	bnez	a2,6aae <__lesf2+0x62>
    6aac:	d7f5                	beqz	a5,6a98 <__lesf2+0x4c>
    6aae:	feb715e3          	bne	a4,a1,6a98 <__lesf2+0x4c>
    6ab2:	fed643e3          	blt	a2,a3,6a98 <__lesf2+0x4c>
    6ab6:	00c6c763          	blt	a3,a2,6ac4 <__lesf2+0x78>
    6aba:	fd17efe3          	bltu	a5,a7,6a98 <__lesf2+0x4c>
    6abe:	4501                	li	a0,0
    6ac0:	fcf8f3e3          	bgeu	a7,a5,6a86 <__lesf2+0x3a>
    6ac4:	e319                	bnez	a4,6aca <__lesf2+0x7e>
    6ac6:	bfd9                	j	6a9c <__lesf2+0x50>
    6ac8:	d9f1                	beqz	a1,6a9c <__lesf2+0x50>
    6aca:	4505                	li	a0,1
    6acc:	8082                	ret
    6ace:	d3e5                	beqz	a5,6aae <__lesf2+0x62>
    6ad0:	8082                	ret
    6ad2:	8082                	ret
    6ad4:	4681                	li	a3,0
    6ad6:	b7c5                	j	6ab6 <__lesf2+0x6a>

00006ad8 <__mulsf3>:
__mulsf3():
    6ad8:	7179                	addi	sp,sp,-48
    6ada:	d422                	sw	s0,40(sp)
    6adc:	01755413          	srli	s0,a0,0x17
    6ae0:	ce4e                	sw	s3,28(sp)
    6ae2:	cc52                	sw	s4,24(sp)
    6ae4:	00951993          	slli	s3,a0,0x9
    6ae8:	d606                	sw	ra,44(sp)
    6aea:	d226                	sw	s1,36(sp)
    6aec:	d04a                	sw	s2,32(sp)
    6aee:	ca56                	sw	s5,20(sp)
    6af0:	c85a                	sw	s6,16(sp)
    6af2:	0ff47413          	andi	s0,s0,255
    6af6:	0099d993          	srli	s3,s3,0x9
    6afa:	01f55a13          	srli	s4,a0,0x1f
    6afe:	c469                	beqz	s0,6bc8 <__mulsf3+0xf0>
    6b00:	0ff00793          	li	a5,255
    6b04:	0ef40863          	beq	s0,a5,6bf4 <__mulsf3+0x11c>
    6b08:	00399793          	slli	a5,s3,0x3
    6b0c:	04000737          	lui	a4,0x4000
    6b10:	00e7e9b3          	or	s3,a5,a4
    6b14:	f8140413          	addi	s0,s0,-127 # 3ffff81 <_data_lma+0x3ff6ee1>
    6b18:	4481                	li	s1,0
    6b1a:	4b01                	li	s6,0
    6b1c:	0175d713          	srli	a4,a1,0x17
    6b20:	00959a93          	slli	s5,a1,0x9
    6b24:	0ff77713          	andi	a4,a4,255
    6b28:	009ada93          	srli	s5,s5,0x9
    6b2c:	01f5d913          	srli	s2,a1,0x1f
    6b30:	cf45                	beqz	a4,6be8 <__mulsf3+0x110>
    6b32:	0ff00793          	li	a5,255
    6b36:	02f70c63          	beq	a4,a5,6b6e <__mulsf3+0x96>
    6b3a:	0a8e                	slli	s5,s5,0x3
    6b3c:	f8170713          	addi	a4,a4,-127 # 3ffff81 <_data_lma+0x3ff6ee1>
    6b40:	040007b7          	lui	a5,0x4000
    6b44:	00faeab3          	or	s5,s5,a5
    6b48:	943a                	add	s0,s0,a4
    6b4a:	4601                	li	a2,0
    6b4c:	012a4533          	xor	a0,s4,s2
    6b50:	47bd                	li	a5,15
    6b52:	86aa                	mv	a3,a0
    6b54:	00140593          	addi	a1,s0,1
    6b58:	1097e063          	bltu	a5,s1,6c58 <__mulsf3+0x180>
    6b5c:	00002717          	auipc	a4,0x2
    6b60:	32870713          	addi	a4,a4,808 # 8e84 <UARTN+0x50>
    6b64:	048a                	slli	s1,s1,0x2
    6b66:	94ba                	add	s1,s1,a4
    6b68:	409c                	lw	a5,0(s1)
    6b6a:	97ba                	add	a5,a5,a4
    6b6c:	8782                	jr	a5
    6b6e:	0ff40413          	addi	s0,s0,255
    6b72:	0c0a9663          	bnez	s5,6c3e <__mulsf3+0x166>
    6b76:	0024e493          	ori	s1,s1,2
    6b7a:	4609                	li	a2,2
    6b7c:	bfc1                	j	6b4c <__mulsf3+0x74>
    6b7e:	4501                	li	a0,0
    6b80:	0ff00713          	li	a4,255
    6b84:	004007b7          	lui	a5,0x400
    6b88:	50b2                	lw	ra,44(sp)
    6b8a:	5422                	lw	s0,40(sp)
    6b8c:	07a6                	slli	a5,a5,0x9
    6b8e:	075e                	slli	a4,a4,0x17
    6b90:	83a5                	srli	a5,a5,0x9
    6b92:	057e                	slli	a0,a0,0x1f
    6b94:	8fd9                	or	a5,a5,a4
    6b96:	5492                	lw	s1,36(sp)
    6b98:	5902                	lw	s2,32(sp)
    6b9a:	49f2                	lw	s3,28(sp)
    6b9c:	4a62                	lw	s4,24(sp)
    6b9e:	4ad2                	lw	s5,20(sp)
    6ba0:	4b42                	lw	s6,16(sp)
    6ba2:	8d5d                	or	a0,a0,a5
    6ba4:	6145                	addi	sp,sp,48
    6ba6:	8082                	ret
    6ba8:	86ca                	mv	a3,s2
    6baa:	89d6                	mv	s3,s5
    6bac:	8b32                	mv	s6,a2
    6bae:	4789                	li	a5,2
    6bb0:	08fb0f63          	beq	s6,a5,6c4e <__mulsf3+0x176>
    6bb4:	478d                	li	a5,3
    6bb6:	fcfb04e3          	beq	s6,a5,6b7e <__mulsf3+0xa6>
    6bba:	4785                	li	a5,1
    6bbc:	8536                	mv	a0,a3
    6bbe:	1afb1063          	bne	s6,a5,6d5e <__mulsf3+0x286>
    6bc2:	4701                	li	a4,0
    6bc4:	4781                	li	a5,0
    6bc6:	b7c9                	j	6b88 <__mulsf3+0xb0>
    6bc8:	04099d63          	bnez	s3,6c22 <__mulsf3+0x14a>
    6bcc:	0175d713          	srli	a4,a1,0x17
    6bd0:	00959a93          	slli	s5,a1,0x9
    6bd4:	0ff77713          	andi	a4,a4,255
    6bd8:	4491                	li	s1,4
    6bda:	4401                	li	s0,0
    6bdc:	4b05                	li	s6,1
    6bde:	009ada93          	srli	s5,s5,0x9
    6be2:	01f5d913          	srli	s2,a1,0x1f
    6be6:	f731                	bnez	a4,6b32 <__mulsf3+0x5a>
    6be8:	000a9d63          	bnez	s5,6c02 <__mulsf3+0x12a>
    6bec:	0014e493          	ori	s1,s1,1
    6bf0:	4605                	li	a2,1
    6bf2:	bfa9                	j	6b4c <__mulsf3+0x74>
    6bf4:	02099263          	bnez	s3,6c18 <__mulsf3+0x140>
    6bf8:	44a1                	li	s1,8
    6bfa:	0ff00413          	li	s0,255
    6bfe:	4b09                	li	s6,2
    6c00:	bf31                	j	6b1c <__mulsf3+0x44>
    6c02:	8556                	mv	a0,s5
    6c04:	25c1                	jal	72c4 <__clzsi2>
    6c06:	ffb50793          	addi	a5,a0,-5
    6c0a:	8c09                	sub	s0,s0,a0
    6c0c:	00fa9ab3          	sll	s5,s5,a5
    6c10:	f8a40413          	addi	s0,s0,-118
    6c14:	4601                	li	a2,0
    6c16:	bf1d                	j	6b4c <__mulsf3+0x74>
    6c18:	44b1                	li	s1,12
    6c1a:	0ff00413          	li	s0,255
    6c1e:	4b0d                	li	s6,3
    6c20:	bdf5                	j	6b1c <__mulsf3+0x44>
    6c22:	854e                	mv	a0,s3
    6c24:	c62e                	sw	a1,12(sp)
    6c26:	2d79                	jal	72c4 <__clzsi2>
    6c28:	ffb50793          	addi	a5,a0,-5
    6c2c:	f8a00413          	li	s0,-118
    6c30:	00f999b3          	sll	s3,s3,a5
    6c34:	8c09                	sub	s0,s0,a0
    6c36:	4481                	li	s1,0
    6c38:	4b01                	li	s6,0
    6c3a:	45b2                	lw	a1,12(sp)
    6c3c:	b5c5                	j	6b1c <__mulsf3+0x44>
    6c3e:	0034e493          	ori	s1,s1,3
    6c42:	460d                	li	a2,3
    6c44:	b721                	j	6b4c <__mulsf3+0x74>
    6c46:	4789                	li	a5,2
    6c48:	86d2                	mv	a3,s4
    6c4a:	f6fb15e3          	bne	s6,a5,6bb4 <__mulsf3+0xdc>
    6c4e:	8536                	mv	a0,a3
    6c50:	0ff00713          	li	a4,255
    6c54:	4781                	li	a5,0
    6c56:	bf0d                	j	6b88 <__mulsf3+0xb0>
    6c58:	6341                	lui	t1,0x10
    6c5a:	fff30693          	addi	a3,t1,-1 # ffff <_data_lma+0x6f5f>
    6c5e:	0109d613          	srli	a2,s3,0x10
    6c62:	010ad893          	srli	a7,s5,0x10
    6c66:	00d9f7b3          	and	a5,s3,a3
    6c6a:	00dafab3          	and	s5,s5,a3
    6c6e:	03578833          	mul	a6,a5,s5
    6c72:	02f889b3          	mul	s3,a7,a5
    6c76:	01085713          	srli	a4,a6,0x10
    6c7a:	03560ab3          	mul	s5,a2,s5
    6c7e:	99d6                	add	s3,s3,s5
    6c80:	974e                	add	a4,a4,s3
    6c82:	03160633          	mul	a2,a2,a7
    6c86:	01577363          	bgeu	a4,s5,6c8c <__mulsf3+0x1b4>
    6c8a:	961a                	add	a2,a2,t1
    6c8c:	67c1                	lui	a5,0x10
    6c8e:	17fd                	addi	a5,a5,-1
    6c90:	00f776b3          	and	a3,a4,a5
    6c94:	00f87833          	and	a6,a6,a5
    6c98:	06c2                	slli	a3,a3,0x10
    6c9a:	96c2                	add	a3,a3,a6
    6c9c:	00669993          	slli	s3,a3,0x6
    6ca0:	01075793          	srli	a5,a4,0x10
    6ca4:	013039b3          	snez	s3,s3
    6ca8:	82e9                	srli	a3,a3,0x1a
    6caa:	97b2                	add	a5,a5,a2
    6cac:	079a                	slli	a5,a5,0x6
    6cae:	00d9e6b3          	or	a3,s3,a3
    6cb2:	00d7e9b3          	or	s3,a5,a3
    6cb6:	00499793          	slli	a5,s3,0x4
    6cba:	0007d963          	bgez	a5,6ccc <__mulsf3+0x1f4>
    6cbe:	0019d713          	srli	a4,s3,0x1
    6cc2:	0019f793          	andi	a5,s3,1
    6cc6:	00f769b3          	or	s3,a4,a5
    6cca:	842e                	mv	s0,a1
    6ccc:	07f40713          	addi	a4,s0,127
    6cd0:	04e05063          	blez	a4,6d10 <__mulsf3+0x238>
    6cd4:	0079f793          	andi	a5,s3,7
    6cd8:	c799                	beqz	a5,6ce6 <__mulsf3+0x20e>
    6cda:	00f9f793          	andi	a5,s3,15
    6cde:	4691                	li	a3,4
    6ce0:	00d78363          	beq	a5,a3,6ce6 <__mulsf3+0x20e>
    6ce4:	0991                	addi	s3,s3,4
    6ce6:	00499793          	slli	a5,s3,0x4
    6cea:	0007d963          	bgez	a5,6cfc <__mulsf3+0x224>
    6cee:	f80007b7          	lui	a5,0xf8000
    6cf2:	17fd                	addi	a5,a5,-1
    6cf4:	00f9f9b3          	and	s3,s3,a5
    6cf8:	08040713          	addi	a4,s0,128
    6cfc:	0fe00793          	li	a5,254
    6d00:	04e7cb63          	blt	a5,a4,6d56 <__mulsf3+0x27e>
    6d04:	00699793          	slli	a5,s3,0x6
    6d08:	83a5                	srli	a5,a5,0x9
    6d0a:	0ff77713          	andi	a4,a4,255
    6d0e:	bdad                	j	6b88 <__mulsf3+0xb0>
    6d10:	4785                	li	a5,1
    6d12:	40e786b3          	sub	a3,a5,a4
    6d16:	c711                	beqz	a4,6d22 <__mulsf3+0x24a>
    6d18:	466d                	li	a2,27
    6d1a:	4701                	li	a4,0
    6d1c:	4781                	li	a5,0
    6d1e:	e6d645e3          	blt	a2,a3,6b88 <__mulsf3+0xb0>
    6d22:	09e40713          	addi	a4,s0,158
    6d26:	00e99733          	sll	a4,s3,a4
    6d2a:	00e03733          	snez	a4,a4
    6d2e:	00d9d7b3          	srl	a5,s3,a3
    6d32:	8fd9                	or	a5,a5,a4
    6d34:	0077f713          	andi	a4,a5,7
    6d38:	c719                	beqz	a4,6d46 <__mulsf3+0x26e>
    6d3a:	00f7f713          	andi	a4,a5,15
    6d3e:	4691                	li	a3,4
    6d40:	00d70363          	beq	a4,a3,6d46 <__mulsf3+0x26e>
    6d44:	0791                	addi	a5,a5,4
    6d46:	00579713          	slli	a4,a5,0x5
    6d4a:	00074c63          	bltz	a4,6d62 <__mulsf3+0x28a>
    6d4e:	079a                	slli	a5,a5,0x6
    6d50:	83a5                	srli	a5,a5,0x9
    6d52:	4701                	li	a4,0
    6d54:	bd15                	j	6b88 <__mulsf3+0xb0>
    6d56:	0ff00713          	li	a4,255
    6d5a:	4781                	li	a5,0
    6d5c:	b535                	j	6b88 <__mulsf3+0xb0>
    6d5e:	842e                	mv	s0,a1
    6d60:	b7b5                	j	6ccc <__mulsf3+0x1f4>
    6d62:	4705                	li	a4,1
    6d64:	4781                	li	a5,0
    6d66:	b50d                	j	6b88 <__mulsf3+0xb0>

00006d68 <__subsf3>:
__subsf3():
    6d68:	00800737          	lui	a4,0x800
    6d6c:	1141                	addi	sp,sp,-16
    6d6e:	177d                	addi	a4,a4,-1
    6d70:	01755693          	srli	a3,a0,0x17
    6d74:	0175d813          	srli	a6,a1,0x17
    6d78:	00a777b3          	and	a5,a4,a0
    6d7c:	0ff6f693          	andi	a3,a3,255
    6d80:	01f55e93          	srli	t4,a0,0x1f
    6d84:	00b77633          	and	a2,a4,a1
    6d88:	c226                	sw	s1,4(sp)
    6d8a:	c04a                	sw	s2,0(sp)
    6d8c:	0ff87813          	andi	a6,a6,255
    6d90:	c606                	sw	ra,12(sp)
    6d92:	c422                	sw	s0,8(sp)
    6d94:	0ff00313          	li	t1,255
    6d98:	8e3e                	mv	t3,a5
    6d9a:	8936                	mv	s2,a3
    6d9c:	84f6                	mv	s1,t4
    6d9e:	00379f13          	slli	t5,a5,0x3
    6da2:	81fd                	srli	a1,a1,0x1f
    6da4:	00361513          	slli	a0,a2,0x3
    6da8:	410688b3          	sub	a7,a3,a6
    6dac:	10680263          	beq	a6,t1,6eb0 <__subsf3+0x148>
    6db0:	0015c593          	xori	a1,a1,1
    6db4:	10be8c63          	beq	t4,a1,6ecc <__subsf3+0x164>
    6db8:	0d105463          	blez	a7,6e80 <__subsf3+0x118>
    6dbc:	10081063          	bnez	a6,6ebc <__subsf3+0x154>
    6dc0:	1e050463          	beqz	a0,6fa8 <__subsf3+0x240>
    6dc4:	18fd                	addi	a7,a7,-1
    6dc6:	40af07b3          	sub	a5,t5,a0
    6dca:	02088663          	beqz	a7,6df6 <__subsf3+0x8e>
    6dce:	0ff00793          	li	a5,255
    6dd2:	16f68863          	beq	a3,a5,6f42 <__subsf3+0x1da>
    6dd6:	47ed                	li	a5,27
    6dd8:	2917c763          	blt	a5,a7,7066 <__subsf3+0x2fe>
    6ddc:	02000713          	li	a4,32
    6de0:	41170733          	sub	a4,a4,a7
    6de4:	00e51733          	sll	a4,a0,a4
    6de8:	011557b3          	srl	a5,a0,a7
    6dec:	00e03733          	snez	a4,a4
    6df0:	8fd9                	or	a5,a5,a4
    6df2:	40ff07b3          	sub	a5,t5,a5
    6df6:	00579713          	slli	a4,a5,0x5
    6dfa:	1a075163          	bgez	a4,6f9c <__subsf3+0x234>
    6dfe:	04000437          	lui	s0,0x4000
    6e02:	147d                	addi	s0,s0,-1
    6e04:	8c7d                	and	s0,s0,a5
    6e06:	8522                	mv	a0,s0
    6e08:	2975                	jal	72c4 <__clzsi2>
    6e0a:	156d                	addi	a0,a0,-5
    6e0c:	00a417b3          	sll	a5,s0,a0
    6e10:	1b254e63          	blt	a0,s2,6fcc <__subsf3+0x264>
    6e14:	41250533          	sub	a0,a0,s2
    6e18:	00150413          	addi	s0,a0,1
    6e1c:	02000713          	li	a4,32
    6e20:	8f01                	sub	a4,a4,s0
    6e22:	00e79733          	sll	a4,a5,a4
    6e26:	00e03733          	snez	a4,a4
    6e2a:	0087d7b3          	srl	a5,a5,s0
    6e2e:	8fd9                	or	a5,a5,a4
    6e30:	4901                	li	s2,0
    6e32:	0077f713          	andi	a4,a5,7
    6e36:	c719                	beqz	a4,6e44 <__subsf3+0xdc>
    6e38:	00f7f713          	andi	a4,a5,15
    6e3c:	4691                	li	a3,4
    6e3e:	00d70363          	beq	a4,a3,6e44 <__subsf3+0xdc>
    6e42:	0791                	addi	a5,a5,4
    6e44:	00579713          	slli	a4,a5,0x5
    6e48:	14075e63          	bgez	a4,6fa4 <__subsf3+0x23c>
    6e4c:	00190693          	addi	a3,s2,1 # 800001 <_data_lma+0x7f6f61>
    6e50:	0ff00713          	li	a4,255
    6e54:	0014fe93          	andi	t4,s1,1
    6e58:	16e68663          	beq	a3,a4,6fc4 <__subsf3+0x25c>
    6e5c:	079a                	slli	a5,a5,0x6
    6e5e:	83a5                	srli	a5,a5,0x9
    6e60:	0ff6f693          	andi	a3,a3,255
    6e64:	07a6                	slli	a5,a5,0x9
    6e66:	40b2                	lw	ra,12(sp)
    6e68:	4422                	lw	s0,8(sp)
    6e6a:	0097d513          	srli	a0,a5,0x9
    6e6e:	06de                	slli	a3,a3,0x17
    6e70:	01fe9793          	slli	a5,t4,0x1f
    6e74:	8d55                	or	a0,a0,a3
    6e76:	4492                	lw	s1,4(sp)
    6e78:	4902                	lw	s2,0(sp)
    6e7a:	8d5d                	or	a0,a0,a5
    6e7c:	0141                	addi	sp,sp,16
    6e7e:	8082                	ret
    6e80:	0a089263          	bnez	a7,6f24 <__subsf3+0x1bc>
    6e84:	00168713          	addi	a4,a3,1 # 7e000001 <_eusrstack+0x5dffb001>
    6e88:	0fe77713          	andi	a4,a4,254
    6e8c:	14071b63          	bnez	a4,6fe2 <__subsf3+0x27a>
    6e90:	22069463          	bnez	a3,70b8 <__subsf3+0x350>
    6e94:	200f0263          	beqz	t5,7098 <__subsf3+0x330>
    6e98:	d571                	beqz	a0,6e64 <__subsf3+0xfc>
    6e9a:	40af07b3          	sub	a5,t5,a0
    6e9e:	00579713          	slli	a4,a5,0x5
    6ea2:	22075563          	bgez	a4,70cc <__subsf3+0x364>
    6ea6:	41e507b3          	sub	a5,a0,t5
    6eaa:	4901                	li	s2,0
    6eac:	84ae                	mv	s1,a1
    6eae:	b751                	j	6e32 <__subsf3+0xca>
    6eb0:	f00500e3          	beqz	a0,6db0 <__subsf3+0x48>
    6eb4:	0abe8a63          	beq	t4,a1,6f68 <__subsf3+0x200>
    6eb8:	fd1054e3          	blez	a7,6e80 <__subsf3+0x118>
    6ebc:	0ff00793          	li	a5,255
    6ec0:	08f68163          	beq	a3,a5,6f42 <__subsf3+0x1da>
    6ec4:	040007b7          	lui	a5,0x4000
    6ec8:	8d5d                	or	a0,a0,a5
    6eca:	b731                	j	6dd6 <__subsf3+0x6e>
    6ecc:	09105e63          	blez	a7,6f68 <__subsf3+0x200>
    6ed0:	08080163          	beqz	a6,6f52 <__subsf3+0x1ea>
    6ed4:	0ff00793          	li	a5,255
    6ed8:	06f68563          	beq	a3,a5,6f42 <__subsf3+0x1da>
    6edc:	040007b7          	lui	a5,0x4000
    6ee0:	8d5d                	or	a0,a0,a5
    6ee2:	47ed                	li	a5,27
    6ee4:	1f17c063          	blt	a5,a7,70c4 <__subsf3+0x35c>
    6ee8:	02000713          	li	a4,32
    6eec:	41170733          	sub	a4,a4,a7
    6ef0:	00e51733          	sll	a4,a0,a4
    6ef4:	011557b3          	srl	a5,a0,a7
    6ef8:	00e03733          	snez	a4,a4
    6efc:	8fd9                	or	a5,a5,a4
    6efe:	97fa                	add	a5,a5,t5
    6f00:	00579713          	slli	a4,a5,0x5
    6f04:	08075c63          	bgez	a4,6f9c <__subsf3+0x234>
    6f08:	0905                	addi	s2,s2,1
    6f0a:	0ff00713          	li	a4,255
    6f0e:	0ae90b63          	beq	s2,a4,6fc4 <__subsf3+0x25c>
    6f12:	7e0006b7          	lui	a3,0x7e000
    6f16:	0017d713          	srli	a4,a5,0x1
    6f1a:	16fd                	addi	a3,a3,-1
    6f1c:	8b85                	andi	a5,a5,1
    6f1e:	8f75                	and	a4,a4,a3
    6f20:	8fd9                	or	a5,a5,a4
    6f22:	bf01                	j	6e32 <__subsf3+0xca>
    6f24:	40d80733          	sub	a4,a6,a3
    6f28:	10069563          	bnez	a3,7032 <__subsf3+0x2ca>
    6f2c:	140f0d63          	beqz	t5,7086 <__subsf3+0x31e>
    6f30:	177d                	addi	a4,a4,-1
    6f32:	1a070363          	beqz	a4,70d8 <__subsf3+0x370>
    6f36:	0ff00793          	li	a5,255
    6f3a:	10f81463          	bne	a6,a5,7042 <__subsf3+0x2da>
    6f3e:	84ae                	mv	s1,a1
    6f40:	8e32                	mv	t3,a2
    6f42:	060e0f63          	beqz	t3,6fc0 <__subsf3+0x258>
    6f46:	4e81                	li	t4,0
    6f48:	0ff00693          	li	a3,255
    6f4c:	004007b7          	lui	a5,0x400
    6f50:	bf11                	j	6e64 <__subsf3+0xfc>
    6f52:	c939                	beqz	a0,6fa8 <__subsf3+0x240>
    6f54:	18fd                	addi	a7,a7,-1
    6f56:	00af07b3          	add	a5,t5,a0
    6f5a:	fa0883e3          	beqz	a7,6f00 <__subsf3+0x198>
    6f5e:	0ff00793          	li	a5,255
    6f62:	f8f690e3          	bne	a3,a5,6ee2 <__subsf3+0x17a>
    6f66:	bff1                	j	6f42 <__subsf3+0x1da>
    6f68:	08089963          	bnez	a7,6ffa <__subsf3+0x292>
    6f6c:	00168913          	addi	s2,a3,1 # 7e000001 <_eusrstack+0x5dffb001>
    6f70:	0fe97713          	andi	a4,s2,254
    6f74:	12071663          	bnez	a4,70a0 <__subsf3+0x338>
    6f78:	10069b63          	bnez	a3,708e <__subsf3+0x326>
    6f7c:	160f0363          	beqz	t5,70e2 <__subsf3+0x37a>
    6f80:	ee0502e3          	beqz	a0,6e64 <__subsf3+0xfc>
    6f84:	00af07b3          	add	a5,t5,a0
    6f88:	00579713          	slli	a4,a5,0x5
    6f8c:	4901                	li	s2,0
    6f8e:	00075763          	bgez	a4,6f9c <__subsf3+0x234>
    6f92:	fc000737          	lui	a4,0xfc000
    6f96:	177d                	addi	a4,a4,-1
    6f98:	8ff9                	and	a5,a5,a4
    6f9a:	4905                	li	s2,1
    6f9c:	0077f713          	andi	a4,a5,7
    6fa0:	e8071ce3          	bnez	a4,6e38 <__subsf3+0xd0>
    6fa4:	0037de13          	srli	t3,a5,0x3
    6fa8:	0ff00793          	li	a5,255
    6fac:	f8f90be3          	beq	s2,a5,6f42 <__subsf3+0x1da>
    6fb0:	009e1793          	slli	a5,t3,0x9
    6fb4:	83a5                	srli	a5,a5,0x9
    6fb6:	0ff97693          	andi	a3,s2,255
    6fba:	0014fe93          	andi	t4,s1,1
    6fbe:	b55d                	j	6e64 <__subsf3+0xfc>
    6fc0:	0014fe93          	andi	t4,s1,1
    6fc4:	0ff00693          	li	a3,255
    6fc8:	4781                	li	a5,0
    6fca:	bd69                	j	6e64 <__subsf3+0xfc>
    6fcc:	fc000737          	lui	a4,0xfc000
    6fd0:	177d                	addi	a4,a4,-1
    6fd2:	8ff9                	and	a5,a5,a4
    6fd4:	0077f713          	andi	a4,a5,7
    6fd8:	40a90933          	sub	s2,s2,a0
    6fdc:	e4071ee3          	bnez	a4,6e38 <__subsf3+0xd0>
    6fe0:	b7d1                	j	6fa4 <__subsf3+0x23c>
    6fe2:	40af0433          	sub	s0,t5,a0
    6fe6:	00541793          	slli	a5,s0,0x5
    6fea:	0c07c363          	bltz	a5,70b0 <__subsf3+0x348>
    6fee:	e0041ce3          	bnez	s0,6e06 <__subsf3+0x9e>
    6ff2:	4e81                	li	t4,0
    6ff4:	4681                	li	a3,0
    6ff6:	4781                	li	a5,0
    6ff8:	b5b5                	j	6e64 <__subsf3+0xfc>
    6ffa:	40d80733          	sub	a4,a6,a3
    6ffe:	c6b5                	beqz	a3,706a <__subsf3+0x302>
    7000:	0ff00793          	li	a5,255
    7004:	f2f80ee3          	beq	a6,a5,6f40 <__subsf3+0x1d8>
    7008:	040007b7          	lui	a5,0x4000
    700c:	00ff6f33          	or	t5,t5,a5
    7010:	47ed                	li	a5,27
    7012:	0ce7cd63          	blt	a5,a4,70ec <__subsf3+0x384>
    7016:	02000793          	li	a5,32
    701a:	8f99                	sub	a5,a5,a4
    701c:	00ff17b3          	sll	a5,t5,a5
    7020:	00ef5733          	srl	a4,t5,a4
    7024:	00f037b3          	snez	a5,a5
    7028:	8f5d                	or	a4,a4,a5
    702a:	00a707b3          	add	a5,a4,a0
    702e:	8942                	mv	s2,a6
    7030:	bdc1                	j	6f00 <__subsf3+0x198>
    7032:	0ff00793          	li	a5,255
    7036:	f0f804e3          	beq	a6,a5,6f3e <__subsf3+0x1d6>
    703a:	040007b7          	lui	a5,0x4000
    703e:	00ff6f33          	or	t5,t5,a5
    7042:	47ed                	li	a5,27
    7044:	08e7c263          	blt	a5,a4,70c8 <__subsf3+0x360>
    7048:	02000793          	li	a5,32
    704c:	8f99                	sub	a5,a5,a4
    704e:	00ff17b3          	sll	a5,t5,a5
    7052:	00ef5733          	srl	a4,t5,a4
    7056:	00f037b3          	snez	a5,a5
    705a:	8fd9                	or	a5,a5,a4
    705c:	40f507b3          	sub	a5,a0,a5
    7060:	8942                	mv	s2,a6
    7062:	84ae                	mv	s1,a1
    7064:	bb49                	j	6df6 <__subsf3+0x8e>
    7066:	4785                	li	a5,1
    7068:	b369                	j	6df2 <__subsf3+0x8a>
    706a:	060f0e63          	beqz	t5,70e6 <__subsf3+0x37e>
    706e:	177d                	addi	a4,a4,-1
    7070:	00af07b3          	add	a5,t5,a0
    7074:	8942                	mv	s2,a6
    7076:	e80705e3          	beqz	a4,6f00 <__subsf3+0x198>
    707a:	0ff00793          	li	a5,255
    707e:	f8f819e3          	bne	a6,a5,7010 <__subsf3+0x2a8>
    7082:	8e32                	mv	t3,a2
    7084:	bd7d                	j	6f42 <__subsf3+0x1da>
    7086:	8e32                	mv	t3,a2
    7088:	8942                	mv	s2,a6
    708a:	84ae                	mv	s1,a1
    708c:	bf31                	j	6fa8 <__subsf3+0x240>
    708e:	ea0f09e3          	beqz	t5,6f40 <__subsf3+0x1d8>
    7092:	ea0508e3          	beqz	a0,6f42 <__subsf3+0x1da>
    7096:	bd45                	j	6f46 <__subsf3+0x1de>
    7098:	cd0d                	beqz	a0,70d2 <__subsf3+0x36a>
    709a:	8eae                	mv	t4,a1
    709c:	87b2                	mv	a5,a2
    709e:	b3d9                	j	6e64 <__subsf3+0xfc>
    70a0:	0ff00793          	li	a5,255
    70a4:	f2f900e3          	beq	s2,a5,6fc4 <__subsf3+0x25c>
    70a8:	00af07b3          	add	a5,t5,a0
    70ac:	8385                	srli	a5,a5,0x1
    70ae:	b5fd                	j	6f9c <__subsf3+0x234>
    70b0:	41e50433          	sub	s0,a0,t5
    70b4:	84ae                	mv	s1,a1
    70b6:	bb81                	j	6e06 <__subsf3+0x9e>
    70b8:	fc0f1de3          	bnez	t5,7092 <__subsf3+0x32a>
    70bc:	e80505e3          	beqz	a0,6f46 <__subsf3+0x1de>
    70c0:	84ae                	mv	s1,a1
    70c2:	bdbd                	j	6f40 <__subsf3+0x1d8>
    70c4:	4785                	li	a5,1
    70c6:	bd25                	j	6efe <__subsf3+0x196>
    70c8:	4785                	li	a5,1
    70ca:	bf49                	j	705c <__subsf3+0x2f4>
    70cc:	4901                	li	s2,0
    70ce:	ec0797e3          	bnez	a5,6f9c <__subsf3+0x234>
    70d2:	4e81                	li	t4,0
    70d4:	4781                	li	a5,0
    70d6:	b379                	j	6e64 <__subsf3+0xfc>
    70d8:	41e507b3          	sub	a5,a0,t5
    70dc:	8942                	mv	s2,a6
    70de:	84ae                	mv	s1,a1
    70e0:	bb19                	j	6df6 <__subsf3+0x8e>
    70e2:	87b2                	mv	a5,a2
    70e4:	b341                	j	6e64 <__subsf3+0xfc>
    70e6:	8e32                	mv	t3,a2
    70e8:	8942                	mv	s2,a6
    70ea:	bd7d                	j	6fa8 <__subsf3+0x240>
    70ec:	4705                	li	a4,1
    70ee:	bf35                	j	702a <__subsf3+0x2c2>

000070f0 <__fixsfsi>:
__fixsfsi():
    70f0:	00800637          	lui	a2,0x800
    70f4:	01755713          	srli	a4,a0,0x17
    70f8:	fff60793          	addi	a5,a2,-1 # 7fffff <_data_lma+0x7f6f5f>
    70fc:	0ff77713          	andi	a4,a4,255
    7100:	07e00593          	li	a1,126
    7104:	00a7f6b3          	and	a3,a5,a0
    7108:	01f55793          	srli	a5,a0,0x1f
    710c:	00e5fc63          	bgeu	a1,a4,7124 <__fixsfsi+0x34>
    7110:	09d00593          	li	a1,157
    7114:	00e5fa63          	bgeu	a1,a4,7128 <__fixsfsi+0x38>
    7118:	80000537          	lui	a0,0x80000
    711c:	fff54513          	not	a0,a0
    7120:	953e                	add	a0,a0,a5
    7122:	8082                	ret
    7124:	4501                	li	a0,0
    7126:	8082                	ret
    7128:	09500593          	li	a1,149
    712c:	8ed1                	or	a3,a3,a2
    712e:	00e5cd63          	blt	a1,a4,7148 <__fixsfsi+0x58>
    7132:	09600613          	li	a2,150
    7136:	40e60733          	sub	a4,a2,a4
    713a:	00e6d733          	srl	a4,a3,a4
    713e:	40e00533          	neg	a0,a4
    7142:	f3f5                	bnez	a5,7126 <__fixsfsi+0x36>
    7144:	853a                	mv	a0,a4
    7146:	8082                	ret
    7148:	f6a70713          	addi	a4,a4,-150 # fbffff6a <_eusrstack+0xdbffaf6a>
    714c:	00e69733          	sll	a4,a3,a4
    7150:	b7fd                	j	713e <__fixsfsi+0x4e>

00007152 <__floatsisf>:
__floatsisf():
    7152:	1141                	addi	sp,sp,-16
    7154:	c606                	sw	ra,12(sp)
    7156:	c422                	sw	s0,8(sp)
    7158:	c226                	sw	s1,4(sp)
    715a:	cd0d                	beqz	a0,7194 <__floatsisf+0x42>
    715c:	41f55793          	srai	a5,a0,0x1f
    7160:	00a7c433          	xor	s0,a5,a0
    7164:	8c1d                	sub	s0,s0,a5
    7166:	84aa                	mv	s1,a0
    7168:	8522                	mv	a0,s0
    716a:	2aa9                	jal	72c4 <__clzsi2>
    716c:	09e00793          	li	a5,158
    7170:	40a78733          	sub	a4,a5,a0
    7174:	09600793          	li	a5,150
    7178:	80fd                	srli	s1,s1,0x1f
    717a:	02e7cc63          	blt	a5,a4,71b2 <__floatsisf+0x60>
    717e:	46a1                	li	a3,8
    7180:	0ff77793          	andi	a5,a4,255
    7184:	00a6d563          	bge	a3,a0,718e <__floatsisf+0x3c>
    7188:	1561                	addi	a0,a0,-8
    718a:	00a41433          	sll	s0,s0,a0
    718e:	0426                	slli	s0,s0,0x9
    7190:	8025                	srli	s0,s0,0x9
    7192:	a021                	j	719a <__floatsisf+0x48>
    7194:	4481                	li	s1,0
    7196:	4781                	li	a5,0
    7198:	4401                	li	s0,0
    719a:	0426                	slli	s0,s0,0x9
    719c:	00945513          	srli	a0,s0,0x9
    71a0:	40b2                	lw	ra,12(sp)
    71a2:	4422                	lw	s0,8(sp)
    71a4:	07de                	slli	a5,a5,0x17
    71a6:	04fe                	slli	s1,s1,0x1f
    71a8:	8d5d                	or	a0,a0,a5
    71aa:	8d45                	or	a0,a0,s1
    71ac:	4492                	lw	s1,4(sp)
    71ae:	0141                	addi	sp,sp,16
    71b0:	8082                	ret
    71b2:	09900793          	li	a5,153
    71b6:	00e7dd63          	bge	a5,a4,71d0 <__floatsisf+0x7e>
    71ba:	01b50793          	addi	a5,a0,27 # 8000001b <_eusrstack+0x5fffb01b>
    71be:	4695                	li	a3,5
    71c0:	00f417b3          	sll	a5,s0,a5
    71c4:	8e89                	sub	a3,a3,a0
    71c6:	00d45433          	srl	s0,s0,a3
    71ca:	00f037b3          	snez	a5,a5
    71ce:	8c5d                	or	s0,s0,a5
    71d0:	4795                	li	a5,5
    71d2:	00a7d663          	bge	a5,a0,71de <__floatsisf+0x8c>
    71d6:	ffb50793          	addi	a5,a0,-5
    71da:	00f41433          	sll	s0,s0,a5
    71de:	fc0006b7          	lui	a3,0xfc000
    71e2:	16fd                	addi	a3,a3,-1
    71e4:	00747793          	andi	a5,s0,7
    71e8:	00d47633          	and	a2,s0,a3
    71ec:	c385                	beqz	a5,720c <__floatsisf+0xba>
    71ee:	00f47793          	andi	a5,s0,15
    71f2:	4591                	li	a1,4
    71f4:	00b78c63          	beq	a5,a1,720c <__floatsisf+0xba>
    71f8:	0611                	addi	a2,a2,4
    71fa:	00561793          	slli	a5,a2,0x5
    71fe:	0007d763          	bgez	a5,720c <__floatsisf+0xba>
    7202:	09f00793          	li	a5,159
    7206:	8e75                	and	a2,a2,a3
    7208:	40a78733          	sub	a4,a5,a0
    720c:	00661413          	slli	s0,a2,0x6
    7210:	8025                	srli	s0,s0,0x9
    7212:	0ff77793          	andi	a5,a4,255
    7216:	b751                	j	719a <__floatsisf+0x48>

00007218 <__extendsfdf2>:
__extendsfdf2():
    7218:	01755713          	srli	a4,a0,0x17
    721c:	0ff77713          	andi	a4,a4,255
    7220:	1141                	addi	sp,sp,-16
    7222:	00170793          	addi	a5,a4,1
    7226:	c422                	sw	s0,8(sp)
    7228:	c226                	sw	s1,4(sp)
    722a:	00951413          	slli	s0,a0,0x9
    722e:	c606                	sw	ra,12(sp)
    7230:	0fe7f793          	andi	a5,a5,254
    7234:	8025                	srli	s0,s0,0x9
    7236:	01f55493          	srli	s1,a0,0x1f
    723a:	c785                	beqz	a5,7262 <__extendsfdf2+0x4a>
    723c:	00345793          	srli	a5,s0,0x3
    7240:	38070713          	addi	a4,a4,896
    7244:	0476                	slli	s0,s0,0x1d
    7246:	07b2                	slli	a5,a5,0xc
    7248:	0752                	slli	a4,a4,0x14
    724a:	83b1                	srli	a5,a5,0xc
    724c:	01f49513          	slli	a0,s1,0x1f
    7250:	8fd9                	or	a5,a5,a4
    7252:	8fc9                	or	a5,a5,a0
    7254:	40b2                	lw	ra,12(sp)
    7256:	8522                	mv	a0,s0
    7258:	4422                	lw	s0,8(sp)
    725a:	4492                	lw	s1,4(sp)
    725c:	85be                	mv	a1,a5
    725e:	0141                	addi	sp,sp,16
    7260:	8082                	ret
    7262:	eb05                	bnez	a4,7292 <__extendsfdf2+0x7a>
    7264:	c439                	beqz	s0,72b2 <__extendsfdf2+0x9a>
    7266:	8522                	mv	a0,s0
    7268:	28b1                	jal	72c4 <__clzsi2>
    726a:	47a9                	li	a5,10
    726c:	04a7c663          	blt	a5,a0,72b8 <__extendsfdf2+0xa0>
    7270:	472d                	li	a4,11
    7272:	8f09                	sub	a4,a4,a0
    7274:	01550793          	addi	a5,a0,21
    7278:	00e45733          	srl	a4,s0,a4
    727c:	00f41433          	sll	s0,s0,a5
    7280:	00c71793          	slli	a5,a4,0xc
    7284:	38900713          	li	a4,905
    7288:	8f09                	sub	a4,a4,a0
    728a:	83b1                	srli	a5,a5,0xc
    728c:	7ff77713          	andi	a4,a4,2047
    7290:	bf5d                	j	7246 <__extendsfdf2+0x2e>
    7292:	cc01                	beqz	s0,72aa <__extendsfdf2+0x92>
    7294:	00345713          	srli	a4,s0,0x3
    7298:	000807b7          	lui	a5,0x80
    729c:	8fd9                	or	a5,a5,a4
    729e:	07b2                	slli	a5,a5,0xc
    72a0:	0476                	slli	s0,s0,0x1d
    72a2:	83b1                	srli	a5,a5,0xc
    72a4:	7ff00713          	li	a4,2047
    72a8:	bf79                	j	7246 <__extendsfdf2+0x2e>
    72aa:	7ff00713          	li	a4,2047
    72ae:	4781                	li	a5,0
    72b0:	bf59                	j	7246 <__extendsfdf2+0x2e>
    72b2:	4701                	li	a4,0
    72b4:	4781                	li	a5,0
    72b6:	bf41                	j	7246 <__extendsfdf2+0x2e>
    72b8:	ff550713          	addi	a4,a0,-11
    72bc:	00e41733          	sll	a4,s0,a4
    72c0:	4401                	li	s0,0
    72c2:	bf7d                	j	7280 <__extendsfdf2+0x68>

000072c4 <__clzsi2>:
__clzsi2():
    72c4:	67c1                	lui	a5,0x10
    72c6:	02f57e63          	bgeu	a0,a5,7302 <__clzsi2+0x3e>
    72ca:	0ff00793          	li	a5,255
    72ce:	02000713          	li	a4,32
    72d2:	00a7ec63          	bltu	a5,a0,72ea <__clzsi2+0x26>
    72d6:	00002797          	auipc	a5,0x2
    72da:	bee78793          	addi	a5,a5,-1042 # 8ec4 <__clz_tab>
    72de:	97aa                	add	a5,a5,a0
    72e0:	0007c503          	lbu	a0,0(a5)
    72e4:	40a70533          	sub	a0,a4,a0
    72e8:	8082                	ret
    72ea:	8121                	srli	a0,a0,0x8
    72ec:	00002797          	auipc	a5,0x2
    72f0:	bd878793          	addi	a5,a5,-1064 # 8ec4 <__clz_tab>
    72f4:	97aa                	add	a5,a5,a0
    72f6:	0007c503          	lbu	a0,0(a5)
    72fa:	4761                	li	a4,24
    72fc:	40a70533          	sub	a0,a4,a0
    7300:	8082                	ret
    7302:	010007b7          	lui	a5,0x1000
    7306:	00f56e63          	bltu	a0,a5,7322 <__clzsi2+0x5e>
    730a:	8161                	srli	a0,a0,0x18
    730c:	00002797          	auipc	a5,0x2
    7310:	bb878793          	addi	a5,a5,-1096 # 8ec4 <__clz_tab>
    7314:	97aa                	add	a5,a5,a0
    7316:	0007c503          	lbu	a0,0(a5)
    731a:	4721                	li	a4,8
    731c:	40a70533          	sub	a0,a4,a0
    7320:	8082                	ret
    7322:	8141                	srli	a0,a0,0x10
    7324:	00002797          	auipc	a5,0x2
    7328:	ba078793          	addi	a5,a5,-1120 # 8ec4 <__clz_tab>
    732c:	97aa                	add	a5,a5,a0
    732e:	0007c503          	lbu	a0,0(a5)
    7332:	4741                	li	a4,16
    7334:	40a70533          	sub	a0,a4,a0
    7338:	8082                	ret

0000733a <__assert_func>:
__assert_func():
    733a:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    733e:	439c                	lw	a5,0(a5)
    7340:	1141                	addi	sp,sp,-16
    7342:	8832                	mv	a6,a2
    7344:	c606                	sw	ra,12(sp)
    7346:	88aa                	mv	a7,a0
    7348:	872e                	mv	a4,a1
    734a:	47c8                	lw	a0,12(a5)
    734c:	8636                	mv	a2,a3
    734e:	00002797          	auipc	a5,0x2
    7352:	c7678793          	addi	a5,a5,-906 # 8fc4 <__clz_tab+0x100>
    7356:	00081763          	bnez	a6,7364 <__assert_func+0x2a>
    735a:	00002797          	auipc	a5,0x2
    735e:	c7678793          	addi	a5,a5,-906 # 8fd0 <__clz_tab+0x10c>
    7362:	883e                	mv	a6,a5
    7364:	86c6                	mv	a3,a7
    7366:	00002597          	auipc	a1,0x2
    736a:	c6e58593          	addi	a1,a1,-914 # 8fd4 <__clz_tab+0x110>
    736e:	2019                	jal	7374 <fiprintf>
    7370:	169000ef          	jal	ra,7cd8 <abort>

00007374 <fiprintf>:
fprintf():
    7374:	7139                	addi	sp,sp,-64
    7376:	d432                	sw	a2,40(sp)
    7378:	d636                	sw	a3,44(sp)
    737a:	da3e                	sw	a5,52(sp)
    737c:	d83a                	sw	a4,48(sp)
    737e:	dc42                	sw	a6,56(sp)
    7380:	de46                	sw	a7,60(sp)
    7382:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    7386:	862e                	mv	a2,a1
    7388:	85aa                	mv	a1,a0
    738a:	4388                	lw	a0,0(a5)
    738c:	1034                	addi	a3,sp,40
    738e:	ce06                	sw	ra,28(sp)
    7390:	c636                	sw	a3,12(sp)
    7392:	222d                	jal	74bc <_vfiprintf_r>
    7394:	40f2                	lw	ra,28(sp)
    7396:	6121                	addi	sp,sp,64
    7398:	8082                	ret

0000739a <memcpy>:
memcpy():
    739a:	00a5c7b3          	xor	a5,a1,a0
    739e:	8b8d                	andi	a5,a5,3
    73a0:	00c50733          	add	a4,a0,a2
    73a4:	e781                	bnez	a5,73ac <memcpy+0x12>
    73a6:	478d                	li	a5,3
    73a8:	00c7ee63          	bltu	a5,a2,73c4 <memcpy+0x2a>
    73ac:	87aa                	mv	a5,a0
    73ae:	0ae57063          	bgeu	a0,a4,744e <memcpy+0xb4>
    73b2:	0005c683          	lbu	a3,0(a1)
    73b6:	0785                	addi	a5,a5,1
    73b8:	0585                	addi	a1,a1,1
    73ba:	fed78fa3          	sb	a3,-1(a5)
    73be:	fee7eae3          	bltu	a5,a4,73b2 <memcpy+0x18>
    73c2:	8082                	ret
    73c4:	00357693          	andi	a3,a0,3
    73c8:	87aa                	mv	a5,a0
    73ca:	ca91                	beqz	a3,73de <memcpy+0x44>
    73cc:	0005c683          	lbu	a3,0(a1)
    73d0:	0785                	addi	a5,a5,1
    73d2:	0585                	addi	a1,a1,1
    73d4:	fed78fa3          	sb	a3,-1(a5)
    73d8:	0037f693          	andi	a3,a5,3
    73dc:	b7fd                	j	73ca <memcpy+0x30>
    73de:	ffc77693          	andi	a3,a4,-4
    73e2:	fe068613          	addi	a2,a3,-32 # fbffffe0 <_eusrstack+0xdbffafe0>
    73e6:	06c7f063          	bgeu	a5,a2,7446 <memcpy+0xac>
    73ea:	0005a383          	lw	t2,0(a1)
    73ee:	0045a283          	lw	t0,4(a1)
    73f2:	0085af83          	lw	t6,8(a1)
    73f6:	00c5af03          	lw	t5,12(a1)
    73fa:	0105ae83          	lw	t4,16(a1)
    73fe:	0145ae03          	lw	t3,20(a1)
    7402:	0185a303          	lw	t1,24(a1)
    7406:	01c5a883          	lw	a7,28(a1)
    740a:	02458593          	addi	a1,a1,36
    740e:	0077a023          	sw	t2,0(a5)
    7412:	ffc5a803          	lw	a6,-4(a1)
    7416:	0057a223          	sw	t0,4(a5)
    741a:	01f7a423          	sw	t6,8(a5)
    741e:	01e7a623          	sw	t5,12(a5)
    7422:	01d7a823          	sw	t4,16(a5)
    7426:	01c7aa23          	sw	t3,20(a5)
    742a:	0067ac23          	sw	t1,24(a5)
    742e:	0117ae23          	sw	a7,28(a5)
    7432:	02478793          	addi	a5,a5,36
    7436:	ff07ae23          	sw	a6,-4(a5)
    743a:	b775                	j	73e6 <memcpy+0x4c>
    743c:	4190                	lw	a2,0(a1)
    743e:	0791                	addi	a5,a5,4
    7440:	0591                	addi	a1,a1,4
    7442:	fec7ae23          	sw	a2,-4(a5)
    7446:	fed7ebe3          	bltu	a5,a3,743c <memcpy+0xa2>
    744a:	f6e7e4e3          	bltu	a5,a4,73b2 <memcpy+0x18>
    744e:	8082                	ret

00007450 <__sfputc_r>:
__sfputc_r():
    7450:	461c                	lw	a5,8(a2)
    7452:	17fd                	addi	a5,a5,-1
    7454:	c61c                	sw	a5,8(a2)
    7456:	0007d963          	bgez	a5,7468 <__sfputc_r+0x18>
    745a:	4e18                	lw	a4,24(a2)
    745c:	00e7c563          	blt	a5,a4,7466 <__sfputc_r+0x16>
    7460:	47a9                	li	a5,10
    7462:	00f59363          	bne	a1,a5,7468 <__sfputc_r+0x18>
    7466:	a55d                	j	7b0c <__swbuf_r>
    7468:	421c                	lw	a5,0(a2)
    746a:	852e                	mv	a0,a1
    746c:	00178713          	addi	a4,a5,1
    7470:	c218                	sw	a4,0(a2)
    7472:	00b78023          	sb	a1,0(a5)
    7476:	8082                	ret

00007478 <__sfputs_r>:
__sfputs_r():
    7478:	1101                	addi	sp,sp,-32
    747a:	cc22                	sw	s0,24(sp)
    747c:	ca26                	sw	s1,20(sp)
    747e:	c84a                	sw	s2,16(sp)
    7480:	c64e                	sw	s3,12(sp)
    7482:	c452                	sw	s4,8(sp)
    7484:	ce06                	sw	ra,28(sp)
    7486:	892a                	mv	s2,a0
    7488:	89ae                	mv	s3,a1
    748a:	8432                	mv	s0,a2
    748c:	00d604b3          	add	s1,a2,a3
    7490:	5a7d                	li	s4,-1
    7492:	00941463          	bne	s0,s1,749a <__sfputs_r+0x22>
    7496:	4501                	li	a0,0
    7498:	a811                	j	74ac <__sfputs_r+0x34>
    749a:	00044583          	lbu	a1,0(s0) # 4000000 <_data_lma+0x3ff6f60>
    749e:	864e                	mv	a2,s3
    74a0:	854a                	mv	a0,s2
    74a2:	fafff0ef          	jal	ra,7450 <__sfputc_r>
    74a6:	0405                	addi	s0,s0,1
    74a8:	ff4515e3          	bne	a0,s4,7492 <__sfputs_r+0x1a>
    74ac:	40f2                	lw	ra,28(sp)
    74ae:	4462                	lw	s0,24(sp)
    74b0:	44d2                	lw	s1,20(sp)
    74b2:	4942                	lw	s2,16(sp)
    74b4:	49b2                	lw	s3,12(sp)
    74b6:	4a22                	lw	s4,8(sp)
    74b8:	6105                	addi	sp,sp,32
    74ba:	8082                	ret

000074bc <_vfiprintf_r>:
_vfiprintf_r():
    74bc:	7135                	addi	sp,sp,-160
    74be:	cd22                	sw	s0,152(sp)
    74c0:	cb26                	sw	s1,148(sp)
    74c2:	c94a                	sw	s2,144(sp)
    74c4:	c74e                	sw	s3,140(sp)
    74c6:	cf06                	sw	ra,156(sp)
    74c8:	c552                	sw	s4,136(sp)
    74ca:	c356                	sw	s5,132(sp)
    74cc:	c15a                	sw	s6,128(sp)
    74ce:	dede                	sw	s7,124(sp)
    74d0:	dce2                	sw	s8,120(sp)
    74d2:	dae6                	sw	s9,116(sp)
    74d4:	89aa                	mv	s3,a0
    74d6:	84ae                	mv	s1,a1
    74d8:	8932                	mv	s2,a2
    74da:	8436                	mv	s0,a3
    74dc:	c509                	beqz	a0,74e6 <_vfiprintf_r+0x2a>
    74de:	4d1c                	lw	a5,24(a0)
    74e0:	e399                	bnez	a5,74e6 <_vfiprintf_r+0x2a>
    74e2:	261000ef          	jal	ra,7f42 <__sinit>
    74e6:	00002797          	auipc	a5,0x2
    74ea:	b7a78793          	addi	a5,a5,-1158 # 9060 <__sf_fake_stdin>
    74ee:	0cf49d63          	bne	s1,a5,75c8 <_vfiprintf_r+0x10c>
    74f2:	0049a483          	lw	s1,4(s3)
    74f6:	00c4d783          	lhu	a5,12(s1)
    74fa:	8ba1                	andi	a5,a5,8
    74fc:	cbe5                	beqz	a5,75ec <_vfiprintf_r+0x130>
    74fe:	489c                	lw	a5,16(s1)
    7500:	c7f5                	beqz	a5,75ec <_vfiprintf_r+0x130>
    7502:	02000793          	li	a5,32
    7506:	02f104a3          	sb	a5,41(sp)
    750a:	03000793          	li	a5,48
    750e:	d202                	sw	zero,36(sp)
    7510:	02f10523          	sb	a5,42(sp)
    7514:	c622                	sw	s0,12(sp)
    7516:	02500b93          	li	s7,37
    751a:	00002a97          	auipc	s5,0x2
    751e:	aeaa8a93          	addi	s5,s5,-1302 # 9004 <__clz_tab+0x140>
    7522:	4c05                	li	s8,1
    7524:	4b29                	li	s6,10
    7526:	844a                	mv	s0,s2
    7528:	00044783          	lbu	a5,0(s0)
    752c:	c399                	beqz	a5,7532 <_vfiprintf_r+0x76>
    752e:	0f779163          	bne	a5,s7,7610 <_vfiprintf_r+0x154>
    7532:	41240cb3          	sub	s9,s0,s2
    7536:	000c8e63          	beqz	s9,7552 <_vfiprintf_r+0x96>
    753a:	86e6                	mv	a3,s9
    753c:	864a                	mv	a2,s2
    753e:	85a6                	mv	a1,s1
    7540:	854e                	mv	a0,s3
    7542:	f37ff0ef          	jal	ra,7478 <__sfputs_r>
    7546:	57fd                	li	a5,-1
    7548:	1ef50863          	beq	a0,a5,7738 <_vfiprintf_r+0x27c>
    754c:	5692                	lw	a3,36(sp)
    754e:	96e6                	add	a3,a3,s9
    7550:	d236                	sw	a3,36(sp)
    7552:	00044783          	lbu	a5,0(s0)
    7556:	1e078163          	beqz	a5,7738 <_vfiprintf_r+0x27c>
    755a:	57fd                	li	a5,-1
    755c:	00140913          	addi	s2,s0,1
    7560:	c802                	sw	zero,16(sp)
    7562:	ce02                	sw	zero,28(sp)
    7564:	ca3e                	sw	a5,20(sp)
    7566:	cc02                	sw	zero,24(sp)
    7568:	040109a3          	sb	zero,83(sp)
    756c:	d482                	sw	zero,104(sp)
    756e:	00094583          	lbu	a1,0(s2)
    7572:	4615                	li	a2,5
    7574:	8556                	mv	a0,s5
    7576:	43b000ef          	jal	ra,81b0 <memchr>
    757a:	00190413          	addi	s0,s2,1
    757e:	47c2                	lw	a5,16(sp)
    7580:	e951                	bnez	a0,7614 <_vfiprintf_r+0x158>
    7582:	0107f713          	andi	a4,a5,16
    7586:	c709                	beqz	a4,7590 <_vfiprintf_r+0xd4>
    7588:	02000713          	li	a4,32
    758c:	04e109a3          	sb	a4,83(sp)
    7590:	0087f713          	andi	a4,a5,8
    7594:	c709                	beqz	a4,759e <_vfiprintf_r+0xe2>
    7596:	02b00713          	li	a4,43
    759a:	04e109a3          	sb	a4,83(sp)
    759e:	00094683          	lbu	a3,0(s2)
    75a2:	02a00713          	li	a4,42
    75a6:	06e68f63          	beq	a3,a4,7624 <_vfiprintf_r+0x168>
    75aa:	47f2                	lw	a5,28(sp)
    75ac:	844a                	mv	s0,s2
    75ae:	4681                	li	a3,0
    75b0:	4625                	li	a2,9
    75b2:	00044703          	lbu	a4,0(s0)
    75b6:	00140593          	addi	a1,s0,1
    75ba:	fd070713          	addi	a4,a4,-48
    75be:	0ae67863          	bgeu	a2,a4,766e <_vfiprintf_r+0x1b2>
    75c2:	caad                	beqz	a3,7634 <_vfiprintf_r+0x178>
    75c4:	ce3e                	sw	a5,28(sp)
    75c6:	a0bd                	j	7634 <_vfiprintf_r+0x178>
    75c8:	00002797          	auipc	a5,0x2
    75cc:	ab878793          	addi	a5,a5,-1352 # 9080 <__sf_fake_stdout>
    75d0:	00f49563          	bne	s1,a5,75da <_vfiprintf_r+0x11e>
    75d4:	0089a483          	lw	s1,8(s3)
    75d8:	bf39                	j	74f6 <_vfiprintf_r+0x3a>
    75da:	00002797          	auipc	a5,0x2
    75de:	a6678793          	addi	a5,a5,-1434 # 9040 <__sf_fake_stderr>
    75e2:	f0f49ae3          	bne	s1,a5,74f6 <_vfiprintf_r+0x3a>
    75e6:	00c9a483          	lw	s1,12(s3)
    75ea:	b731                	j	74f6 <_vfiprintf_r+0x3a>
    75ec:	85a6                	mv	a1,s1
    75ee:	854e                	mv	a0,s3
    75f0:	2bf1                	jal	7bcc <__swsetup_r>
    75f2:	d901                	beqz	a0,7502 <_vfiprintf_r+0x46>
    75f4:	557d                	li	a0,-1
    75f6:	40fa                	lw	ra,156(sp)
    75f8:	446a                	lw	s0,152(sp)
    75fa:	44da                	lw	s1,148(sp)
    75fc:	494a                	lw	s2,144(sp)
    75fe:	49ba                	lw	s3,140(sp)
    7600:	4a2a                	lw	s4,136(sp)
    7602:	4a9a                	lw	s5,132(sp)
    7604:	4b0a                	lw	s6,128(sp)
    7606:	5bf6                	lw	s7,124(sp)
    7608:	5c66                	lw	s8,120(sp)
    760a:	5cd6                	lw	s9,116(sp)
    760c:	610d                	addi	sp,sp,160
    760e:	8082                	ret
    7610:	0405                	addi	s0,s0,1
    7612:	bf19                	j	7528 <_vfiprintf_r+0x6c>
    7614:	41550533          	sub	a0,a0,s5
    7618:	00ac1533          	sll	a0,s8,a0
    761c:	8fc9                	or	a5,a5,a0
    761e:	c83e                	sw	a5,16(sp)
    7620:	8922                	mv	s2,s0
    7622:	b7b1                	j	756e <_vfiprintf_r+0xb2>
    7624:	4732                	lw	a4,12(sp)
    7626:	00470693          	addi	a3,a4,4
    762a:	4318                	lw	a4,0(a4)
    762c:	c636                	sw	a3,12(sp)
    762e:	02074963          	bltz	a4,7660 <_vfiprintf_r+0x1a4>
    7632:	ce3a                	sw	a4,28(sp)
    7634:	00044703          	lbu	a4,0(s0)
    7638:	02e00793          	li	a5,46
    763c:	04f71f63          	bne	a4,a5,769a <_vfiprintf_r+0x1de>
    7640:	00144703          	lbu	a4,1(s0)
    7644:	02a00793          	li	a5,42
    7648:	02f71b63          	bne	a4,a5,767e <_vfiprintf_r+0x1c2>
    764c:	47b2                	lw	a5,12(sp)
    764e:	0409                	addi	s0,s0,2
    7650:	00478713          	addi	a4,a5,4
    7654:	439c                	lw	a5,0(a5)
    7656:	c63a                	sw	a4,12(sp)
    7658:	0207c163          	bltz	a5,767a <_vfiprintf_r+0x1be>
    765c:	ca3e                	sw	a5,20(sp)
    765e:	a835                	j	769a <_vfiprintf_r+0x1de>
    7660:	40e00733          	neg	a4,a4
    7664:	0027e793          	ori	a5,a5,2
    7668:	ce3a                	sw	a4,28(sp)
    766a:	c83e                	sw	a5,16(sp)
    766c:	b7e1                	j	7634 <_vfiprintf_r+0x178>
    766e:	036787b3          	mul	a5,a5,s6
    7672:	4685                	li	a3,1
    7674:	842e                	mv	s0,a1
    7676:	97ba                	add	a5,a5,a4
    7678:	bf2d                	j	75b2 <_vfiprintf_r+0xf6>
    767a:	57fd                	li	a5,-1
    767c:	b7c5                	j	765c <_vfiprintf_r+0x1a0>
    767e:	0405                	addi	s0,s0,1
    7680:	ca02                	sw	zero,20(sp)
    7682:	4681                	li	a3,0
    7684:	4781                	li	a5,0
    7686:	4625                	li	a2,9
    7688:	00044703          	lbu	a4,0(s0)
    768c:	00140593          	addi	a1,s0,1
    7690:	fd070713          	addi	a4,a4,-48
    7694:	06e67863          	bgeu	a2,a4,7704 <_vfiprintf_r+0x248>
    7698:	f2f1                	bnez	a3,765c <_vfiprintf_r+0x1a0>
    769a:	00044583          	lbu	a1,0(s0)
    769e:	460d                	li	a2,3
    76a0:	00002517          	auipc	a0,0x2
    76a4:	96c50513          	addi	a0,a0,-1684 # 900c <__clz_tab+0x148>
    76a8:	309000ef          	jal	ra,81b0 <memchr>
    76ac:	cd11                	beqz	a0,76c8 <_vfiprintf_r+0x20c>
    76ae:	00002797          	auipc	a5,0x2
    76b2:	95e78793          	addi	a5,a5,-1698 # 900c <__clz_tab+0x148>
    76b6:	8d1d                	sub	a0,a0,a5
    76b8:	04000793          	li	a5,64
    76bc:	00a797b3          	sll	a5,a5,a0
    76c0:	4542                	lw	a0,16(sp)
    76c2:	0405                	addi	s0,s0,1
    76c4:	8d5d                	or	a0,a0,a5
    76c6:	c82a                	sw	a0,16(sp)
    76c8:	00044583          	lbu	a1,0(s0)
    76cc:	4619                	li	a2,6
    76ce:	00002517          	auipc	a0,0x2
    76d2:	94250513          	addi	a0,a0,-1726 # 9010 <__clz_tab+0x14c>
    76d6:	00140913          	addi	s2,s0,1
    76da:	02b10423          	sb	a1,40(sp)
    76de:	2d3000ef          	jal	ra,81b0 <memchr>
    76e2:	c13d                	beqz	a0,7748 <_vfiprintf_r+0x28c>
    76e4:	ffff9797          	auipc	a5,0xffff9
    76e8:	91c78793          	addi	a5,a5,-1764 # 0 <_sinit>
    76ec:	e795                	bnez	a5,7718 <_vfiprintf_r+0x25c>
    76ee:	4742                	lw	a4,16(sp)
    76f0:	47b2                	lw	a5,12(sp)
    76f2:	10077713          	andi	a4,a4,256
    76f6:	cf09                	beqz	a4,7710 <_vfiprintf_r+0x254>
    76f8:	0791                	addi	a5,a5,4
    76fa:	c63e                	sw	a5,12(sp)
    76fc:	5792                	lw	a5,36(sp)
    76fe:	97d2                	add	a5,a5,s4
    7700:	d23e                	sw	a5,36(sp)
    7702:	b515                	j	7526 <_vfiprintf_r+0x6a>
    7704:	036787b3          	mul	a5,a5,s6
    7708:	4685                	li	a3,1
    770a:	842e                	mv	s0,a1
    770c:	97ba                	add	a5,a5,a4
    770e:	bfad                	j	7688 <_vfiprintf_r+0x1cc>
    7710:	079d                	addi	a5,a5,7
    7712:	9be1                	andi	a5,a5,-8
    7714:	07a1                	addi	a5,a5,8
    7716:	b7d5                	j	76fa <_vfiprintf_r+0x23e>
    7718:	0078                	addi	a4,sp,12
    771a:	00000697          	auipc	a3,0x0
    771e:	d5e68693          	addi	a3,a3,-674 # 7478 <__sfputs_r>
    7722:	8626                	mv	a2,s1
    7724:	080c                	addi	a1,sp,16
    7726:	854e                	mv	a0,s3
    7728:	00000097          	auipc	ra,0x0
    772c:	000000e7          	jalr	zero # 0 <_sinit>
    7730:	57fd                	li	a5,-1
    7732:	8a2a                	mv	s4,a0
    7734:	fcf514e3          	bne	a0,a5,76fc <_vfiprintf_r+0x240>
    7738:	00c4d783          	lhu	a5,12(s1)
    773c:	0407f793          	andi	a5,a5,64
    7740:	ea079ae3          	bnez	a5,75f4 <_vfiprintf_r+0x138>
    7744:	5512                	lw	a0,36(sp)
    7746:	bd45                	j	75f6 <_vfiprintf_r+0x13a>
    7748:	0078                	addi	a4,sp,12
    774a:	00000697          	auipc	a3,0x0
    774e:	d2e68693          	addi	a3,a3,-722 # 7478 <__sfputs_r>
    7752:	8626                	mv	a2,s1
    7754:	080c                	addi	a1,sp,16
    7756:	854e                	mv	a0,s3
    7758:	2a01                	jal	7868 <_printf_i>
    775a:	bfd9                	j	7730 <_vfiprintf_r+0x274>

0000775c <_printf_common>:
_printf_common():
    775c:	7179                	addi	sp,sp,-48
    775e:	ca56                	sw	s5,20(sp)
    7760:	499c                	lw	a5,16(a1)
    7762:	8aba                	mv	s5,a4
    7764:	4598                	lw	a4,8(a1)
    7766:	d422                	sw	s0,40(sp)
    7768:	d226                	sw	s1,36(sp)
    776a:	ce4e                	sw	s3,28(sp)
    776c:	cc52                	sw	s4,24(sp)
    776e:	d606                	sw	ra,44(sp)
    7770:	d04a                	sw	s2,32(sp)
    7772:	c85a                	sw	s6,16(sp)
    7774:	c65e                	sw	s7,12(sp)
    7776:	89aa                	mv	s3,a0
    7778:	842e                	mv	s0,a1
    777a:	84b2                	mv	s1,a2
    777c:	8a36                	mv	s4,a3
    777e:	00e7d363          	bge	a5,a4,7784 <_printf_common+0x28>
    7782:	87ba                	mv	a5,a4
    7784:	c09c                	sw	a5,0(s1)
    7786:	04344703          	lbu	a4,67(s0)
    778a:	c319                	beqz	a4,7790 <_printf_common+0x34>
    778c:	0785                	addi	a5,a5,1
    778e:	c09c                	sw	a5,0(s1)
    7790:	401c                	lw	a5,0(s0)
    7792:	0207f793          	andi	a5,a5,32
    7796:	c781                	beqz	a5,779e <_printf_common+0x42>
    7798:	409c                	lw	a5,0(s1)
    779a:	0789                	addi	a5,a5,2
    779c:	c09c                	sw	a5,0(s1)
    779e:	00042903          	lw	s2,0(s0)
    77a2:	00697913          	andi	s2,s2,6
    77a6:	00091a63          	bnez	s2,77ba <_printf_common+0x5e>
    77aa:	01940b13          	addi	s6,s0,25
    77ae:	5bfd                	li	s7,-1
    77b0:	445c                	lw	a5,12(s0)
    77b2:	4098                	lw	a4,0(s1)
    77b4:	8f99                	sub	a5,a5,a4
    77b6:	04f94c63          	blt	s2,a5,780e <_printf_common+0xb2>
    77ba:	401c                	lw	a5,0(s0)
    77bc:	04344683          	lbu	a3,67(s0)
    77c0:	0207f793          	andi	a5,a5,32
    77c4:	00d036b3          	snez	a3,a3
    77c8:	eba5                	bnez	a5,7838 <_printf_common+0xdc>
    77ca:	04340613          	addi	a2,s0,67
    77ce:	85d2                	mv	a1,s4
    77d0:	854e                	mv	a0,s3
    77d2:	9a82                	jalr	s5
    77d4:	57fd                	li	a5,-1
    77d6:	04f50363          	beq	a0,a5,781c <_printf_common+0xc0>
    77da:	401c                	lw	a5,0(s0)
    77dc:	4611                	li	a2,4
    77de:	4098                	lw	a4,0(s1)
    77e0:	8b99                	andi	a5,a5,6
    77e2:	4454                	lw	a3,12(s0)
    77e4:	4481                	li	s1,0
    77e6:	00c79763          	bne	a5,a2,77f4 <_printf_common+0x98>
    77ea:	40e684b3          	sub	s1,a3,a4
    77ee:	0004d363          	bgez	s1,77f4 <_printf_common+0x98>
    77f2:	4481                	li	s1,0
    77f4:	441c                	lw	a5,8(s0)
    77f6:	4818                	lw	a4,16(s0)
    77f8:	00f75463          	bge	a4,a5,7800 <_printf_common+0xa4>
    77fc:	8f99                	sub	a5,a5,a4
    77fe:	94be                	add	s1,s1,a5
    7800:	4901                	li	s2,0
    7802:	0469                	addi	s0,s0,26
    7804:	5b7d                	li	s6,-1
    7806:	05249863          	bne	s1,s2,7856 <_printf_common+0xfa>
    780a:	4501                	li	a0,0
    780c:	a809                	j	781e <_printf_common+0xc2>
    780e:	4685                	li	a3,1
    7810:	865a                	mv	a2,s6
    7812:	85d2                	mv	a1,s4
    7814:	854e                	mv	a0,s3
    7816:	9a82                	jalr	s5
    7818:	01751e63          	bne	a0,s7,7834 <_printf_common+0xd8>
    781c:	557d                	li	a0,-1
    781e:	50b2                	lw	ra,44(sp)
    7820:	5422                	lw	s0,40(sp)
    7822:	5492                	lw	s1,36(sp)
    7824:	5902                	lw	s2,32(sp)
    7826:	49f2                	lw	s3,28(sp)
    7828:	4a62                	lw	s4,24(sp)
    782a:	4ad2                	lw	s5,20(sp)
    782c:	4b42                	lw	s6,16(sp)
    782e:	4bb2                	lw	s7,12(sp)
    7830:	6145                	addi	sp,sp,48
    7832:	8082                	ret
    7834:	0905                	addi	s2,s2,1
    7836:	bfad                	j	77b0 <_printf_common+0x54>
    7838:	00d40733          	add	a4,s0,a3
    783c:	03000613          	li	a2,48
    7840:	04c701a3          	sb	a2,67(a4)
    7844:	04544703          	lbu	a4,69(s0)
    7848:	00168793          	addi	a5,a3,1
    784c:	97a2                	add	a5,a5,s0
    784e:	0689                	addi	a3,a3,2
    7850:	04e781a3          	sb	a4,67(a5)
    7854:	bf9d                	j	77ca <_printf_common+0x6e>
    7856:	4685                	li	a3,1
    7858:	8622                	mv	a2,s0
    785a:	85d2                	mv	a1,s4
    785c:	854e                	mv	a0,s3
    785e:	9a82                	jalr	s5
    7860:	fb650ee3          	beq	a0,s6,781c <_printf_common+0xc0>
    7864:	0905                	addi	s2,s2,1
    7866:	b745                	j	7806 <_printf_common+0xaa>

00007868 <_printf_i>:
_printf_i():
    7868:	7179                	addi	sp,sp,-48
    786a:	d422                	sw	s0,40(sp)
    786c:	d226                	sw	s1,36(sp)
    786e:	d04a                	sw	s2,32(sp)
    7870:	ce4e                	sw	s3,28(sp)
    7872:	d606                	sw	ra,44(sp)
    7874:	cc52                	sw	s4,24(sp)
    7876:	ca56                	sw	s5,20(sp)
    7878:	c85a                	sw	s6,16(sp)
    787a:	89b6                	mv	s3,a3
    787c:	0185c683          	lbu	a3,24(a1)
    7880:	06e00793          	li	a5,110
    7884:	8932                	mv	s2,a2
    7886:	84aa                	mv	s1,a0
    7888:	842e                	mv	s0,a1
    788a:	04358613          	addi	a2,a1,67
    788e:	1ef68163          	beq	a3,a5,7a70 <_printf_i+0x208>
    7892:	06d7e263          	bltu	a5,a3,78f6 <_printf_i+0x8e>
    7896:	06300793          	li	a5,99
    789a:	0af68263          	beq	a3,a5,793e <_printf_i+0xd6>
    789e:	00d7ed63          	bltu	a5,a3,78b8 <_printf_i+0x50>
    78a2:	1e068b63          	beqz	a3,7a98 <_printf_i+0x230>
    78a6:	05800793          	li	a5,88
    78aa:	16f68763          	beq	a3,a5,7a18 <_printf_i+0x1b0>
    78ae:	04240a93          	addi	s5,s0,66
    78b2:	04d40123          	sb	a3,66(s0)
    78b6:	a869                	j	7950 <_printf_i+0xe8>
    78b8:	06400793          	li	a5,100
    78bc:	00f68663          	beq	a3,a5,78c8 <_printf_i+0x60>
    78c0:	06900793          	li	a5,105
    78c4:	fef695e3          	bne	a3,a5,78ae <_printf_i+0x46>
    78c8:	401c                	lw	a5,0(s0)
    78ca:	4308                	lw	a0,0(a4)
    78cc:	0807f693          	andi	a3,a5,128
    78d0:	00450593          	addi	a1,a0,4
    78d4:	c2c1                	beqz	a3,7954 <_printf_i+0xec>
    78d6:	411c                	lw	a5,0(a0)
    78d8:	c30c                	sw	a1,0(a4)
    78da:	0007d863          	bgez	a5,78ea <_printf_i+0x82>
    78de:	02d00713          	li	a4,45
    78e2:	40f007b3          	neg	a5,a5
    78e6:	04e401a3          	sb	a4,67(s0)
    78ea:	00001697          	auipc	a3,0x1
    78ee:	72e68693          	addi	a3,a3,1838 # 9018 <__clz_tab+0x154>
    78f2:	4729                	li	a4,10
    78f4:	a065                	j	799c <_printf_i+0x134>
    78f6:	07300793          	li	a5,115
    78fa:	1af68363          	beq	a3,a5,7aa0 <_printf_i+0x238>
    78fe:	00d7ef63          	bltu	a5,a3,791c <_printf_i+0xb4>
    7902:	06f00793          	li	a5,111
    7906:	04f68f63          	beq	a3,a5,7964 <_printf_i+0xfc>
    790a:	07000793          	li	a5,112
    790e:	faf690e3          	bne	a3,a5,78ae <_printf_i+0x46>
    7912:	419c                	lw	a5,0(a1)
    7914:	0207e793          	ori	a5,a5,32
    7918:	c19c                	sw	a5,0(a1)
    791a:	a809                	j	792c <_printf_i+0xc4>
    791c:	07500793          	li	a5,117
    7920:	04f68263          	beq	a3,a5,7964 <_printf_i+0xfc>
    7924:	07800793          	li	a5,120
    7928:	f8f693e3          	bne	a3,a5,78ae <_printf_i+0x46>
    792c:	07800793          	li	a5,120
    7930:	04f402a3          	sb	a5,69(s0)
    7934:	00001697          	auipc	a3,0x1
    7938:	6f868693          	addi	a3,a3,1784 # 902c <__clz_tab+0x168>
    793c:	a0e5                	j	7a24 <_printf_i+0x1bc>
    793e:	431c                	lw	a5,0(a4)
    7940:	04258a93          	addi	s5,a1,66
    7944:	00478693          	addi	a3,a5,4
    7948:	439c                	lw	a5,0(a5)
    794a:	c314                	sw	a3,0(a4)
    794c:	04f58123          	sb	a5,66(a1)
    7950:	4785                	li	a5,1
    7952:	a2b5                	j	7abe <_printf_i+0x256>
    7954:	0407f693          	andi	a3,a5,64
    7958:	411c                	lw	a5,0(a0)
    795a:	c30c                	sw	a1,0(a4)
    795c:	debd                	beqz	a3,78da <_printf_i+0x72>
    795e:	07c2                	slli	a5,a5,0x10
    7960:	87c1                	srai	a5,a5,0x10
    7962:	bfa5                	j	78da <_printf_i+0x72>
    7964:	400c                	lw	a1,0(s0)
    7966:	431c                	lw	a5,0(a4)
    7968:	0805f813          	andi	a6,a1,128
    796c:	00478513          	addi	a0,a5,4
    7970:	00080563          	beqz	a6,797a <_printf_i+0x112>
    7974:	c308                	sw	a0,0(a4)
    7976:	439c                	lw	a5,0(a5)
    7978:	a039                	j	7986 <_printf_i+0x11e>
    797a:	0405f593          	andi	a1,a1,64
    797e:	c308                	sw	a0,0(a4)
    7980:	d9fd                	beqz	a1,7976 <_printf_i+0x10e>
    7982:	0007d783          	lhu	a5,0(a5)
    7986:	06f00713          	li	a4,111
    798a:	0ce68b63          	beq	a3,a4,7a60 <_printf_i+0x1f8>
    798e:	00001697          	auipc	a3,0x1
    7992:	68a68693          	addi	a3,a3,1674 # 9018 <__clz_tab+0x154>
    7996:	4729                	li	a4,10
    7998:	040401a3          	sb	zero,67(s0)
    799c:	404c                	lw	a1,4(s0)
    799e:	c40c                	sw	a1,8(s0)
    79a0:	0005c563          	bltz	a1,79aa <_printf_i+0x142>
    79a4:	4008                	lw	a0,0(s0)
    79a6:	996d                	andi	a0,a0,-5
    79a8:	c008                	sw	a0,0(s0)
    79aa:	e399                	bnez	a5,79b0 <_printf_i+0x148>
    79ac:	8ab2                	mv	s5,a2
    79ae:	cd91                	beqz	a1,79ca <_printf_i+0x162>
    79b0:	8ab2                	mv	s5,a2
    79b2:	02e7f5b3          	remu	a1,a5,a4
    79b6:	1afd                	addi	s5,s5,-1
    79b8:	95b6                	add	a1,a1,a3
    79ba:	0005c583          	lbu	a1,0(a1)
    79be:	00ba8023          	sb	a1,0(s5)
    79c2:	02e7d5b3          	divu	a1,a5,a4
    79c6:	0ae7f363          	bgeu	a5,a4,7a6c <_printf_i+0x204>
    79ca:	47a1                	li	a5,8
    79cc:	00f71e63          	bne	a4,a5,79e8 <_printf_i+0x180>
    79d0:	401c                	lw	a5,0(s0)
    79d2:	8b85                	andi	a5,a5,1
    79d4:	cb91                	beqz	a5,79e8 <_printf_i+0x180>
    79d6:	4058                	lw	a4,4(s0)
    79d8:	481c                	lw	a5,16(s0)
    79da:	00e7c763          	blt	a5,a4,79e8 <_printf_i+0x180>
    79de:	03000793          	li	a5,48
    79e2:	fefa8fa3          	sb	a5,-1(s5)
    79e6:	1afd                	addi	s5,s5,-1
    79e8:	41560633          	sub	a2,a2,s5
    79ec:	c810                	sw	a2,16(s0)
    79ee:	874e                	mv	a4,s3
    79f0:	86ca                	mv	a3,s2
    79f2:	0070                	addi	a2,sp,12
    79f4:	85a2                	mv	a1,s0
    79f6:	8526                	mv	a0,s1
    79f8:	d65ff0ef          	jal	ra,775c <_printf_common>
    79fc:	5a7d                	li	s4,-1
    79fe:	0d451463          	bne	a0,s4,7ac6 <_printf_i+0x25e>
    7a02:	557d                	li	a0,-1
    7a04:	50b2                	lw	ra,44(sp)
    7a06:	5422                	lw	s0,40(sp)
    7a08:	5492                	lw	s1,36(sp)
    7a0a:	5902                	lw	s2,32(sp)
    7a0c:	49f2                	lw	s3,28(sp)
    7a0e:	4a62                	lw	s4,24(sp)
    7a10:	4ad2                	lw	s5,20(sp)
    7a12:	4b42                	lw	s6,16(sp)
    7a14:	6145                	addi	sp,sp,48
    7a16:	8082                	ret
    7a18:	04d582a3          	sb	a3,69(a1)
    7a1c:	00001697          	auipc	a3,0x1
    7a20:	5fc68693          	addi	a3,a3,1532 # 9018 <__clz_tab+0x154>
    7a24:	400c                	lw	a1,0(s0)
    7a26:	4308                	lw	a0,0(a4)
    7a28:	0805f813          	andi	a6,a1,128
    7a2c:	411c                	lw	a5,0(a0)
    7a2e:	0511                	addi	a0,a0,4
    7a30:	02080063          	beqz	a6,7a50 <_printf_i+0x1e8>
    7a34:	c308                	sw	a0,0(a4)
    7a36:	0015f713          	andi	a4,a1,1
    7a3a:	c701                	beqz	a4,7a42 <_printf_i+0x1da>
    7a3c:	0205e593          	ori	a1,a1,32
    7a40:	c00c                	sw	a1,0(s0)
    7a42:	4741                	li	a4,16
    7a44:	fbb1                	bnez	a5,7998 <_printf_i+0x130>
    7a46:	400c                	lw	a1,0(s0)
    7a48:	fdf5f593          	andi	a1,a1,-33
    7a4c:	c00c                	sw	a1,0(s0)
    7a4e:	b7a9                	j	7998 <_printf_i+0x130>
    7a50:	0405f813          	andi	a6,a1,64
    7a54:	c308                	sw	a0,0(a4)
    7a56:	fe0800e3          	beqz	a6,7a36 <_printf_i+0x1ce>
    7a5a:	07c2                	slli	a5,a5,0x10
    7a5c:	83c1                	srli	a5,a5,0x10
    7a5e:	bfe1                	j	7a36 <_printf_i+0x1ce>
    7a60:	00001697          	auipc	a3,0x1
    7a64:	5b868693          	addi	a3,a3,1464 # 9018 <__clz_tab+0x154>
    7a68:	4721                	li	a4,8
    7a6a:	b73d                	j	7998 <_printf_i+0x130>
    7a6c:	87ae                	mv	a5,a1
    7a6e:	b791                	j	79b2 <_printf_i+0x14a>
    7a70:	4194                	lw	a3,0(a1)
    7a72:	431c                	lw	a5,0(a4)
    7a74:	49cc                	lw	a1,20(a1)
    7a76:	0806f813          	andi	a6,a3,128
    7a7a:	00478513          	addi	a0,a5,4
    7a7e:	00080663          	beqz	a6,7a8a <_printf_i+0x222>
    7a82:	c308                	sw	a0,0(a4)
    7a84:	439c                	lw	a5,0(a5)
    7a86:	c38c                	sw	a1,0(a5)
    7a88:	a801                	j	7a98 <_printf_i+0x230>
    7a8a:	c308                	sw	a0,0(a4)
    7a8c:	0406f693          	andi	a3,a3,64
    7a90:	439c                	lw	a5,0(a5)
    7a92:	daf5                	beqz	a3,7a86 <_printf_i+0x21e>
    7a94:	00b79023          	sh	a1,0(a5)
    7a98:	00042823          	sw	zero,16(s0)
    7a9c:	8ab2                	mv	s5,a2
    7a9e:	bf81                	j	79ee <_printf_i+0x186>
    7aa0:	431c                	lw	a5,0(a4)
    7aa2:	41d0                	lw	a2,4(a1)
    7aa4:	4581                	li	a1,0
    7aa6:	00478693          	addi	a3,a5,4
    7aaa:	c314                	sw	a3,0(a4)
    7aac:	0007aa83          	lw	s5,0(a5)
    7ab0:	8556                	mv	a0,s5
    7ab2:	2dfd                	jal	81b0 <memchr>
    7ab4:	c501                	beqz	a0,7abc <_printf_i+0x254>
    7ab6:	41550533          	sub	a0,a0,s5
    7aba:	c048                	sw	a0,4(s0)
    7abc:	405c                	lw	a5,4(s0)
    7abe:	c81c                	sw	a5,16(s0)
    7ac0:	040401a3          	sb	zero,67(s0)
    7ac4:	b72d                	j	79ee <_printf_i+0x186>
    7ac6:	4814                	lw	a3,16(s0)
    7ac8:	8656                	mv	a2,s5
    7aca:	85ca                	mv	a1,s2
    7acc:	8526                	mv	a0,s1
    7ace:	9982                	jalr	s3
    7ad0:	f34509e3          	beq	a0,s4,7a02 <_printf_i+0x19a>
    7ad4:	401c                	lw	a5,0(s0)
    7ad6:	8b89                	andi	a5,a5,2
    7ad8:	e78d                	bnez	a5,7b02 <_printf_i+0x29a>
    7ada:	47b2                	lw	a5,12(sp)
    7adc:	4448                	lw	a0,12(s0)
    7ade:	f2f553e3          	bge	a0,a5,7a04 <_printf_i+0x19c>
    7ae2:	853e                	mv	a0,a5
    7ae4:	b705                	j	7a04 <_printf_i+0x19c>
    7ae6:	4685                	li	a3,1
    7ae8:	8656                	mv	a2,s5
    7aea:	85ca                	mv	a1,s2
    7aec:	8526                	mv	a0,s1
    7aee:	9982                	jalr	s3
    7af0:	f16509e3          	beq	a0,s6,7a02 <_printf_i+0x19a>
    7af4:	0a05                	addi	s4,s4,1
    7af6:	445c                	lw	a5,12(s0)
    7af8:	4732                	lw	a4,12(sp)
    7afa:	8f99                	sub	a5,a5,a4
    7afc:	fefa45e3          	blt	s4,a5,7ae6 <_printf_i+0x27e>
    7b00:	bfe9                	j	7ada <_printf_i+0x272>
    7b02:	4a01                	li	s4,0
    7b04:	01940a93          	addi	s5,s0,25
    7b08:	5b7d                	li	s6,-1
    7b0a:	b7f5                	j	7af6 <_printf_i+0x28e>

00007b0c <__swbuf_r>:
__swbuf_r():
    7b0c:	1101                	addi	sp,sp,-32
    7b0e:	cc22                	sw	s0,24(sp)
    7b10:	ca26                	sw	s1,20(sp)
    7b12:	c84a                	sw	s2,16(sp)
    7b14:	ce06                	sw	ra,28(sp)
    7b16:	c64e                	sw	s3,12(sp)
    7b18:	84aa                	mv	s1,a0
    7b1a:	892e                	mv	s2,a1
    7b1c:	8432                	mv	s0,a2
    7b1e:	c501                	beqz	a0,7b26 <__swbuf_r+0x1a>
    7b20:	4d1c                	lw	a5,24(a0)
    7b22:	e391                	bnez	a5,7b26 <__swbuf_r+0x1a>
    7b24:	2939                	jal	7f42 <__sinit>
    7b26:	00001797          	auipc	a5,0x1
    7b2a:	53a78793          	addi	a5,a5,1338 # 9060 <__sf_fake_stdin>
    7b2e:	06f41963          	bne	s0,a5,7ba0 <__swbuf_r+0x94>
    7b32:	40c0                	lw	s0,4(s1)
    7b34:	4c1c                	lw	a5,24(s0)
    7b36:	c41c                	sw	a5,8(s0)
    7b38:	00c45783          	lhu	a5,12(s0)
    7b3c:	8ba1                	andi	a5,a5,8
    7b3e:	c3c9                	beqz	a5,7bc0 <__swbuf_r+0xb4>
    7b40:	481c                	lw	a5,16(s0)
    7b42:	cfbd                	beqz	a5,7bc0 <__swbuf_r+0xb4>
    7b44:	481c                	lw	a5,16(s0)
    7b46:	4008                	lw	a0,0(s0)
    7b48:	0ff97993          	andi	s3,s2,255
    7b4c:	0ff97913          	andi	s2,s2,255
    7b50:	8d1d                	sub	a0,a0,a5
    7b52:	485c                	lw	a5,20(s0)
    7b54:	00f54663          	blt	a0,a5,7b60 <__swbuf_r+0x54>
    7b58:	85a2                	mv	a1,s0
    7b5a:	8526                	mv	a0,s1
    7b5c:	24d9                	jal	7e22 <_fflush_r>
    7b5e:	e52d                	bnez	a0,7bc8 <__swbuf_r+0xbc>
    7b60:	441c                	lw	a5,8(s0)
    7b62:	0505                	addi	a0,a0,1
    7b64:	17fd                	addi	a5,a5,-1
    7b66:	c41c                	sw	a5,8(s0)
    7b68:	401c                	lw	a5,0(s0)
    7b6a:	00178713          	addi	a4,a5,1
    7b6e:	c018                	sw	a4,0(s0)
    7b70:	01378023          	sb	s3,0(a5)
    7b74:	485c                	lw	a5,20(s0)
    7b76:	00a78963          	beq	a5,a0,7b88 <__swbuf_r+0x7c>
    7b7a:	00c45783          	lhu	a5,12(s0)
    7b7e:	8b85                	andi	a5,a5,1
    7b80:	cb81                	beqz	a5,7b90 <__swbuf_r+0x84>
    7b82:	47a9                	li	a5,10
    7b84:	00f91663          	bne	s2,a5,7b90 <__swbuf_r+0x84>
    7b88:	85a2                	mv	a1,s0
    7b8a:	8526                	mv	a0,s1
    7b8c:	2c59                	jal	7e22 <_fflush_r>
    7b8e:	ed0d                	bnez	a0,7bc8 <__swbuf_r+0xbc>
    7b90:	40f2                	lw	ra,28(sp)
    7b92:	4462                	lw	s0,24(sp)
    7b94:	854a                	mv	a0,s2
    7b96:	44d2                	lw	s1,20(sp)
    7b98:	4942                	lw	s2,16(sp)
    7b9a:	49b2                	lw	s3,12(sp)
    7b9c:	6105                	addi	sp,sp,32
    7b9e:	8082                	ret
    7ba0:	00001797          	auipc	a5,0x1
    7ba4:	4e078793          	addi	a5,a5,1248 # 9080 <__sf_fake_stdout>
    7ba8:	00f41463          	bne	s0,a5,7bb0 <__swbuf_r+0xa4>
    7bac:	4480                	lw	s0,8(s1)
    7bae:	b759                	j	7b34 <__swbuf_r+0x28>
    7bb0:	00001797          	auipc	a5,0x1
    7bb4:	49078793          	addi	a5,a5,1168 # 9040 <__sf_fake_stderr>
    7bb8:	f6f41ee3          	bne	s0,a5,7b34 <__swbuf_r+0x28>
    7bbc:	44c0                	lw	s0,12(s1)
    7bbe:	bf9d                	j	7b34 <__swbuf_r+0x28>
    7bc0:	85a2                	mv	a1,s0
    7bc2:	8526                	mv	a0,s1
    7bc4:	2021                	jal	7bcc <__swsetup_r>
    7bc6:	dd3d                	beqz	a0,7b44 <__swbuf_r+0x38>
    7bc8:	597d                	li	s2,-1
    7bca:	b7d9                	j	7b90 <__swbuf_r+0x84>

00007bcc <__swsetup_r>:
__swsetup_r():
    7bcc:	1141                	addi	sp,sp,-16
    7bce:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    7bd2:	c226                	sw	s1,4(sp)
    7bd4:	4384                	lw	s1,0(a5)
    7bd6:	c422                	sw	s0,8(sp)
    7bd8:	c04a                	sw	s2,0(sp)
    7bda:	c606                	sw	ra,12(sp)
    7bdc:	892a                	mv	s2,a0
    7bde:	842e                	mv	s0,a1
    7be0:	c489                	beqz	s1,7bea <__swsetup_r+0x1e>
    7be2:	4c9c                	lw	a5,24(s1)
    7be4:	e399                	bnez	a5,7bea <__swsetup_r+0x1e>
    7be6:	8526                	mv	a0,s1
    7be8:	2ea9                	jal	7f42 <__sinit>
    7bea:	00001797          	auipc	a5,0x1
    7bee:	47678793          	addi	a5,a5,1142 # 9060 <__sf_fake_stdin>
    7bf2:	02f41c63          	bne	s0,a5,7c2a <__swsetup_r+0x5e>
    7bf6:	40c0                	lw	s0,4(s1)
    7bf8:	00c41703          	lh	a4,12(s0)
    7bfc:	01071793          	slli	a5,a4,0x10
    7c00:	83c1                	srli	a5,a5,0x10
    7c02:	0087f693          	andi	a3,a5,8
    7c06:	eeb5                	bnez	a3,7c82 <__swsetup_r+0xb6>
    7c08:	0107f693          	andi	a3,a5,16
    7c0c:	ee9d                	bnez	a3,7c4a <__swsetup_r+0x7e>
    7c0e:	47a5                	li	a5,9
    7c10:	00f92023          	sw	a5,0(s2)
    7c14:	04076713          	ori	a4,a4,64
    7c18:	00e41623          	sh	a4,12(s0)
    7c1c:	557d                	li	a0,-1
    7c1e:	40b2                	lw	ra,12(sp)
    7c20:	4422                	lw	s0,8(sp)
    7c22:	4492                	lw	s1,4(sp)
    7c24:	4902                	lw	s2,0(sp)
    7c26:	0141                	addi	sp,sp,16
    7c28:	8082                	ret
    7c2a:	00001797          	auipc	a5,0x1
    7c2e:	45678793          	addi	a5,a5,1110 # 9080 <__sf_fake_stdout>
    7c32:	00f41463          	bne	s0,a5,7c3a <__swsetup_r+0x6e>
    7c36:	4480                	lw	s0,8(s1)
    7c38:	b7c1                	j	7bf8 <__swsetup_r+0x2c>
    7c3a:	00001797          	auipc	a5,0x1
    7c3e:	40678793          	addi	a5,a5,1030 # 9040 <__sf_fake_stderr>
    7c42:	faf41be3          	bne	s0,a5,7bf8 <__swsetup_r+0x2c>
    7c46:	44c0                	lw	s0,12(s1)
    7c48:	bf45                	j	7bf8 <__swsetup_r+0x2c>
    7c4a:	8b91                	andi	a5,a5,4
    7c4c:	c78d                	beqz	a5,7c76 <__swsetup_r+0xaa>
    7c4e:	584c                	lw	a1,52(s0)
    7c50:	c989                	beqz	a1,7c62 <__swsetup_r+0x96>
    7c52:	04440793          	addi	a5,s0,68
    7c56:	00f58463          	beq	a1,a5,7c5e <__swsetup_r+0x92>
    7c5a:	854a                	mv	a0,s2
    7c5c:	23bd                	jal	81ca <_free_r>
    7c5e:	02042a23          	sw	zero,52(s0)
    7c62:	00c45783          	lhu	a5,12(s0)
    7c66:	00042223          	sw	zero,4(s0)
    7c6a:	fdb7f793          	andi	a5,a5,-37
    7c6e:	00f41623          	sh	a5,12(s0)
    7c72:	481c                	lw	a5,16(s0)
    7c74:	c01c                	sw	a5,0(s0)
    7c76:	00c45783          	lhu	a5,12(s0)
    7c7a:	0087e793          	ori	a5,a5,8
    7c7e:	00f41623          	sh	a5,12(s0)
    7c82:	481c                	lw	a5,16(s0)
    7c84:	ef81                	bnez	a5,7c9c <__swsetup_r+0xd0>
    7c86:	00c45783          	lhu	a5,12(s0)
    7c8a:	20000713          	li	a4,512
    7c8e:	2807f793          	andi	a5,a5,640
    7c92:	00e78563          	beq	a5,a4,7c9c <__swsetup_r+0xd0>
    7c96:	85a2                	mv	a1,s0
    7c98:	854a                	mv	a0,s2
    7c9a:	29a5                	jal	8112 <__smakebuf_r>
    7c9c:	00c45783          	lhu	a5,12(s0)
    7ca0:	0017f713          	andi	a4,a5,1
    7ca4:	c705                	beqz	a4,7ccc <__swsetup_r+0x100>
    7ca6:	485c                	lw	a5,20(s0)
    7ca8:	00042423          	sw	zero,8(s0)
    7cac:	40f007b3          	neg	a5,a5
    7cb0:	cc1c                	sw	a5,24(s0)
    7cb2:	481c                	lw	a5,16(s0)
    7cb4:	4501                	li	a0,0
    7cb6:	f7a5                	bnez	a5,7c1e <__swsetup_r+0x52>
    7cb8:	00c41783          	lh	a5,12(s0)
    7cbc:	0807f713          	andi	a4,a5,128
    7cc0:	df39                	beqz	a4,7c1e <__swsetup_r+0x52>
    7cc2:	0407e793          	ori	a5,a5,64
    7cc6:	00f41623          	sh	a5,12(s0)
    7cca:	bf89                	j	7c1c <__swsetup_r+0x50>
    7ccc:	8b89                	andi	a5,a5,2
    7cce:	4701                	li	a4,0
    7cd0:	e391                	bnez	a5,7cd4 <__swsetup_r+0x108>
    7cd2:	4858                	lw	a4,20(s0)
    7cd4:	c418                	sw	a4,8(s0)
    7cd6:	bff1                	j	7cb2 <__swsetup_r+0xe6>

00007cd8 <abort>:
abort():
    7cd8:	1141                	addi	sp,sp,-16
    7cda:	4519                	li	a0,6
    7cdc:	c606                	sw	ra,12(sp)
    7cde:	25e5                	jal	83c6 <raise>
    7ce0:	4505                	li	a0,1
    7ce2:	14f000ef          	jal	ra,8630 <_exit>

00007ce6 <__sflush_r>:
__sflush_r():
    7ce6:	00c5d783          	lhu	a5,12(a1)
    7cea:	1101                	addi	sp,sp,-32
    7cec:	cc22                	sw	s0,24(sp)
    7cee:	ca26                	sw	s1,20(sp)
    7cf0:	ce06                	sw	ra,28(sp)
    7cf2:	c84a                	sw	s2,16(sp)
    7cf4:	c64e                	sw	s3,12(sp)
    7cf6:	0087f713          	andi	a4,a5,8
    7cfa:	84aa                	mv	s1,a0
    7cfc:	842e                	mv	s0,a1
    7cfe:	ef71                	bnez	a4,7dda <__sflush_r+0xf4>
    7d00:	41d8                	lw	a4,4(a1)
    7d02:	00e04d63          	bgtz	a4,7d1c <__sflush_r+0x36>
    7d06:	41b8                	lw	a4,64(a1)
    7d08:	00e04a63          	bgtz	a4,7d1c <__sflush_r+0x36>
    7d0c:	4501                	li	a0,0
    7d0e:	40f2                	lw	ra,28(sp)
    7d10:	4462                	lw	s0,24(sp)
    7d12:	44d2                	lw	s1,20(sp)
    7d14:	4942                	lw	s2,16(sp)
    7d16:	49b2                	lw	s3,12(sp)
    7d18:	6105                	addi	sp,sp,32
    7d1a:	8082                	ret
    7d1c:	5458                	lw	a4,44(s0)
    7d1e:	d77d                	beqz	a4,7d0c <__sflush_r+0x26>
    7d20:	0004a903          	lw	s2,0(s1)
    7d24:	01379693          	slli	a3,a5,0x13
    7d28:	0004a023          	sw	zero,0(s1)
    7d2c:	0606dd63          	bgez	a3,7da6 <__sflush_r+0xc0>
    7d30:	4870                	lw	a2,84(s0)
    7d32:	00c45783          	lhu	a5,12(s0)
    7d36:	8b91                	andi	a5,a5,4
    7d38:	c799                	beqz	a5,7d46 <__sflush_r+0x60>
    7d3a:	405c                	lw	a5,4(s0)
    7d3c:	8e1d                	sub	a2,a2,a5
    7d3e:	585c                	lw	a5,52(s0)
    7d40:	c399                	beqz	a5,7d46 <__sflush_r+0x60>
    7d42:	403c                	lw	a5,64(s0)
    7d44:	8e1d                	sub	a2,a2,a5
    7d46:	545c                	lw	a5,44(s0)
    7d48:	500c                	lw	a1,32(s0)
    7d4a:	4681                	li	a3,0
    7d4c:	8526                	mv	a0,s1
    7d4e:	9782                	jalr	a5
    7d50:	57fd                	li	a5,-1
    7d52:	00c45703          	lhu	a4,12(s0)
    7d56:	00f51d63          	bne	a0,a5,7d70 <__sflush_r+0x8a>
    7d5a:	4094                	lw	a3,0(s1)
    7d5c:	47f5                	li	a5,29
    7d5e:	06d7e863          	bltu	a5,a3,7dce <__sflush_r+0xe8>
    7d62:	204007b7          	lui	a5,0x20400
    7d66:	0785                	addi	a5,a5,1
    7d68:	00d7d7b3          	srl	a5,a5,a3
    7d6c:	8b85                	andi	a5,a5,1
    7d6e:	c3a5                	beqz	a5,7dce <__sflush_r+0xe8>
    7d70:	481c                	lw	a5,16(s0)
    7d72:	00042223          	sw	zero,4(s0)
    7d76:	c01c                	sw	a5,0(s0)
    7d78:	01371793          	slli	a5,a4,0x13
    7d7c:	0007d863          	bgez	a5,7d8c <__sflush_r+0xa6>
    7d80:	57fd                	li	a5,-1
    7d82:	00f51463          	bne	a0,a5,7d8a <__sflush_r+0xa4>
    7d86:	409c                	lw	a5,0(s1)
    7d88:	e391                	bnez	a5,7d8c <__sflush_r+0xa6>
    7d8a:	c868                	sw	a0,84(s0)
    7d8c:	584c                	lw	a1,52(s0)
    7d8e:	0124a023          	sw	s2,0(s1)
    7d92:	ddad                	beqz	a1,7d0c <__sflush_r+0x26>
    7d94:	04440793          	addi	a5,s0,68
    7d98:	00f58463          	beq	a1,a5,7da0 <__sflush_r+0xba>
    7d9c:	8526                	mv	a0,s1
    7d9e:	2135                	jal	81ca <_free_r>
    7da0:	02042a23          	sw	zero,52(s0)
    7da4:	b7a5                	j	7d0c <__sflush_r+0x26>
    7da6:	500c                	lw	a1,32(s0)
    7da8:	4601                	li	a2,0
    7daa:	4685                	li	a3,1
    7dac:	8526                	mv	a0,s1
    7dae:	9702                	jalr	a4
    7db0:	57fd                	li	a5,-1
    7db2:	862a                	mv	a2,a0
    7db4:	f6f51fe3          	bne	a0,a5,7d32 <__sflush_r+0x4c>
    7db8:	409c                	lw	a5,0(s1)
    7dba:	dfa5                	beqz	a5,7d32 <__sflush_r+0x4c>
    7dbc:	4775                	li	a4,29
    7dbe:	00e78563          	beq	a5,a4,7dc8 <__sflush_r+0xe2>
    7dc2:	4759                	li	a4,22
    7dc4:	04e79463          	bne	a5,a4,7e0c <__sflush_r+0x126>
    7dc8:	0124a023          	sw	s2,0(s1)
    7dcc:	b781                	j	7d0c <__sflush_r+0x26>
    7dce:	04076713          	ori	a4,a4,64
    7dd2:	00e41623          	sh	a4,12(s0)
    7dd6:	557d                	li	a0,-1
    7dd8:	bf1d                	j	7d0e <__sflush_r+0x28>
    7dda:	0105a983          	lw	s3,16(a1)
    7dde:	f20987e3          	beqz	s3,7d0c <__sflush_r+0x26>
    7de2:	0005a903          	lw	s2,0(a1)
    7de6:	8b8d                	andi	a5,a5,3
    7de8:	0135a023          	sw	s3,0(a1)
    7dec:	41390933          	sub	s2,s2,s3
    7df0:	4701                	li	a4,0
    7df2:	e391                	bnez	a5,7df6 <__sflush_r+0x110>
    7df4:	49d8                	lw	a4,20(a1)
    7df6:	c418                	sw	a4,8(s0)
    7df8:	f1205ae3          	blez	s2,7d0c <__sflush_r+0x26>
    7dfc:	541c                	lw	a5,40(s0)
    7dfe:	500c                	lw	a1,32(s0)
    7e00:	86ca                	mv	a3,s2
    7e02:	864e                	mv	a2,s3
    7e04:	8526                	mv	a0,s1
    7e06:	9782                	jalr	a5
    7e08:	00a04963          	bgtz	a0,7e1a <__sflush_r+0x134>
    7e0c:	00c45783          	lhu	a5,12(s0)
    7e10:	0407e793          	ori	a5,a5,64
    7e14:	00f41623          	sh	a5,12(s0)
    7e18:	bf7d                	j	7dd6 <__sflush_r+0xf0>
    7e1a:	99aa                	add	s3,s3,a0
    7e1c:	40a90933          	sub	s2,s2,a0
    7e20:	bfe1                	j	7df8 <__sflush_r+0x112>

00007e22 <_fflush_r>:
_fflush_r():
    7e22:	499c                	lw	a5,16(a1)
    7e24:	c3a5                	beqz	a5,7e84 <_fflush_r+0x62>
    7e26:	1101                	addi	sp,sp,-32
    7e28:	cc22                	sw	s0,24(sp)
    7e2a:	ce06                	sw	ra,28(sp)
    7e2c:	842a                	mv	s0,a0
    7e2e:	c511                	beqz	a0,7e3a <_fflush_r+0x18>
    7e30:	4d1c                	lw	a5,24(a0)
    7e32:	e781                	bnez	a5,7e3a <_fflush_r+0x18>
    7e34:	c62e                	sw	a1,12(sp)
    7e36:	2231                	jal	7f42 <__sinit>
    7e38:	45b2                	lw	a1,12(sp)
    7e3a:	00001797          	auipc	a5,0x1
    7e3e:	22678793          	addi	a5,a5,550 # 9060 <__sf_fake_stdin>
    7e42:	00f59c63          	bne	a1,a5,7e5a <_fflush_r+0x38>
    7e46:	404c                	lw	a1,4(s0)
    7e48:	00c59783          	lh	a5,12(a1)
    7e4c:	c79d                	beqz	a5,7e7a <_fflush_r+0x58>
    7e4e:	8522                	mv	a0,s0
    7e50:	4462                	lw	s0,24(sp)
    7e52:	40f2                	lw	ra,28(sp)
    7e54:	6105                	addi	sp,sp,32
    7e56:	e91ff06f          	j	7ce6 <__sflush_r>
    7e5a:	00001797          	auipc	a5,0x1
    7e5e:	22678793          	addi	a5,a5,550 # 9080 <__sf_fake_stdout>
    7e62:	00f59463          	bne	a1,a5,7e6a <_fflush_r+0x48>
    7e66:	440c                	lw	a1,8(s0)
    7e68:	b7c5                	j	7e48 <_fflush_r+0x26>
    7e6a:	00001797          	auipc	a5,0x1
    7e6e:	1d678793          	addi	a5,a5,470 # 9040 <__sf_fake_stderr>
    7e72:	fcf59be3          	bne	a1,a5,7e48 <_fflush_r+0x26>
    7e76:	444c                	lw	a1,12(s0)
    7e78:	bfc1                	j	7e48 <_fflush_r+0x26>
    7e7a:	40f2                	lw	ra,28(sp)
    7e7c:	4462                	lw	s0,24(sp)
    7e7e:	4501                	li	a0,0
    7e80:	6105                	addi	sp,sp,32
    7e82:	8082                	ret
    7e84:	4501                	li	a0,0
    7e86:	8082                	ret

00007e88 <std>:
std():
    7e88:	1141                	addi	sp,sp,-16
    7e8a:	c422                	sw	s0,8(sp)
    7e8c:	c606                	sw	ra,12(sp)
    7e8e:	842a                	mv	s0,a0
    7e90:	00b51623          	sh	a1,12(a0)
    7e94:	00c51723          	sh	a2,14(a0)
    7e98:	00052023          	sw	zero,0(a0)
    7e9c:	00052223          	sw	zero,4(a0)
    7ea0:	00052423          	sw	zero,8(a0)
    7ea4:	06052223          	sw	zero,100(a0)
    7ea8:	00052823          	sw	zero,16(a0)
    7eac:	00052a23          	sw	zero,20(a0)
    7eb0:	00052c23          	sw	zero,24(a0)
    7eb4:	4621                	li	a2,8
    7eb6:	4581                	li	a1,0
    7eb8:	05c50513          	addi	a0,a0,92
    7ebc:	a84f80ef          	jal	ra,140 <memset>
    7ec0:	00000797          	auipc	a5,0x0
    7ec4:	53e78793          	addi	a5,a5,1342 # 83fe <__sread>
    7ec8:	d05c                	sw	a5,36(s0)
    7eca:	00000797          	auipc	a5,0x0
    7ece:	56478793          	addi	a5,a5,1380 # 842e <__swrite>
    7ed2:	d41c                	sw	a5,40(s0)
    7ed4:	00000797          	auipc	a5,0x0
    7ed8:	5a878793          	addi	a5,a5,1448 # 847c <__sseek>
    7edc:	d45c                	sw	a5,44(s0)
    7ede:	00000797          	auipc	a5,0x0
    7ee2:	5d478793          	addi	a5,a5,1492 # 84b2 <__sclose>
    7ee6:	d000                	sw	s0,32(s0)
    7ee8:	d81c                	sw	a5,48(s0)
    7eea:	40b2                	lw	ra,12(sp)
    7eec:	4422                	lw	s0,8(sp)
    7eee:	0141                	addi	sp,sp,16
    7ef0:	8082                	ret

00007ef2 <_cleanup_r>:
_cleanup_r():
    7ef2:	00000597          	auipc	a1,0x0
    7ef6:	f3058593          	addi	a1,a1,-208 # 7e22 <_fflush_r>
    7efa:	aa91                	j	804e <_fwalk_reent>

00007efc <__sfmoreglue>:
__sfmoreglue():
    7efc:	1141                	addi	sp,sp,-16
    7efe:	c226                	sw	s1,4(sp)
    7f00:	06800613          	li	a2,104
    7f04:	fff58493          	addi	s1,a1,-1
    7f08:	02c484b3          	mul	s1,s1,a2
    7f0c:	c04a                	sw	s2,0(sp)
    7f0e:	892e                	mv	s2,a1
    7f10:	c422                	sw	s0,8(sp)
    7f12:	c606                	sw	ra,12(sp)
    7f14:	07448593          	addi	a1,s1,116
    7f18:	2e99                	jal	826e <_malloc_r>
    7f1a:	842a                	mv	s0,a0
    7f1c:	cd01                	beqz	a0,7f34 <__sfmoreglue+0x38>
    7f1e:	00052023          	sw	zero,0(a0)
    7f22:	01252223          	sw	s2,4(a0)
    7f26:	0531                	addi	a0,a0,12
    7f28:	c408                	sw	a0,8(s0)
    7f2a:	06848613          	addi	a2,s1,104
    7f2e:	4581                	li	a1,0
    7f30:	a10f80ef          	jal	ra,140 <memset>
    7f34:	8522                	mv	a0,s0
    7f36:	40b2                	lw	ra,12(sp)
    7f38:	4422                	lw	s0,8(sp)
    7f3a:	4492                	lw	s1,4(sp)
    7f3c:	4902                	lw	s2,0(sp)
    7f3e:	0141                	addi	sp,sp,16
    7f40:	8082                	ret

00007f42 <__sinit>:
__sinit():
    7f42:	4d1c                	lw	a5,24(a0)
    7f44:	e7a5                	bnez	a5,7fac <__sinit+0x6a>
    7f46:	1141                	addi	sp,sp,-16
    7f48:	c606                	sw	ra,12(sp)
    7f4a:	c422                	sw	s0,8(sp)
    7f4c:	00000797          	auipc	a5,0x0
    7f50:	fa678793          	addi	a5,a5,-90 # 7ef2 <_cleanup_r>
    7f54:	d51c                	sw	a5,40(a0)
    7f56:	81418793          	addi	a5,gp,-2028 # 20000084 <_global_impure_ptr>
    7f5a:	439c                	lw	a5,0(a5)
    7f5c:	04052423          	sw	zero,72(a0)
    7f60:	04052623          	sw	zero,76(a0)
    7f64:	04052823          	sw	zero,80(a0)
    7f68:	00f51463          	bne	a0,a5,7f70 <__sinit+0x2e>
    7f6c:	4785                	li	a5,1
    7f6e:	cd1c                	sw	a5,24(a0)
    7f70:	842a                	mv	s0,a0
    7f72:	2835                	jal	7fae <__sfp>
    7f74:	c048                	sw	a0,4(s0)
    7f76:	8522                	mv	a0,s0
    7f78:	281d                	jal	7fae <__sfp>
    7f7a:	c408                	sw	a0,8(s0)
    7f7c:	8522                	mv	a0,s0
    7f7e:	2805                	jal	7fae <__sfp>
    7f80:	c448                	sw	a0,12(s0)
    7f82:	4048                	lw	a0,4(s0)
    7f84:	4601                	li	a2,0
    7f86:	4591                	li	a1,4
    7f88:	f01ff0ef          	jal	ra,7e88 <std>
    7f8c:	4408                	lw	a0,8(s0)
    7f8e:	4605                	li	a2,1
    7f90:	45a5                	li	a1,9
    7f92:	ef7ff0ef          	jal	ra,7e88 <std>
    7f96:	4448                	lw	a0,12(s0)
    7f98:	4609                	li	a2,2
    7f9a:	45c9                	li	a1,18
    7f9c:	eedff0ef          	jal	ra,7e88 <std>
    7fa0:	4785                	li	a5,1
    7fa2:	cc1c                	sw	a5,24(s0)
    7fa4:	40b2                	lw	ra,12(sp)
    7fa6:	4422                	lw	s0,8(sp)
    7fa8:	0141                	addi	sp,sp,16
    7faa:	8082                	ret
    7fac:	8082                	ret

00007fae <__sfp>:
__sfp():
    7fae:	1141                	addi	sp,sp,-16
    7fb0:	81418793          	addi	a5,gp,-2028 # 20000084 <_global_impure_ptr>
    7fb4:	c226                	sw	s1,4(sp)
    7fb6:	4384                	lw	s1,0(a5)
    7fb8:	c04a                	sw	s2,0(sp)
    7fba:	c606                	sw	ra,12(sp)
    7fbc:	4c9c                	lw	a5,24(s1)
    7fbe:	c422                	sw	s0,8(sp)
    7fc0:	892a                	mv	s2,a0
    7fc2:	e781                	bnez	a5,7fca <__sfp+0x1c>
    7fc4:	8526                	mv	a0,s1
    7fc6:	f7dff0ef          	jal	ra,7f42 <__sinit>
    7fca:	04848493          	addi	s1,s1,72
    7fce:	4480                	lw	s0,8(s1)
    7fd0:	40dc                	lw	a5,4(s1)
    7fd2:	17fd                	addi	a5,a5,-1
    7fd4:	0007d663          	bgez	a5,7fe0 <__sfp+0x32>
    7fd8:	409c                	lw	a5,0(s1)
    7fda:	cfb9                	beqz	a5,8038 <__sfp+0x8a>
    7fdc:	4084                	lw	s1,0(s1)
    7fde:	bfc5                	j	7fce <__sfp+0x20>
    7fe0:	00c41703          	lh	a4,12(s0)
    7fe4:	e739                	bnez	a4,8032 <__sfp+0x84>
    7fe6:	77c1                	lui	a5,0xffff0
    7fe8:	0785                	addi	a5,a5,1
    7fea:	06042223          	sw	zero,100(s0)
    7fee:	00042023          	sw	zero,0(s0)
    7ff2:	00042223          	sw	zero,4(s0)
    7ff6:	00042423          	sw	zero,8(s0)
    7ffa:	c45c                	sw	a5,12(s0)
    7ffc:	00042823          	sw	zero,16(s0)
    8000:	00042a23          	sw	zero,20(s0)
    8004:	00042c23          	sw	zero,24(s0)
    8008:	4621                	li	a2,8
    800a:	4581                	li	a1,0
    800c:	05c40513          	addi	a0,s0,92
    8010:	930f80ef          	jal	ra,140 <memset>
    8014:	02042a23          	sw	zero,52(s0)
    8018:	02042c23          	sw	zero,56(s0)
    801c:	04042423          	sw	zero,72(s0)
    8020:	04042623          	sw	zero,76(s0)
    8024:	8522                	mv	a0,s0
    8026:	40b2                	lw	ra,12(sp)
    8028:	4422                	lw	s0,8(sp)
    802a:	4492                	lw	s1,4(sp)
    802c:	4902                	lw	s2,0(sp)
    802e:	0141                	addi	sp,sp,16
    8030:	8082                	ret
    8032:	06840413          	addi	s0,s0,104
    8036:	bf71                	j	7fd2 <__sfp+0x24>
    8038:	4591                	li	a1,4
    803a:	854a                	mv	a0,s2
    803c:	ec1ff0ef          	jal	ra,7efc <__sfmoreglue>
    8040:	c088                	sw	a0,0(s1)
    8042:	fd49                	bnez	a0,7fdc <__sfp+0x2e>
    8044:	47b1                	li	a5,12
    8046:	00f92023          	sw	a5,0(s2)
    804a:	4401                	li	s0,0
    804c:	bfe1                	j	8024 <__sfp+0x76>

0000804e <_fwalk_reent>:
_fwalk_reent():
    804e:	7179                	addi	sp,sp,-48
    8050:	d422                	sw	s0,40(sp)
    8052:	d04a                	sw	s2,32(sp)
    8054:	cc52                	sw	s4,24(sp)
    8056:	ca56                	sw	s5,20(sp)
    8058:	c85a                	sw	s6,16(sp)
    805a:	c65e                	sw	s7,12(sp)
    805c:	d606                	sw	ra,44(sp)
    805e:	d226                	sw	s1,36(sp)
    8060:	ce4e                	sw	s3,28(sp)
    8062:	8a2a                	mv	s4,a0
    8064:	8aae                	mv	s5,a1
    8066:	04850413          	addi	s0,a0,72
    806a:	4901                	li	s2,0
    806c:	4b05                	li	s6,1
    806e:	5bfd                	li	s7,-1
    8070:	ec09                	bnez	s0,808a <_fwalk_reent+0x3c>
    8072:	50b2                	lw	ra,44(sp)
    8074:	5422                	lw	s0,40(sp)
    8076:	854a                	mv	a0,s2
    8078:	5492                	lw	s1,36(sp)
    807a:	5902                	lw	s2,32(sp)
    807c:	49f2                	lw	s3,28(sp)
    807e:	4a62                	lw	s4,24(sp)
    8080:	4ad2                	lw	s5,20(sp)
    8082:	4b42                	lw	s6,16(sp)
    8084:	4bb2                	lw	s7,12(sp)
    8086:	6145                	addi	sp,sp,48
    8088:	8082                	ret
    808a:	4404                	lw	s1,8(s0)
    808c:	00442983          	lw	s3,4(s0)
    8090:	19fd                	addi	s3,s3,-1
    8092:	0009d463          	bgez	s3,809a <_fwalk_reent+0x4c>
    8096:	4000                	lw	s0,0(s0)
    8098:	bfe1                	j	8070 <_fwalk_reent+0x22>
    809a:	00c4d783          	lhu	a5,12(s1)
    809e:	00fb7b63          	bgeu	s6,a5,80b4 <_fwalk_reent+0x66>
    80a2:	00e49783          	lh	a5,14(s1)
    80a6:	01778763          	beq	a5,s7,80b4 <_fwalk_reent+0x66>
    80aa:	85a6                	mv	a1,s1
    80ac:	8552                	mv	a0,s4
    80ae:	9a82                	jalr	s5
    80b0:	00a96933          	or	s2,s2,a0
    80b4:	06848493          	addi	s1,s1,104
    80b8:	bfe1                	j	8090 <_fwalk_reent+0x42>

000080ba <__swhatbuf_r>:
__swhatbuf_r():
    80ba:	7119                	addi	sp,sp,-128
    80bc:	daa6                	sw	s1,116(sp)
    80be:	84ae                	mv	s1,a1
    80c0:	00e59583          	lh	a1,14(a1)
    80c4:	dca2                	sw	s0,120(sp)
    80c6:	de86                	sw	ra,124(sp)
    80c8:	8432                	mv	s0,a2
    80ca:	0005dc63          	bgez	a1,80e2 <__swhatbuf_r+0x28>
    80ce:	00c4d783          	lhu	a5,12(s1)
    80d2:	0006a023          	sw	zero,0(a3)
    80d6:	0807f793          	andi	a5,a5,128
    80da:	e39d                	bnez	a5,8100 <__swhatbuf_r+0x46>
    80dc:	40000793          	li	a5,1024
    80e0:	a015                	j	8104 <__swhatbuf_r+0x4a>
    80e2:	0830                	addi	a2,sp,24
    80e4:	c636                	sw	a3,12(sp)
    80e6:	2125                	jal	850e <_fstat_r>
    80e8:	46b2                	lw	a3,12(sp)
    80ea:	fe0542e3          	bltz	a0,80ce <__swhatbuf_r+0x14>
    80ee:	4772                	lw	a4,28(sp)
    80f0:	67bd                	lui	a5,0xf
    80f2:	8ff9                	and	a5,a5,a4
    80f4:	7779                	lui	a4,0xffffe
    80f6:	97ba                	add	a5,a5,a4
    80f8:	0017b793          	seqz	a5,a5
    80fc:	c29c                	sw	a5,0(a3)
    80fe:	bff9                	j	80dc <__swhatbuf_r+0x22>
    8100:	04000793          	li	a5,64
    8104:	c01c                	sw	a5,0(s0)
    8106:	50f6                	lw	ra,124(sp)
    8108:	5466                	lw	s0,120(sp)
    810a:	54d6                	lw	s1,116(sp)
    810c:	4501                	li	a0,0
    810e:	6109                	addi	sp,sp,128
    8110:	8082                	ret

00008112 <__smakebuf_r>:
__smakebuf_r():
    8112:	00c5d783          	lhu	a5,12(a1)
    8116:	1101                	addi	sp,sp,-32
    8118:	cc22                	sw	s0,24(sp)
    811a:	ce06                	sw	ra,28(sp)
    811c:	ca26                	sw	s1,20(sp)
    811e:	c84a                	sw	s2,16(sp)
    8120:	8b89                	andi	a5,a5,2
    8122:	842e                	mv	s0,a1
    8124:	cf89                	beqz	a5,813e <__smakebuf_r+0x2c>
    8126:	04740793          	addi	a5,s0,71
    812a:	c01c                	sw	a5,0(s0)
    812c:	c81c                	sw	a5,16(s0)
    812e:	4785                	li	a5,1
    8130:	c85c                	sw	a5,20(s0)
    8132:	40f2                	lw	ra,28(sp)
    8134:	4462                	lw	s0,24(sp)
    8136:	44d2                	lw	s1,20(sp)
    8138:	4942                	lw	s2,16(sp)
    813a:	6105                	addi	sp,sp,32
    813c:	8082                	ret
    813e:	0074                	addi	a3,sp,12
    8140:	0030                	addi	a2,sp,8
    8142:	84aa                	mv	s1,a0
    8144:	f77ff0ef          	jal	ra,80ba <__swhatbuf_r>
    8148:	45a2                	lw	a1,8(sp)
    814a:	892a                	mv	s2,a0
    814c:	8526                	mv	a0,s1
    814e:	2205                	jal	826e <_malloc_r>
    8150:	ed01                	bnez	a0,8168 <__smakebuf_r+0x56>
    8152:	00c41783          	lh	a5,12(s0)
    8156:	2007f713          	andi	a4,a5,512
    815a:	ff61                	bnez	a4,8132 <__smakebuf_r+0x20>
    815c:	9bf1                	andi	a5,a5,-4
    815e:	0027e793          	ori	a5,a5,2
    8162:	00f41623          	sh	a5,12(s0)
    8166:	b7c1                	j	8126 <__smakebuf_r+0x14>
    8168:	00000797          	auipc	a5,0x0
    816c:	d8a78793          	addi	a5,a5,-630 # 7ef2 <_cleanup_r>
    8170:	d49c                	sw	a5,40(s1)
    8172:	00c45783          	lhu	a5,12(s0)
    8176:	c008                	sw	a0,0(s0)
    8178:	c808                	sw	a0,16(s0)
    817a:	0807e793          	ori	a5,a5,128
    817e:	00f41623          	sh	a5,12(s0)
    8182:	47a2                	lw	a5,8(sp)
    8184:	c85c                	sw	a5,20(s0)
    8186:	47b2                	lw	a5,12(sp)
    8188:	cf89                	beqz	a5,81a2 <__smakebuf_r+0x90>
    818a:	00e41583          	lh	a1,14(s0)
    818e:	8526                	mv	a0,s1
    8190:	2665                	jal	8538 <_isatty_r>
    8192:	c901                	beqz	a0,81a2 <__smakebuf_r+0x90>
    8194:	00c45783          	lhu	a5,12(s0)
    8198:	9bf1                	andi	a5,a5,-4
    819a:	0017e793          	ori	a5,a5,1
    819e:	00f41623          	sh	a5,12(s0)
    81a2:	00c45783          	lhu	a5,12(s0)
    81a6:	00f96933          	or	s2,s2,a5
    81aa:	01241623          	sh	s2,12(s0)
    81ae:	b751                	j	8132 <__smakebuf_r+0x20>

000081b0 <memchr>:
memchr():
    81b0:	0ff5f593          	andi	a1,a1,255
    81b4:	962a                	add	a2,a2,a0
    81b6:	00c51463          	bne	a0,a2,81be <memchr+0xe>
    81ba:	4501                	li	a0,0
    81bc:	8082                	ret
    81be:	00054783          	lbu	a5,0(a0)
    81c2:	feb78de3          	beq	a5,a1,81bc <memchr+0xc>
    81c6:	0505                	addi	a0,a0,1
    81c8:	b7fd                	j	81b6 <memchr+0x6>

000081ca <_free_r>:
_free_r():
    81ca:	c1cd                	beqz	a1,826c <_free_r+0xa2>
    81cc:	ffc5a783          	lw	a5,-4(a1)
    81d0:	1141                	addi	sp,sp,-16
    81d2:	c422                	sw	s0,8(sp)
    81d4:	c606                	sw	ra,12(sp)
    81d6:	c226                	sw	s1,4(sp)
    81d8:	ffc58413          	addi	s0,a1,-4
    81dc:	0007d363          	bgez	a5,81e2 <_free_r+0x18>
    81e0:	943e                	add	s0,s0,a5
    81e2:	84aa                	mv	s1,a0
    81e4:	2665                	jal	858c <__malloc_lock>
    81e6:	84818793          	addi	a5,gp,-1976 # 200000b8 <__malloc_free_list>
    81ea:	439c                	lw	a5,0(a5)
    81ec:	eb99                	bnez	a5,8202 <_free_r+0x38>
    81ee:	00042223          	sw	zero,4(s0)
    81f2:	8481a423          	sw	s0,-1976(gp) # 200000b8 <__malloc_free_list>
    81f6:	4422                	lw	s0,8(sp)
    81f8:	40b2                	lw	ra,12(sp)
    81fa:	8526                	mv	a0,s1
    81fc:	4492                	lw	s1,4(sp)
    81fe:	0141                	addi	sp,sp,16
    8200:	a679                	j	858e <__malloc_unlock>
    8202:	00f47e63          	bgeu	s0,a5,821e <_free_r+0x54>
    8206:	4014                	lw	a3,0(s0)
    8208:	00d40733          	add	a4,s0,a3
    820c:	00e79663          	bne	a5,a4,8218 <_free_r+0x4e>
    8210:	4398                	lw	a4,0(a5)
    8212:	43dc                	lw	a5,4(a5)
    8214:	9736                	add	a4,a4,a3
    8216:	c018                	sw	a4,0(s0)
    8218:	c05c                	sw	a5,4(s0)
    821a:	bfe1                	j	81f2 <_free_r+0x28>
    821c:	87ba                	mv	a5,a4
    821e:	43d8                	lw	a4,4(a5)
    8220:	c319                	beqz	a4,8226 <_free_r+0x5c>
    8222:	fee47de3          	bgeu	s0,a4,821c <_free_r+0x52>
    8226:	4394                	lw	a3,0(a5)
    8228:	00d78633          	add	a2,a5,a3
    822c:	00861f63          	bne	a2,s0,824a <_free_r+0x80>
    8230:	4010                	lw	a2,0(s0)
    8232:	96b2                	add	a3,a3,a2
    8234:	c394                	sw	a3,0(a5)
    8236:	00d78633          	add	a2,a5,a3
    823a:	fac71ee3          	bne	a4,a2,81f6 <_free_r+0x2c>
    823e:	4310                	lw	a2,0(a4)
    8240:	4358                	lw	a4,4(a4)
    8242:	96b2                	add	a3,a3,a2
    8244:	c394                	sw	a3,0(a5)
    8246:	c3d8                	sw	a4,4(a5)
    8248:	b77d                	j	81f6 <_free_r+0x2c>
    824a:	00c47563          	bgeu	s0,a2,8254 <_free_r+0x8a>
    824e:	47b1                	li	a5,12
    8250:	c09c                	sw	a5,0(s1)
    8252:	b755                	j	81f6 <_free_r+0x2c>
    8254:	4010                	lw	a2,0(s0)
    8256:	00c406b3          	add	a3,s0,a2
    825a:	00d71663          	bne	a4,a3,8266 <_free_r+0x9c>
    825e:	4314                	lw	a3,0(a4)
    8260:	4358                	lw	a4,4(a4)
    8262:	96b2                	add	a3,a3,a2
    8264:	c014                	sw	a3,0(s0)
    8266:	c058                	sw	a4,4(s0)
    8268:	c3c0                	sw	s0,4(a5)
    826a:	b771                	j	81f6 <_free_r+0x2c>
    826c:	8082                	ret

0000826e <_malloc_r>:
_malloc_r():
    826e:	1101                	addi	sp,sp,-32
    8270:	ca26                	sw	s1,20(sp)
    8272:	00358493          	addi	s1,a1,3
    8276:	98f1                	andi	s1,s1,-4
    8278:	ce06                	sw	ra,28(sp)
    827a:	cc22                	sw	s0,24(sp)
    827c:	c84a                	sw	s2,16(sp)
    827e:	c64e                	sw	s3,12(sp)
    8280:	04a1                	addi	s1,s1,8
    8282:	47b1                	li	a5,12
    8284:	04f4f163          	bgeu	s1,a5,82c6 <_malloc_r+0x58>
    8288:	44b1                	li	s1,12
    828a:	04b4e063          	bltu	s1,a1,82ca <_malloc_r+0x5c>
    828e:	892a                	mv	s2,a0
    8290:	2cf5                	jal	858c <__malloc_lock>
    8292:	84818793          	addi	a5,gp,-1976 # 200000b8 <__malloc_free_list>
    8296:	4398                	lw	a4,0(a5)
    8298:	843a                	mv	s0,a4
    829a:	e031                	bnez	s0,82de <_malloc_r+0x70>
    829c:	84c18793          	addi	a5,gp,-1972 # 200000bc <__malloc_sbrk_start>
    82a0:	439c                	lw	a5,0(a5)
    82a2:	e791                	bnez	a5,82ae <_malloc_r+0x40>
    82a4:	4581                	li	a1,0
    82a6:	854a                	mv	a0,s2
    82a8:	2851                	jal	833c <_sbrk_r>
    82aa:	84a1a623          	sw	a0,-1972(gp) # 200000bc <__malloc_sbrk_start>
    82ae:	85a6                	mv	a1,s1
    82b0:	854a                	mv	a0,s2
    82b2:	2069                	jal	833c <_sbrk_r>
    82b4:	59fd                	li	s3,-1
    82b6:	07351763          	bne	a0,s3,8324 <_malloc_r+0xb6>
    82ba:	47b1                	li	a5,12
    82bc:	00f92023          	sw	a5,0(s2)
    82c0:	854a                	mv	a0,s2
    82c2:	24f1                	jal	858e <__malloc_unlock>
    82c4:	a029                	j	82ce <_malloc_r+0x60>
    82c6:	fc04d2e3          	bgez	s1,828a <_malloc_r+0x1c>
    82ca:	47b1                	li	a5,12
    82cc:	c11c                	sw	a5,0(a0)
    82ce:	4501                	li	a0,0
    82d0:	40f2                	lw	ra,28(sp)
    82d2:	4462                	lw	s0,24(sp)
    82d4:	44d2                	lw	s1,20(sp)
    82d6:	4942                	lw	s2,16(sp)
    82d8:	49b2                	lw	s3,12(sp)
    82da:	6105                	addi	sp,sp,32
    82dc:	8082                	ret
    82de:	401c                	lw	a5,0(s0)
    82e0:	8f85                	sub	a5,a5,s1
    82e2:	0207ce63          	bltz	a5,831e <_malloc_r+0xb0>
    82e6:	46ad                	li	a3,11
    82e8:	00f6f663          	bgeu	a3,a5,82f4 <_malloc_r+0x86>
    82ec:	c01c                	sw	a5,0(s0)
    82ee:	943e                	add	s0,s0,a5
    82f0:	c004                	sw	s1,0(s0)
    82f2:	a031                	j	82fe <_malloc_r+0x90>
    82f4:	405c                	lw	a5,4(s0)
    82f6:	02871263          	bne	a4,s0,831a <_malloc_r+0xac>
    82fa:	84f1a423          	sw	a5,-1976(gp) # 200000b8 <__malloc_free_list>
    82fe:	854a                	mv	a0,s2
    8300:	2479                	jal	858e <__malloc_unlock>
    8302:	00b40513          	addi	a0,s0,11
    8306:	00440793          	addi	a5,s0,4
    830a:	9961                	andi	a0,a0,-8
    830c:	40f50733          	sub	a4,a0,a5
    8310:	d361                	beqz	a4,82d0 <_malloc_r+0x62>
    8312:	943a                	add	s0,s0,a4
    8314:	8f89                	sub	a5,a5,a0
    8316:	c01c                	sw	a5,0(s0)
    8318:	bf65                	j	82d0 <_malloc_r+0x62>
    831a:	c35c                	sw	a5,4(a4)
    831c:	b7cd                	j	82fe <_malloc_r+0x90>
    831e:	8722                	mv	a4,s0
    8320:	4040                	lw	s0,4(s0)
    8322:	bfa5                	j	829a <_malloc_r+0x2c>
    8324:	00350413          	addi	s0,a0,3
    8328:	9871                	andi	s0,s0,-4
    832a:	fc8503e3          	beq	a0,s0,82f0 <_malloc_r+0x82>
    832e:	40a405b3          	sub	a1,s0,a0
    8332:	854a                	mv	a0,s2
    8334:	2021                	jal	833c <_sbrk_r>
    8336:	fb351de3          	bne	a0,s3,82f0 <_malloc_r+0x82>
    833a:	b741                	j	82ba <_malloc_r+0x4c>

0000833c <_sbrk_r>:
_sbrk_r():
    833c:	1141                	addi	sp,sp,-16
    833e:	c422                	sw	s0,8(sp)
    8340:	842a                	mv	s0,a0
    8342:	852e                	mv	a0,a1
    8344:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    8348:	c606                	sw	ra,12(sp)
    834a:	24d9                	jal	8610 <_sbrk>
    834c:	57fd                	li	a5,-1
    834e:	00f51763          	bne	a0,a5,835c <_sbrk_r+0x20>
    8352:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    8356:	439c                	lw	a5,0(a5)
    8358:	c391                	beqz	a5,835c <_sbrk_r+0x20>
    835a:	c01c                	sw	a5,0(s0)
    835c:	40b2                	lw	ra,12(sp)
    835e:	4422                	lw	s0,8(sp)
    8360:	0141                	addi	sp,sp,16
    8362:	8082                	ret

00008364 <_raise_r>:
_raise_r():
    8364:	47fd                	li	a5,31
    8366:	00b7f663          	bgeu	a5,a1,8372 <_raise_r+0xe>
    836a:	47d9                	li	a5,22
    836c:	c11c                	sw	a5,0(a0)
    836e:	557d                	li	a0,-1
    8370:	8082                	ret
    8372:	417c                	lw	a5,68(a0)
    8374:	1101                	addi	sp,sp,-32
    8376:	cc22                	sw	s0,24(sp)
    8378:	ce06                	sw	ra,28(sp)
    837a:	862e                	mv	a2,a1
    837c:	842a                	mv	s0,a0
    837e:	c791                	beqz	a5,838a <_raise_r+0x26>
    8380:	00259713          	slli	a4,a1,0x2
    8384:	97ba                	add	a5,a5,a4
    8386:	4398                	lw	a4,0(a5)
    8388:	eb19                	bnez	a4,839e <_raise_r+0x3a>
    838a:	8522                	mv	a0,s0
    838c:	c632                	sw	a2,12(sp)
    838e:	20bd                	jal	83fc <_getpid_r>
    8390:	85aa                	mv	a1,a0
    8392:	8522                	mv	a0,s0
    8394:	4462                	lw	s0,24(sp)
    8396:	4632                	lw	a2,12(sp)
    8398:	40f2                	lw	ra,28(sp)
    839a:	6105                	addi	sp,sp,32
    839c:	a81d                	j	83d2 <_kill_r>
    839e:	4685                	li	a3,1
    83a0:	4501                	li	a0,0
    83a2:	00d70863          	beq	a4,a3,83b2 <_raise_r+0x4e>
    83a6:	56fd                	li	a3,-1
    83a8:	00d71963          	bne	a4,a3,83ba <_raise_r+0x56>
    83ac:	47d9                	li	a5,22
    83ae:	c01c                	sw	a5,0(s0)
    83b0:	4505                	li	a0,1
    83b2:	40f2                	lw	ra,28(sp)
    83b4:	4462                	lw	s0,24(sp)
    83b6:	6105                	addi	sp,sp,32
    83b8:	8082                	ret
    83ba:	852e                	mv	a0,a1
    83bc:	0007a023          	sw	zero,0(a5)
    83c0:	9702                	jalr	a4
    83c2:	4501                	li	a0,0
    83c4:	b7fd                	j	83b2 <_raise_r+0x4e>

000083c6 <raise>:
raise():
    83c6:	80818793          	addi	a5,gp,-2040 # 20000078 <_impure_ptr>
    83ca:	85aa                	mv	a1,a0
    83cc:	4388                	lw	a0,0(a5)
    83ce:	f97ff06f          	j	8364 <_raise_r>

000083d2 <_kill_r>:
_kill_r():
    83d2:	1141                	addi	sp,sp,-16
    83d4:	c422                	sw	s0,8(sp)
    83d6:	842a                	mv	s0,a0
    83d8:	852e                	mv	a0,a1
    83da:	85b2                	mv	a1,a2
    83dc:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    83e0:	c606                	sw	ra,12(sp)
    83e2:	2429                	jal	85ec <_kill>
    83e4:	57fd                	li	a5,-1
    83e6:	00f51763          	bne	a0,a5,83f4 <_kill_r+0x22>
    83ea:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    83ee:	439c                	lw	a5,0(a5)
    83f0:	c391                	beqz	a5,83f4 <_kill_r+0x22>
    83f2:	c01c                	sw	a5,0(s0)
    83f4:	40b2                	lw	ra,12(sp)
    83f6:	4422                	lw	s0,8(sp)
    83f8:	0141                	addi	sp,sp,16
    83fa:	8082                	ret

000083fc <_getpid_r>:
_getpid_r():
    83fc:	aae1                	j	85d4 <_getpid>

000083fe <__sread>:
__sread():
    83fe:	1141                	addi	sp,sp,-16
    8400:	c422                	sw	s0,8(sp)
    8402:	842e                	mv	s0,a1
    8404:	00e59583          	lh	a1,14(a1)
    8408:	c606                	sw	ra,12(sp)
    840a:	2259                	jal	8590 <_read_r>
    840c:	00054963          	bltz	a0,841e <__sread+0x20>
    8410:	487c                	lw	a5,84(s0)
    8412:	97aa                	add	a5,a5,a0
    8414:	c87c                	sw	a5,84(s0)
    8416:	40b2                	lw	ra,12(sp)
    8418:	4422                	lw	s0,8(sp)
    841a:	0141                	addi	sp,sp,16
    841c:	8082                	ret
    841e:	00c45783          	lhu	a5,12(s0)
    8422:	777d                	lui	a4,0xfffff
    8424:	177d                	addi	a4,a4,-1
    8426:	8ff9                	and	a5,a5,a4
    8428:	00f41623          	sh	a5,12(s0)
    842c:	b7ed                	j	8416 <__sread+0x18>

0000842e <__swrite>:
__swrite():
    842e:	00c5d783          	lhu	a5,12(a1)
    8432:	1101                	addi	sp,sp,-32
    8434:	cc22                	sw	s0,24(sp)
    8436:	ca26                	sw	s1,20(sp)
    8438:	c84a                	sw	s2,16(sp)
    843a:	c64e                	sw	s3,12(sp)
    843c:	ce06                	sw	ra,28(sp)
    843e:	1007f793          	andi	a5,a5,256
    8442:	84aa                	mv	s1,a0
    8444:	842e                	mv	s0,a1
    8446:	8932                	mv	s2,a2
    8448:	89b6                	mv	s3,a3
    844a:	c791                	beqz	a5,8456 <__swrite+0x28>
    844c:	00e59583          	lh	a1,14(a1)
    8450:	4689                	li	a3,2
    8452:	4601                	li	a2,0
    8454:	2231                	jal	8560 <_lseek_r>
    8456:	00c45783          	lhu	a5,12(s0)
    845a:	777d                	lui	a4,0xfffff
    845c:	177d                	addi	a4,a4,-1
    845e:	8ff9                	and	a5,a5,a4
    8460:	00f41623          	sh	a5,12(s0)
    8464:	00e41583          	lh	a1,14(s0)
    8468:	4462                	lw	s0,24(sp)
    846a:	40f2                	lw	ra,28(sp)
    846c:	86ce                	mv	a3,s3
    846e:	864a                	mv	a2,s2
    8470:	49b2                	lw	s3,12(sp)
    8472:	4942                	lw	s2,16(sp)
    8474:	8526                	mv	a0,s1
    8476:	44d2                	lw	s1,20(sp)
    8478:	6105                	addi	sp,sp,32
    847a:	a83d                	j	84b8 <_write_r>

0000847c <__sseek>:
__sseek():
    847c:	1141                	addi	sp,sp,-16
    847e:	c422                	sw	s0,8(sp)
    8480:	842e                	mv	s0,a1
    8482:	00e59583          	lh	a1,14(a1)
    8486:	c606                	sw	ra,12(sp)
    8488:	28e1                	jal	8560 <_lseek_r>
    848a:	57fd                	li	a5,-1
    848c:	00c45703          	lhu	a4,12(s0)
    8490:	00f51b63          	bne	a0,a5,84a6 <__sseek+0x2a>
    8494:	77fd                	lui	a5,0xfffff
    8496:	17fd                	addi	a5,a5,-1
    8498:	8ff9                	and	a5,a5,a4
    849a:	00f41623          	sh	a5,12(s0)
    849e:	40b2                	lw	ra,12(sp)
    84a0:	4422                	lw	s0,8(sp)
    84a2:	0141                	addi	sp,sp,16
    84a4:	8082                	ret
    84a6:	6785                	lui	a5,0x1
    84a8:	8fd9                	or	a5,a5,a4
    84aa:	00f41623          	sh	a5,12(s0)
    84ae:	c868                	sw	a0,84(s0)
    84b0:	b7fd                	j	849e <__sseek+0x22>

000084b2 <__sclose>:
__sclose():
    84b2:	00e59583          	lh	a1,14(a1)
    84b6:	a805                	j	84e6 <_close_r>

000084b8 <_write_r>:
_write_r():
    84b8:	1141                	addi	sp,sp,-16
    84ba:	c422                	sw	s0,8(sp)
    84bc:	842a                	mv	s0,a0
    84be:	852e                	mv	a0,a1
    84c0:	85b2                	mv	a1,a2
    84c2:	8636                	mv	a2,a3
    84c4:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    84c8:	c606                	sw	ra,12(sp)
    84ca:	c23fc0ef          	jal	ra,50ec <_write>
    84ce:	57fd                	li	a5,-1
    84d0:	00f51763          	bne	a0,a5,84de <_write_r+0x26>
    84d4:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    84d8:	439c                	lw	a5,0(a5)
    84da:	c391                	beqz	a5,84de <_write_r+0x26>
    84dc:	c01c                	sw	a5,0(s0)
    84de:	40b2                	lw	ra,12(sp)
    84e0:	4422                	lw	s0,8(sp)
    84e2:	0141                	addi	sp,sp,16
    84e4:	8082                	ret

000084e6 <_close_r>:
_close_r():
    84e6:	1141                	addi	sp,sp,-16
    84e8:	c422                	sw	s0,8(sp)
    84ea:	842a                	mv	s0,a0
    84ec:	852e                	mv	a0,a1
    84ee:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    84f2:	c606                	sw	ra,12(sp)
    84f4:	20e1                	jal	85bc <_close>
    84f6:	57fd                	li	a5,-1
    84f8:	00f51763          	bne	a0,a5,8506 <_close_r+0x20>
    84fc:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    8500:	439c                	lw	a5,0(a5)
    8502:	c391                	beqz	a5,8506 <_close_r+0x20>
    8504:	c01c                	sw	a5,0(s0)
    8506:	40b2                	lw	ra,12(sp)
    8508:	4422                	lw	s0,8(sp)
    850a:	0141                	addi	sp,sp,16
    850c:	8082                	ret

0000850e <_fstat_r>:
_fstat_r():
    850e:	1141                	addi	sp,sp,-16
    8510:	c422                	sw	s0,8(sp)
    8512:	842a                	mv	s0,a0
    8514:	852e                	mv	a0,a1
    8516:	85b2                	mv	a1,a2
    8518:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    851c:	c606                	sw	ra,12(sp)
    851e:	206d                	jal	85c8 <_fstat>
    8520:	57fd                	li	a5,-1
    8522:	00f51763          	bne	a0,a5,8530 <_fstat_r+0x22>
    8526:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    852a:	439c                	lw	a5,0(a5)
    852c:	c391                	beqz	a5,8530 <_fstat_r+0x22>
    852e:	c01c                	sw	a5,0(s0)
    8530:	40b2                	lw	ra,12(sp)
    8532:	4422                	lw	s0,8(sp)
    8534:	0141                	addi	sp,sp,16
    8536:	8082                	ret

00008538 <_isatty_r>:
_isatty_r():
    8538:	1141                	addi	sp,sp,-16
    853a:	c422                	sw	s0,8(sp)
    853c:	842a                	mv	s0,a0
    853e:	852e                	mv	a0,a1
    8540:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    8544:	c606                	sw	ra,12(sp)
    8546:	2869                	jal	85e0 <_isatty>
    8548:	57fd                	li	a5,-1
    854a:	00f51763          	bne	a0,a5,8558 <_isatty_r+0x20>
    854e:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    8552:	439c                	lw	a5,0(a5)
    8554:	c391                	beqz	a5,8558 <_isatty_r+0x20>
    8556:	c01c                	sw	a5,0(s0)
    8558:	40b2                	lw	ra,12(sp)
    855a:	4422                	lw	s0,8(sp)
    855c:	0141                	addi	sp,sp,16
    855e:	8082                	ret

00008560 <_lseek_r>:
_lseek_r():
    8560:	1141                	addi	sp,sp,-16
    8562:	c422                	sw	s0,8(sp)
    8564:	842a                	mv	s0,a0
    8566:	852e                	mv	a0,a1
    8568:	85b2                	mv	a1,a2
    856a:	8636                	mv	a2,a3
    856c:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    8570:	c606                	sw	ra,12(sp)
    8572:	2059                	jal	85f8 <_lseek>
    8574:	57fd                	li	a5,-1
    8576:	00f51763          	bne	a0,a5,8584 <_lseek_r+0x24>
    857a:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    857e:	439c                	lw	a5,0(a5)
    8580:	c391                	beqz	a5,8584 <_lseek_r+0x24>
    8582:	c01c                	sw	a5,0(s0)
    8584:	40b2                	lw	ra,12(sp)
    8586:	4422                	lw	s0,8(sp)
    8588:	0141                	addi	sp,sp,16
    858a:	8082                	ret

0000858c <__malloc_lock>:
__malloc_lock():
    858c:	8082                	ret

0000858e <__malloc_unlock>:
__malloc_unlock():
    858e:	8082                	ret

00008590 <_read_r>:
_read_r():
    8590:	1141                	addi	sp,sp,-16
    8592:	c422                	sw	s0,8(sp)
    8594:	842a                	mv	s0,a0
    8596:	852e                	mv	a0,a1
    8598:	85b2                	mv	a1,a2
    859a:	8636                	mv	a2,a3
    859c:	9201a823          	sw	zero,-1744(gp) # 200001a0 <errno>
    85a0:	c606                	sw	ra,12(sp)
    85a2:	208d                	jal	8604 <_read>
    85a4:	57fd                	li	a5,-1
    85a6:	00f51763          	bne	a0,a5,85b4 <_read_r+0x24>
    85aa:	93018793          	addi	a5,gp,-1744 # 200001a0 <errno>
    85ae:	439c                	lw	a5,0(a5)
    85b0:	c391                	beqz	a5,85b4 <_read_r+0x24>
    85b2:	c01c                	sw	a5,0(s0)
    85b4:	40b2                	lw	ra,12(sp)
    85b6:	4422                	lw	s0,8(sp)
    85b8:	0141                	addi	sp,sp,16
    85ba:	8082                	ret

000085bc <_close>:
_close():
    85bc:	05800793          	li	a5,88
    85c0:	92f1a823          	sw	a5,-1744(gp) # 200001a0 <errno>
    85c4:	557d                	li	a0,-1
    85c6:	8082                	ret

000085c8 <_fstat>:
_fstat():
    85c8:	05800793          	li	a5,88
    85cc:	92f1a823          	sw	a5,-1744(gp) # 200001a0 <errno>
    85d0:	557d                	li	a0,-1
    85d2:	8082                	ret

000085d4 <_getpid>:
_getpid():
    85d4:	05800793          	li	a5,88
    85d8:	92f1a823          	sw	a5,-1744(gp) # 200001a0 <errno>
    85dc:	557d                	li	a0,-1
    85de:	8082                	ret

000085e0 <_isatty>:
_isatty():
    85e0:	05800793          	li	a5,88
    85e4:	92f1a823          	sw	a5,-1744(gp) # 200001a0 <errno>
    85e8:	4501                	li	a0,0
    85ea:	8082                	ret

000085ec <_kill>:
_kill():
    85ec:	05800793          	li	a5,88
    85f0:	92f1a823          	sw	a5,-1744(gp) # 200001a0 <errno>
    85f4:	557d                	li	a0,-1
    85f6:	8082                	ret

000085f8 <_lseek>:
_lseek():
    85f8:	05800793          	li	a5,88
    85fc:	92f1a823          	sw	a5,-1744(gp) # 200001a0 <errno>
    8600:	557d                	li	a0,-1
    8602:	8082                	ret

00008604 <_read>:
_read():
    8604:	05800793          	li	a5,88
    8608:	92f1a823          	sw	a5,-1744(gp) # 200001a0 <errno>
    860c:	557d                	li	a0,-1
    860e:	8082                	ret

00008610 <_sbrk>:
_sbrk():
    8610:	85018793          	addi	a5,gp,-1968 # 200000c0 <heap_end.1518>
    8614:	439c                	lw	a5,0(a5)
    8616:	c791                	beqz	a5,8622 <_sbrk+0x12>
    8618:	953e                	add	a0,a0,a5
    861a:	84a1a823          	sw	a0,-1968(gp) # 200000c0 <heap_end.1518>
    861e:	853e                	mv	a0,a5
    8620:	8082                	ret
    8622:	93418793          	addi	a5,gp,-1740 # 200001a4 <_ebss>
    8626:	953e                	add	a0,a0,a5
    8628:	84a1a823          	sw	a0,-1968(gp) # 200000c0 <heap_end.1518>
    862c:	853e                	mv	a0,a5
    862e:	8082                	ret

00008630 <_exit>:
_exit():
    8630:	a001                	j	8630 <_exit>
    8632:	0000                	unimp
    8634:	0000                	unimp
    8636:	3f00                	fld	fs0,56(a4)
    8638:	6425                	lui	s0,0x9
    863a:	0000                	unimp
    863c:	6625                	lui	a2,0x9
    863e:	0000                	unimp
    8640:	0030                	addi	a2,sp,8
    8642:	0000                	unimp
    8644:	2e2e                	fld	ft8,200(sp)
    8646:	62694c2f          	0x62694c2f
    864a:	6172                	flw	ft2,28(sp)
    864c:	6972                	flw	fs2,28(sp)
    864e:	7365                	lui	t1,0xffff9
    8650:	6565732f          	0x6565732f
    8654:	6572666b          	0x6572666b
    8658:	5f65                	li	t5,-7
    865a:	6570                	flw	fa2,76(a0)
    865c:	6972                	flw	fs2,28(sp)
    865e:	6870                	flw	fa2,84(s0)
    8660:	7265                	lui	tp,0xffff9
    8662:	6c61                	lui	s8,0x18
    8664:	4545532f          	0x4545532f
    8668:	4552464b          	0x4552464b
    866c:	5f45                	li	t5,-15
    866e:	5049                	c.li	zero,-14
    8670:	34313153          	0x34313153
    8674:	535f 4950 632e      	0x632e4950535f
	...
    8682:	0000                	unimp
    8684:	8480                	0x8480
    8686:	412e                	lw	sp,200(sp)
    8688:	0030                	addi	a2,sp,8
    868a:	0000                	unimp
    868c:	2e2e                	fld	ft8,200(sp)
    868e:	62694c2f          	0x62694c2f
    8692:	6172                	flw	ft2,28(sp)
    8694:	6972                	flw	fs2,28(sp)
    8696:	7365                	lui	t1,0xffff9
    8698:	6565732f          	0x6565732f
    869c:	6572666b          	0x6572666b
    86a0:	5f65                	li	t5,-7
    86a2:	696c                	flw	fa1,84(a0)
    86a4:	7262                	flw	ft4,56(sp)
    86a6:	7261                	lui	tp,0xffff8
    86a8:	6569                	lui	a0,0x1a
    86aa:	667a2f73          	csrrs	t5,0x667,s4
    86ae:	735f 6970 632e      	0x632e6970735f
    86b4:	0000                	unimp
    86b6:	0000                	unimp
    86b8:	0000                	unimp
    86ba:	4188                	lw	a0,0(a1)
    86bc:	8000                	0x8000
    86be:	800045bb          	0x800045bb
    86c2:	          	0xc5bb

000086c4 <tft_ascii>:
	...
    86d4:	08000000 08080808 00000808 00000808     ................
    86e4:	24244800 00000012 00000000 00000000     .H$$............
    86f4:	48000000 247e4848 247e2424 00002424     ...HHH~$$$~$$$..
    8704:	3c100000 1c125252 52505030 10103c52     ...<RR..0PPRR<..
    8714:	22000000 0d151525 5454582a 00002252     ..."%...*XTTR"..
    8724:	0c000000 0a121212 19292576 00006e91     ........v%)..n..
    8734:	04040600 00000002 00000000 00000000     ................
    8744:	10204000 08080810 10080808 00402010     .@ .......... @.
    8754:	08040200 10101008 08101010 00020408     ................
    8764:	00000000 1c6b0808 08086b1c 00000000     ......k..k......
    8774:	00000000 10101000 101010fe 00000000     ................
	...
    8790:	02040406 00000000 00000000 0000007e     ............~...
	...
    87b0:	00000606 20400000 10102020 04080808     ......@   ......
    87c0:	00020204 18000000 42424224 42424242     ........$BBBBBBB
    87d0:	00001824 10000000 1010101c 10101010     $...............
    87e0:	00007c10 3c000000 40424242 04081020     .|.....<BBB@ ...
    87f0:	00007e42 3c000000 20404242 42402018     B~.....<BB@ . @B
    8800:	00003c42 20000000 24283030 20fe2224     B<..... 00($$". 
    8810:	0000f820 7e000000 1e020202 42404022      ......~...."@@B
    8820:	00001c22 18000000 3a020224 42424246     ".......$..:FBBB
    8830:	00003844 7e000000 10202042 08080810     D8.....~B  .....
    8840:	00000808 3c000000 24424242 42422418     .......<BBB$.$BB
    8850:	00003c42 1c000000 42424222 40405c62     B<......"BBBb\@@
    8860:	00001824 00000000 18180000 00000000     $...............
    8870:	00001818 00000000 08000000 00000000     ................
    8880:	08080800 40000000 04081020 10080402     .......@ .......
    8890:	00004020 00000000 007e0000 00007e00      @........~..~..
    88a0:	00000000 02000000 20100804 08102040     ........... @ ..
    88b0:	00000204 3c000000 20464242 00101010     .......<BBF ....
    88c0:	00001818 1c000000 55555a22 3a555555     ........"ZUUUUU:
    88d0:	00003c42 08000000 14141808 42223c24     B<..........$<"B
    88e0:	0000e742 1f000000 1e222222 42424222     B......."""."BBB
    88f0:	00001f22 7c000000 01014242 42010101     "......|BB.....B
    8900:	00001c22 1f000000 42424222 42424242     "......."BBBBBBB
    8910:	00001f22 3f000000 1e121242 42021212     "......?B......B
    8920:	00003f42 3f000000 1e121242 02021212     B?.....?B.......
    8930:	00000702 3c000000 01012222 22217101     .......<""...q!"
    8940:	00001c22 e7000000 42424242 4242427e     ".......BBBB~BBB
    8950:	0000e742 3e000000 08080808 08080808     B......>........
    8960:	00003e08 7c000000 10101010 10101010     .>.....|........
    8970:	0f111010 77000000 0e0a1222 2212120a     .......w"......"
    8980:	00007722 07000000 02020202 02020202     "w..............
    8990:	00007f42 77000000 36363636 2a2a2a36     B......w66666***
    89a0:	00006b2a e3000000 4a4a4646 62525252     *k......FFJJRRRb
    89b0:	00004762 1c000000 41414122 41414141     bG......"AAAAAAA
    89c0:	00001c22 3f000000 42424242 0202023e     "......?BBBB>...
    89d0:	00000702 1c000000 41414122 4d414141     ........"AAAAAAM
    89e0:	00601c32 3f000000 3e424242 22221212     2.`....?BBB>..""
    89f0:	0000c742 7c000000 04024242 42402018     B......|BB... @B
    8a00:	00003e42 7f000000 08080849 08080808     B>......I.......
    8a10:	00001c08 e7000000 42424242 42424242     ........BBBBBBBB
    8a20:	00003c42 e7000000 24224242 18141424     B<......BB"$$...
    8a30:	00000808 6b000000 2a2a2a2a 1414362a     .......k*****6..
    8a40:	00001414 e7000000 18242442 24241818     ........B$$...$$
    8a50:	0000e742 77000000 14142222 08080808     B......w""......
    8a60:	00001c08 7e000000 10102021 42040408     .......~! .....B
    8a70:	00003f42 08087800 08080808 08080808     B?...x..........
    8a80:	00780808 04020000 08080404 20101008     ..x............ 
    8a90:	40402020 10101e00 10101010 10101010       @@............
    8aa0:	001e1010 00241800 00000000 00000000     ......$.........
	...
    8ac0:	ff000000 00080600 00000000 00000000     ................
	...
    8ad8:	1c000000 222c3022 00006c32 00000000     ...."0,"2l......
    8ae8:	1a020203 42424226 00001a26 00000000     ....&BBB&.......
    8af8:	38000000 02020244 00003844 00000000     ...8D...D8......
    8b08:	7c404060 42424242 0000dc62 00000000     `@@|BBBBb.......
    8b18:	3c000000 027e4242 00003c42 00000000     ...<BB~.B<......
    8b28:	3e084830 08080808 00003e08 00000000     0H.>.....>......
    8b38:	7c000000 021c2222 3c42423c 00000000     ...|""..<BB<....
    8b48:	3a020203 42424246 0000e742 0c000000     ...:FBBBB.......
    8b58:	0e00000c 08080808 00003e08 30000000     .........>.....0
    8b68:	38000030 20202020 1e222020 00000000     0..8      ".....
    8b78:	72020203 120e0a12 00007722 08000000     ...r...."w......
    8b88:	0808080e 08080808 00003e08 00000000     .........>......
    8b98:	7f000000 92929292 0000b792 00000000     ................
    8ba8:	3b000000 42424246 0000e742 00000000     ...;FBBBB.......
    8bb8:	3c000000 42424242 00003c42 00000000     ...<BBBBB<......
    8bc8:	1b000000 42424226 07021a26 00000000     ....&BBB&.......
    8bd8:	58000000 42424264 e0405864 00000000     ...XdBBBdX@.....
    8be8:	77000000 0404044c 00001f04 00000000     ...wL...........
    8bf8:	7c000000 403c0242 00003e42 00000000     ...|B.<@B>......
    8c08:	3e080800 08080808 00003048 00000000     ...>....H0......
    8c18:	63000000 42424242 0000dc62 00000000     ...cBBBBb.......
    8c28:	77000000 14142222 00000808 00000000     ...w""..........
    8c38:	db000000 2a5a5291 00002424 00000000     .....RZ*$$......
    8c48:	6e000000 18181824 00007624 00000000     ...n$...$v......
    8c58:	e7000000 18242442 06080818 00000000     ....B$$.........
    8c68:	7e000000 08081022 00007e44 2020c000     ...~"...D~....  
    8c78:	20202020 20202010 00c02020 10101010         .     ......
    8c88:	10101010 10101010 10101010 04040300     ................
    8c98:	04040404 04040408 00030404 00205a04     .............Z .
	...
    8cb4:	0000393e 00003986 00003986 00003986     >9...9...9...9..
    8cc4:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8cd4:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8ce4:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8cf4:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d04:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d14:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d24:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d34:	00003986 00003590 00003986 00003986     .9...5...9...9..
    8d44:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d54:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d64:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d74:	00003986 00003986 00003986 00003852     .9...9...9..R8..
    8d84:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8d94:	00003986 00003986 00003986 00003986     .9...9...9...9..
    8da4:	00003986 00003986 000034ce 00003502     .9...9...4...5..
    8db4:	00003986 00003590 00003986 00003986     .9...5...9...9..
    8dc4:	00003502 00003986 00003986 00003986     .5...9...9...9..
    8dd4:	00003986 00003986 000037e6 0000390c     .9...9...7...9..
    8de4:	00003986 00003986 000038be 00003986     .9...9...8...9..
    8df4:	0000377a 00003986 00003986 00003852     z7...9...9..R8..

00008e04 <GPION>:
    8e04:	40010800 40010c00 40011000 40011400     ...@...@...@...@

00008e14 <TIMERN>:
    8e14:	40012c00 40000000 40000400 40000800     .,.@...@...@...@

00008e24 <__func__.3348>:
    8e24:	5f697073 6f697067 696e695f 00000074     spi_gpio_init...

00008e34 <UARTN>:
    8e34:	40013800 40004400 40004800 40004c00     .8.@.D.@.H.@.L.@
    8e44:	ffffcd58 ffffcc4a ffffcc4a ffffcc48     X...J...J...H...
    8e54:	ffffcc50 ffffcc50 ffffcc16 ffffcc48     P...P.......H...
    8e64:	ffffcc50 ffffcc16 ffffcc50 ffffcc48     P.......P...H...
    8e74:	ffffcd44 ffffcd44 ffffcd44 ffffcc16     D...D...D.......
    8e84:	ffffddd4 ffffdd26 ffffdd26 ffffdd24     ....&...&...$...
    8e94:	ffffdd2a ffffdd2a ffffdcfa ffffdd24     *...*.......$...
    8ea4:	ffffdd2a ffffdcfa ffffdd2a ffffdd24     *.......*...$...
    8eb4:	ffffddc2 ffffddc2 ffffddc2 ffffdcfa     ................

00008ec4 <__clz_tab>:
    8ec4:	02020100 03030303 04040404 04040404     ................
    8ed4:	05050505 05050505 05050505 05050505     ................
    8ee4:	06060606 06060606 06060606 06060606     ................
    8ef4:	06060606 06060606 06060606 06060606     ................
    8f04:	07070707 07070707 07070707 07070707     ................
    8f14:	07070707 07070707 07070707 07070707     ................
    8f24:	07070707 07070707 07070707 07070707     ................
    8f34:	07070707 07070707 07070707 07070707     ................
    8f44:	08080808 08080808 08080808 08080808     ................
    8f54:	08080808 08080808 08080808 08080808     ................
    8f64:	08080808 08080808 08080808 08080808     ................
    8f74:	08080808 08080808 08080808 08080808     ................
    8f84:	08080808 08080808 08080808 08080808     ................
    8f94:	08080808 08080808 08080808 08080808     ................
    8fa4:	08080808 08080808 08080808 08080808     ................
    8fb4:	08080808 08080808 08080808 08080808     ................
    8fc4:	7566202c 6974636e 203a6e6f 00000000     , function: ....
    8fd4:	65737361 6f697472 2522206e 66202273     assertion "%s" f
    8fe4:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
    8ff4:	696c202c 2520656e 25732564 00000a73     , line %d%s%s...
    9004:	2b302d23 00000020 004c6c68 45676665     #-0+ ...hlL.efgE
    9014:	00004746 33323130 37363534 42413938     FG..0123456789AB
    9024:	46454443 00000000 33323130 37363534     CDEF....01234567
    9034:	62613938 66656463 00000000              89abcdef....

00009040 <__sf_fake_stderr>:
	...

00009060 <__sf_fake_stdin>:
	...

00009080 <__sf_fake_stdout>:
	...
