// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module merge (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        p_src1_data_V_dout,
        p_src1_data_V_empty_n,
        p_src1_data_V_read,
        p_src2_data_V_dout,
        p_src2_data_V_empty_n,
        p_src2_data_V_read,
        p_dst_data_V_din,
        p_dst_data_V_full_n,
        p_dst_data_V_write,
        ap_clk,
        ap_rst,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
input  [7:0] p_src1_data_V_dout;
input   p_src1_data_V_empty_n;
output   p_src1_data_V_read;
input  [7:0] p_src2_data_V_dout;
input   p_src2_data_V_empty_n;
output   p_src2_data_V_read;
output  [23:0] p_dst_data_V_din;
input   p_dst_data_V_full_n;
output   p_dst_data_V_write;
input   ap_clk;
input   ap_rst;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    merge_Block_crit_e_U0_ap_start;
wire    merge_Block_crit_e_U0_ap_done;
wire    merge_Block_crit_e_U0_ap_continue;
wire    merge_Block_crit_e_U0_ap_idle;
wire    merge_Block_crit_e_U0_ap_ready;
wire   [9:0] merge_Block_crit_e_U0_p_src1_cols_load7_out_out_din;
wire    merge_Block_crit_e_U0_p_src1_cols_load7_out_out_write;
wire    merge_Loop_Read_Mat_U0_ap_start;
wire    merge_Loop_Read_Mat_U0_ap_done;
wire    merge_Loop_Read_Mat_U0_ap_continue;
wire    merge_Loop_Read_Mat_U0_ap_idle;
wire    merge_Loop_Read_Mat_U0_ap_ready;
wire    merge_Loop_Read_Mat_U0_start_out;
wire    merge_Loop_Read_Mat_U0_start_write;
wire    merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_read;
wire    merge_Loop_Read_Mat_U0_p_src1_data_V_read;
wire   [7:0] merge_Loop_Read_Mat_U0_p_in1_V_V_din;
wire    merge_Loop_Read_Mat_U0_p_in1_V_V_write;
wire    merge_Loop_Read_Mat_U0_p_src2_data_V_read;
wire   [7:0] merge_Loop_Read_Mat_U0_p_in2_V_V_din;
wire    merge_Loop_Read_Mat_U0_p_in2_V_V_write;
wire   [7:0] merge_Loop_Read_Mat_U0_p_in3_V_V_din;
wire    merge_Loop_Read_Mat_U0_p_in3_V_V_write;
wire   [9:0] merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_din;
wire    merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_write;
wire    xfChannelCombine_U0_ap_start;
wire    xfChannelCombine_U0_ap_done;
wire    xfChannelCombine_U0_ap_continue;
wire    xfChannelCombine_U0_ap_idle;
wire    xfChannelCombine_U0_ap_ready;
wire    xfChannelCombine_U0_start_out;
wire    xfChannelCombine_U0_start_write;
wire    xfChannelCombine_U0_p_in1_V_V_read;
wire    xfChannelCombine_U0_p_in2_V_V_read;
wire    xfChannelCombine_U0_p_in3_V_V_read;
wire   [23:0] xfChannelCombine_U0_p_out_V_V_din;
wire    xfChannelCombine_U0_p_out_V_V_write;
wire    xfChannelCombine_U0_p_src1_cols_load7_loc_read;
wire    merge_Loop_Write_Mat_U0_ap_start;
wire    merge_Loop_Write_Mat_U0_ap_done;
wire    merge_Loop_Write_Mat_U0_ap_continue;
wire    merge_Loop_Write_Mat_U0_ap_idle;
wire    merge_Loop_Write_Mat_U0_ap_ready;
wire    merge_Loop_Write_Mat_U0_p_out_V_V_read;
wire   [23:0] merge_Loop_Write_Mat_U0_p_dst_data_V_din;
wire    merge_Loop_Write_Mat_U0_p_dst_data_V_write;
wire    ap_sync_continue;
wire    p_src1_cols_load7_loc_1_full_n;
wire   [9:0] p_src1_cols_load7_loc_1_dout;
wire    p_src1_cols_load7_loc_1_empty_n;
wire    p_in1_V_V_full_n;
wire   [7:0] p_in1_V_V_dout;
wire    p_in1_V_V_empty_n;
wire    p_in2_V_V_full_n;
wire   [7:0] p_in2_V_V_dout;
wire    p_in2_V_V_empty_n;
wire    p_in3_V_V_full_n;
wire   [7:0] p_in3_V_V_dout;
wire    p_in3_V_V_empty_n;
wire    p_src1_cols_load7_loc_full_n;
wire   [9:0] p_src1_cols_load7_loc_dout;
wire    p_src1_cols_load7_loc_empty_n;
wire    p_out_V_V_full_n;
wire   [23:0] p_out_V_V_dout;
wire    p_out_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_merge_Block_crit_e_U0_ap_ready;
wire    ap_sync_merge_Block_crit_e_U0_ap_ready;
reg   [1:0] merge_Block_crit_e_U0_ap_ready_count;
reg    ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready;
wire    ap_sync_merge_Loop_Read_Mat_U0_ap_ready;
reg   [1:0] merge_Loop_Read_Mat_U0_ap_ready_count;
wire    merge_Block_crit_e_U0_start_full_n;
wire    merge_Block_crit_e_U0_start_write;
wire   [0:0] start_for_xfChannelCombine_U0_din;
wire    start_for_xfChannelCombine_U0_full_n;
wire   [0:0] start_for_xfChannelCombine_U0_dout;
wire    start_for_xfChannelCombine_U0_empty_n;
wire   [0:0] start_for_merge_Loop_Write_Mat_U0_din;
wire    start_for_merge_Loop_Write_Mat_U0_full_n;
wire   [0:0] start_for_merge_Loop_Write_Mat_U0_dout;
wire    start_for_merge_Loop_Write_Mat_U0_empty_n;
wire    merge_Loop_Write_Mat_U0_start_full_n;
wire    merge_Loop_Write_Mat_U0_start_write;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_sync_reg_merge_Block_crit_e_U0_ap_ready = 1'b0;
#0 merge_Block_crit_e_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready = 1'b0;
#0 merge_Loop_Read_Mat_U0_ap_ready_count = 2'd0;
end

merge_Block_crit_e merge_Block_crit_e_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(merge_Block_crit_e_U0_ap_start),
    .ap_done(merge_Block_crit_e_U0_ap_done),
    .ap_continue(merge_Block_crit_e_U0_ap_continue),
    .ap_idle(merge_Block_crit_e_U0_ap_idle),
    .ap_ready(merge_Block_crit_e_U0_ap_ready),
    .p_src1_cols_load7_out_out_din(merge_Block_crit_e_U0_p_src1_cols_load7_out_out_din),
    .p_src1_cols_load7_out_out_full_n(p_src1_cols_load7_loc_1_full_n),
    .p_src1_cols_load7_out_out_write(merge_Block_crit_e_U0_p_src1_cols_load7_out_out_write)
);

merge_Loop_Read_Mat_s merge_Loop_Read_Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(merge_Loop_Read_Mat_U0_ap_start),
    .start_full_n(start_for_xfChannelCombine_U0_full_n),
    .ap_done(merge_Loop_Read_Mat_U0_ap_done),
    .ap_continue(merge_Loop_Read_Mat_U0_ap_continue),
    .ap_idle(merge_Loop_Read_Mat_U0_ap_idle),
    .ap_ready(merge_Loop_Read_Mat_U0_ap_ready),
    .start_out(merge_Loop_Read_Mat_U0_start_out),
    .start_write(merge_Loop_Read_Mat_U0_start_write),
    .p_src1_cols_load7_loc_dout(p_src1_cols_load7_loc_1_dout),
    .p_src1_cols_load7_loc_empty_n(p_src1_cols_load7_loc_1_empty_n),
    .p_src1_cols_load7_loc_read(merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_read),
    .p_src1_data_V_dout(p_src1_data_V_dout),
    .p_src1_data_V_empty_n(p_src1_data_V_empty_n),
    .p_src1_data_V_read(merge_Loop_Read_Mat_U0_p_src1_data_V_read),
    .p_in1_V_V_din(merge_Loop_Read_Mat_U0_p_in1_V_V_din),
    .p_in1_V_V_full_n(p_in1_V_V_full_n),
    .p_in1_V_V_write(merge_Loop_Read_Mat_U0_p_in1_V_V_write),
    .p_src2_data_V_dout(p_src2_data_V_dout),
    .p_src2_data_V_empty_n(p_src2_data_V_empty_n),
    .p_src2_data_V_read(merge_Loop_Read_Mat_U0_p_src2_data_V_read),
    .p_in2_V_V_din(merge_Loop_Read_Mat_U0_p_in2_V_V_din),
    .p_in2_V_V_full_n(p_in2_V_V_full_n),
    .p_in2_V_V_write(merge_Loop_Read_Mat_U0_p_in2_V_V_write),
    .p_in3_V_V_din(merge_Loop_Read_Mat_U0_p_in3_V_V_din),
    .p_in3_V_V_full_n(p_in3_V_V_full_n),
    .p_in3_V_V_write(merge_Loop_Read_Mat_U0_p_in3_V_V_write),
    .p_src1_cols_load7_loc_out_din(merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_din),
    .p_src1_cols_load7_loc_out_full_n(p_src1_cols_load7_loc_full_n),
    .p_src1_cols_load7_loc_out_write(merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_write)
);

xfChannelCombine xfChannelCombine_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(xfChannelCombine_U0_ap_start),
    .start_full_n(start_for_merge_Loop_Write_Mat_U0_full_n),
    .ap_done(xfChannelCombine_U0_ap_done),
    .ap_continue(xfChannelCombine_U0_ap_continue),
    .ap_idle(xfChannelCombine_U0_ap_idle),
    .ap_ready(xfChannelCombine_U0_ap_ready),
    .start_out(xfChannelCombine_U0_start_out),
    .start_write(xfChannelCombine_U0_start_write),
    .p_in1_V_V_dout(p_in1_V_V_dout),
    .p_in1_V_V_empty_n(p_in1_V_V_empty_n),
    .p_in1_V_V_read(xfChannelCombine_U0_p_in1_V_V_read),
    .p_in2_V_V_dout(p_in2_V_V_dout),
    .p_in2_V_V_empty_n(p_in2_V_V_empty_n),
    .p_in2_V_V_read(xfChannelCombine_U0_p_in2_V_V_read),
    .p_in3_V_V_dout(p_in3_V_V_dout),
    .p_in3_V_V_empty_n(p_in3_V_V_empty_n),
    .p_in3_V_V_read(xfChannelCombine_U0_p_in3_V_V_read),
    .p_out_V_V_din(xfChannelCombine_U0_p_out_V_V_din),
    .p_out_V_V_full_n(p_out_V_V_full_n),
    .p_out_V_V_write(xfChannelCombine_U0_p_out_V_V_write),
    .p_src1_cols_load7_loc_dout(p_src1_cols_load7_loc_dout),
    .p_src1_cols_load7_loc_empty_n(p_src1_cols_load7_loc_empty_n),
    .p_src1_cols_load7_loc_read(xfChannelCombine_U0_p_src1_cols_load7_loc_read)
);

merge_Loop_Write_Mat merge_Loop_Write_Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(merge_Loop_Write_Mat_U0_ap_start),
    .ap_done(merge_Loop_Write_Mat_U0_ap_done),
    .ap_continue(merge_Loop_Write_Mat_U0_ap_continue),
    .ap_idle(merge_Loop_Write_Mat_U0_ap_idle),
    .ap_ready(merge_Loop_Write_Mat_U0_ap_ready),
    .p_out_V_V_dout(p_out_V_V_dout),
    .p_out_V_V_empty_n(p_out_V_V_empty_n),
    .p_out_V_V_read(merge_Loop_Write_Mat_U0_p_out_V_V_read),
    .p_dst_data_V_din(merge_Loop_Write_Mat_U0_p_dst_data_V_din),
    .p_dst_data_V_full_n(p_dst_data_V_full_n),
    .p_dst_data_V_write(merge_Loop_Write_Mat_U0_p_dst_data_V_write)
);

fifo_w10_d2_A_x3 p_src1_cols_load7_loc_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merge_Block_crit_e_U0_p_src1_cols_load7_out_out_din),
    .if_full_n(p_src1_cols_load7_loc_1_full_n),
    .if_write(merge_Block_crit_e_U0_p_src1_cols_load7_out_out_write),
    .if_dout(p_src1_cols_load7_loc_1_dout),
    .if_empty_n(p_src1_cols_load7_loc_1_empty_n),
    .if_read(merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_read)
);

fifo_w8_d2_A_x2 p_in1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merge_Loop_Read_Mat_U0_p_in1_V_V_din),
    .if_full_n(p_in1_V_V_full_n),
    .if_write(merge_Loop_Read_Mat_U0_p_in1_V_V_write),
    .if_dout(p_in1_V_V_dout),
    .if_empty_n(p_in1_V_V_empty_n),
    .if_read(xfChannelCombine_U0_p_in1_V_V_read)
);

fifo_w8_d2_A_x2 p_in2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merge_Loop_Read_Mat_U0_p_in2_V_V_din),
    .if_full_n(p_in2_V_V_full_n),
    .if_write(merge_Loop_Read_Mat_U0_p_in2_V_V_write),
    .if_dout(p_in2_V_V_dout),
    .if_empty_n(p_in2_V_V_empty_n),
    .if_read(xfChannelCombine_U0_p_in2_V_V_read)
);

fifo_w8_d2_A_x2 p_in3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merge_Loop_Read_Mat_U0_p_in3_V_V_din),
    .if_full_n(p_in3_V_V_full_n),
    .if_write(merge_Loop_Read_Mat_U0_p_in3_V_V_write),
    .if_dout(p_in3_V_V_dout),
    .if_empty_n(p_in3_V_V_empty_n),
    .if_read(xfChannelCombine_U0_p_in3_V_V_read)
);

fifo_w10_d2_A_x3 p_src1_cols_load7_loc_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_din),
    .if_full_n(p_src1_cols_load7_loc_full_n),
    .if_write(merge_Loop_Read_Mat_U0_p_src1_cols_load7_loc_out_write),
    .if_dout(p_src1_cols_load7_loc_dout),
    .if_empty_n(p_src1_cols_load7_loc_empty_n),
    .if_read(xfChannelCombine_U0_p_src1_cols_load7_loc_read)
);

fifo_w24_d2_A_x3 p_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xfChannelCombine_U0_p_out_V_V_din),
    .if_full_n(p_out_V_V_full_n),
    .if_write(xfChannelCombine_U0_p_out_V_V_write),
    .if_dout(p_out_V_V_dout),
    .if_empty_n(p_out_V_V_empty_n),
    .if_read(merge_Loop_Write_Mat_U0_p_out_V_V_read)
);

start_for_xfChannbak start_for_xfChannbak_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_xfChannelCombine_U0_din),
    .if_full_n(start_for_xfChannelCombine_U0_full_n),
    .if_write(merge_Loop_Read_Mat_U0_start_write),
    .if_dout(start_for_xfChannelCombine_U0_dout),
    .if_empty_n(start_for_xfChannelCombine_U0_empty_n),
    .if_read(xfChannelCombine_U0_ap_ready)
);

start_for_merge_Lbbk start_for_merge_Lbbk_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_merge_Loop_Write_Mat_U0_din),
    .if_full_n(start_for_merge_Loop_Write_Mat_U0_full_n),
    .if_write(xfChannelCombine_U0_start_write),
    .if_dout(start_for_merge_Loop_Write_Mat_U0_dout),
    .if_empty_n(start_for_merge_Loop_Write_Mat_U0_empty_n),
    .if_read(merge_Loop_Write_Mat_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_merge_Block_crit_e_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_merge_Block_crit_e_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_merge_Block_crit_e_U0_ap_ready <= ap_sync_merge_Block_crit_e_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready <= 1'b0;
    end else begin
        if (((real_start & ap_sync_ready) == 1'b1)) begin
            ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready <= ap_sync_merge_Loop_Read_Mat_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((merge_Block_crit_e_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        merge_Block_crit_e_U0_ap_ready_count <= (merge_Block_crit_e_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (merge_Block_crit_e_U0_ap_ready == 1'b1))) begin
        merge_Block_crit_e_U0_ap_ready_count <= (merge_Block_crit_e_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((merge_Loop_Read_Mat_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        merge_Loop_Read_Mat_U0_ap_ready_count <= (merge_Loop_Read_Mat_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (merge_Loop_Read_Mat_U0_ap_ready == 1'b1))) begin
        merge_Loop_Read_Mat_U0_ap_ready_count <= (merge_Loop_Read_Mat_U0_ap_ready_count + 2'd1);
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign ap_done = merge_Loop_Write_Mat_U0_ap_done;

assign ap_idle = (xfChannelCombine_U0_ap_idle & merge_Loop_Write_Mat_U0_ap_idle & merge_Loop_Read_Mat_U0_ap_idle & merge_Block_crit_e_U0_ap_idle);

assign ap_ready = internal_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = merge_Loop_Write_Mat_U0_ap_done;

assign ap_sync_merge_Block_crit_e_U0_ap_ready = (merge_Block_crit_e_U0_ap_ready | ap_sync_reg_merge_Block_crit_e_U0_ap_ready);

assign ap_sync_merge_Loop_Read_Mat_U0_ap_ready = (merge_Loop_Read_Mat_U0_ap_ready | ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready);

assign ap_sync_ready = (ap_sync_merge_Loop_Read_Mat_U0_ap_ready & ap_sync_merge_Block_crit_e_U0_ap_ready);

assign internal_ap_ready = ap_sync_ready;

assign merge_Block_crit_e_U0_ap_continue = 1'b1;

assign merge_Block_crit_e_U0_ap_start = (real_start & (ap_sync_reg_merge_Block_crit_e_U0_ap_ready ^ 1'b1));

assign merge_Block_crit_e_U0_start_full_n = 1'b1;

assign merge_Block_crit_e_U0_start_write = 1'b0;

assign merge_Loop_Read_Mat_U0_ap_continue = 1'b1;

assign merge_Loop_Read_Mat_U0_ap_start = (real_start & (ap_sync_reg_merge_Loop_Read_Mat_U0_ap_ready ^ 1'b1));

assign merge_Loop_Write_Mat_U0_ap_continue = ap_continue;

assign merge_Loop_Write_Mat_U0_ap_start = start_for_merge_Loop_Write_Mat_U0_empty_n;

assign merge_Loop_Write_Mat_U0_start_full_n = 1'b1;

assign merge_Loop_Write_Mat_U0_start_write = 1'b0;

assign p_dst_data_V_din = merge_Loop_Write_Mat_U0_p_dst_data_V_din;

assign p_dst_data_V_write = merge_Loop_Write_Mat_U0_p_dst_data_V_write;

assign p_src1_data_V_read = merge_Loop_Read_Mat_U0_p_src1_data_V_read;

assign p_src2_data_V_read = merge_Loop_Read_Mat_U0_p_src2_data_V_read;

assign start_for_merge_Loop_Write_Mat_U0_din = 1'b1;

assign start_for_xfChannelCombine_U0_din = 1'b1;

assign start_out = real_start;

assign xfChannelCombine_U0_ap_continue = 1'b1;

assign xfChannelCombine_U0_ap_start = start_for_xfChannelCombine_U0_empty_n;

endmodule //merge
