INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_4/Experiment_4.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_4/Experiment_4.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_4/Experiment_4.srcs/sources_1/new/FrequencyDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrequencyDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_4/Experiment_4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
