--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/home/parallels/Desktop/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr
Nexys3v6.pcf -ucf Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.918ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.808ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y33.A3      net (fanout=1)        0.452   My_E190/XLXN_76
    SLICE_X17Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.371   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (0.985ns logic, 2.823ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y33.A4      net (fanout=2)        0.443   My_E190/XLXN_74
    SLICE_X17Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.371   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.985ns logic, 2.814ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y33.A3      net (fanout=1)        0.452   My_E190/XLXN_76
    SLICE_X17Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.371   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.968ns logic, 2.823ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y33.A4      net (fanout=2)        0.443   My_E190/XLXN_74
    SLICE_X17Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.371   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.968ns logic, 2.814ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y33.A3      net (fanout=1)        0.452   My_E190/XLXN_76
    SLICE_X17Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.371   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.965ns logic, 2.823ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.471 - 0.446)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y33.A4      net (fanout=2)        0.443   My_E190/XLXN_74
    SLICE_X17Y33.A       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        2.371   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (0.965ns logic, 2.814ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y14.B5      net (fanout=2)        0.076   an_2_OBUF
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X13Y34.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X13Y34.C5      net (fanout=2)        0.056   Inst_debounce4/delay2<2>
    SLICE_X13Y34.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X13Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X13Y35.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X13Y35.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1/CK
  Location pin: SLICE_X36Y29.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758295845 paths analyzed, 5109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.106ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2 (SLICE_X23Y40.BX), 17519 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.142 - 0.163)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X19Y47.A2      net (fanout=10)       1.169   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X19Y47.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y46.B1      net (fanout=4)        0.811   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X23Y40.BX      net (fanout=4)        0.831   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X23Y40.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (1.804ns logic, 5.056ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.845ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.142 - 0.163)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X19Y47.D3      net (fanout=10)       1.054   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X19Y47.DMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X18Y46.B2      net (fanout=4)        0.857   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X23Y40.BX      net (fanout=4)        0.831   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X23Y40.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (1.858ns logic, 4.987ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.819ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.142 - 0.163)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X19Y47.D2      net (fanout=10)       1.028   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X19Y47.DMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X18Y46.B2      net (fanout=4)        0.857   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X23Y40.BX      net (fanout=4)        0.831   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X23Y40.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (1.858ns logic, 4.961ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_3 (SLICE_X30Y40.DX), 17519 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.687ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.273 - 0.269)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X19Y47.A2      net (fanout=10)       1.169   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X19Y47.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y46.B1      net (fanout=4)        0.811   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X30Y40.DX      net (fanout=4)        0.635   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X30Y40.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.687ns (1.827ns logic, 4.860ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.672ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.273 - 0.269)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X19Y47.D3      net (fanout=10)       1.054   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X19Y47.DMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X18Y46.B2      net (fanout=4)        0.857   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X30Y40.DX      net (fanout=4)        0.635   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X30Y40.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.672ns (1.881ns logic, 4.791ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.273 - 0.269)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X19Y47.D2      net (fanout=10)       1.028   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X19Y47.DMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X18Y46.B2      net (fanout=4)        0.857   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X30Y40.DX      net (fanout=4)        0.635   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X30Y40.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (1.881ns logic, 4.765ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_1 (SLICE_X30Y40.AX), 17519 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.597ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.273 - 0.269)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X19Y47.A2      net (fanout=10)       1.169   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X19Y47.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X18Y46.B1      net (fanout=4)        0.811   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X30Y40.AX      net (fanout=4)        0.545   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X30Y40.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.597ns (1.827ns logic, 4.770ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.582ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.273 - 0.269)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X19Y47.D3      net (fanout=10)       1.054   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X19Y47.DMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X18Y46.B2      net (fanout=4)        0.857   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X30Y40.AX      net (fanout=4)        0.545   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X30Y40.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.582ns (1.881ns logic, 4.701ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.556ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.273 - 0.269)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X19Y47.D2      net (fanout=10)       1.028   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X19Y47.DMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X18Y46.B2      net (fanout=4)        0.857   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X18Y46.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X25Y40.C4      net (fanout=2)        0.976   my_Master/HCU_Master/retbus<2>
    SLICE_X25Y40.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X30Y40.B4      net (fanout=1)        0.781   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X30Y40.B       Tilo                  0.203   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X30Y40.D1      net (fanout=2)        0.488   N662
    SLICE_X30Y40.CMUX    Topdc                 0.368   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X30Y40.AX      net (fanout=4)        0.545   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X30Y40.CLK     Tdick                 0.086   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.556ns (1.881ns logic, 4.675ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X12Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.966 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.CMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_2
    SLICE_X12Y33.A5      net (fanout=1)        0.138   Inst_debounce4/delay3<2>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.434ns logic, 0.138ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X12Y33.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.966 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X12Y33.A4      net (fanout=2)        0.200   Inst_debounce4/delay2<2>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.388ns logic, 0.200ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (SLICE_X12Y32.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_0 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.966 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_0 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.AMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_0
    SLICE_X12Y32.A4      net (fanout=1)        0.208   Inst_debounce4/delay3<0>
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXN_6
                                                       Inst_debounce4/outp<0>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.434ns logic, 0.208ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<30>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM62/DP/CLK
  Location pin: SLICE_X2Y13.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Mdatastack.Inst_IPdataStack/stbus<30>/CLK
  Logical resource: my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM61/DP/CLK
  Location pin: SLICE_X2Y13.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      7.553ns|            0|            0|            0|    758296320|
| TS_clk_gen_clk0               |     10.000ns|      3.918ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     15.106ns|          N/A|            0|            0|    758295845|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   15.401|    7.066|    5.945|    7.188|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758296320 paths, 0 nets, and 13735 connections

Design statistics:
   Minimum period:  15.106ns{1}   (Maximum frequency:  66.199MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  5 00:18:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



