

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sun Jun  6 19:22:16 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   16|   16|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|        12|          1|          1|     2|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.89>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_27 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read36)" [resnet50_0.cpp:301]   --->   Operation 17 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1428 = sext i24 %p_read_27 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 18 'sext' 'sext_ln1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [3/3] (7.89ns)   --->   "%tmp = sitofp i32 %sext_ln1428 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 19 'sitofp' 'tmp' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.89>
ST_2 : Operation 20 [2/3] (7.89ns)   --->   "%tmp = sitofp i32 %sext_ln1428 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 20 'sitofp' 'tmp' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.89>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([25088 x i288]* %output_V)"   --->   Operation 21 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %row_assign, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %col_assign, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read62)" [resnet50_0.cpp:301]   --->   Operation 25 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_2 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read61)" [resnet50_0.cpp:301]   --->   Operation 26 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_3 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read60)" [resnet50_0.cpp:301]   --->   Operation 27 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read59)" [resnet50_0.cpp:301]   --->   Operation 28 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_5 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read58)" [resnet50_0.cpp:301]   --->   Operation 29 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_6 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read57)" [resnet50_0.cpp:301]   --->   Operation 30 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_7 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read56)" [resnet50_0.cpp:301]   --->   Operation 31 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_8 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read55)" [resnet50_0.cpp:301]   --->   Operation 32 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_9 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read54)" [resnet50_0.cpp:301]   --->   Operation 33 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_10 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read53)" [resnet50_0.cpp:301]   --->   Operation 34 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_11 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read52)" [resnet50_0.cpp:301]   --->   Operation 35 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_12 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read51)" [resnet50_0.cpp:301]   --->   Operation 36 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_13 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read50)" [resnet50_0.cpp:301]   --->   Operation 37 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_14 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read49)" [resnet50_0.cpp:301]   --->   Operation 38 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_15 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read48)" [resnet50_0.cpp:301]   --->   Operation 39 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_16 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read47)" [resnet50_0.cpp:301]   --->   Operation 40 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_17 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read46)" [resnet50_0.cpp:301]   --->   Operation 41 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_18 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read45)" [resnet50_0.cpp:301]   --->   Operation 42 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_19 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read44)" [resnet50_0.cpp:301]   --->   Operation 43 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_20 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read43)" [resnet50_0.cpp:301]   --->   Operation 44 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_21 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read42)" [resnet50_0.cpp:301]   --->   Operation 45 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_22 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read41)" [resnet50_0.cpp:301]   --->   Operation 46 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_23 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read40)" [resnet50_0.cpp:301]   --->   Operation 47 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_24 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read39)" [resnet50_0.cpp:301]   --->   Operation 48 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_25 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read38)" [resnet50_0.cpp:301]   --->   Operation 49 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_26 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read37)" [resnet50_0.cpp:301]   --->   Operation 50 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_28 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read35)" [resnet50_0.cpp:301]   --->   Operation 51 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_29 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read34)" [resnet50_0.cpp:301]   --->   Operation 52 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_30 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read33)" [resnet50_0.cpp:301]   --->   Operation 53 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_31 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read32)" [resnet50_0.cpp:301]   --->   Operation 54 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_32 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read31)" [resnet50_0.cpp:301]   --->   Operation 55 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_33 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read30)" [resnet50_0.cpp:301]   --->   Operation 56 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_34 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read29)" [resnet50_0.cpp:301]   --->   Operation 57 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_35 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read28)" [resnet50_0.cpp:301]   --->   Operation 58 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_36 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read27)" [resnet50_0.cpp:301]   --->   Operation 59 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_37 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read26)" [resnet50_0.cpp:301]   --->   Operation 60 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_38 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read25)" [resnet50_0.cpp:301]   --->   Operation 61 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_39 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read24)" [resnet50_0.cpp:301]   --->   Operation 62 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_40 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read23)" [resnet50_0.cpp:301]   --->   Operation 63 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_41 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read22)" [resnet50_0.cpp:301]   --->   Operation 64 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_42 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read21)" [resnet50_0.cpp:301]   --->   Operation 65 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_43 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read20)" [resnet50_0.cpp:301]   --->   Operation 66 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_44 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read19)" [resnet50_0.cpp:301]   --->   Operation 67 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_45 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read18)" [resnet50_0.cpp:301]   --->   Operation 68 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_46 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read17)" [resnet50_0.cpp:301]   --->   Operation 69 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_47 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read16)" [resnet50_0.cpp:301]   --->   Operation 70 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_48 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read15)" [resnet50_0.cpp:301]   --->   Operation 71 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_49 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read14)" [resnet50_0.cpp:301]   --->   Operation 72 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_50 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read13)" [resnet50_0.cpp:301]   --->   Operation 73 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_51 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read12)" [resnet50_0.cpp:301]   --->   Operation 74 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_52 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read11)" [resnet50_0.cpp:301]   --->   Operation 75 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_53 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read10)" [resnet50_0.cpp:301]   --->   Operation 76 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_54 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read9)" [resnet50_0.cpp:301]   --->   Operation 77 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_55 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read8)" [resnet50_0.cpp:301]   --->   Operation 78 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_56 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read7)" [resnet50_0.cpp:301]   --->   Operation 79 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_57 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read6)" [resnet50_0.cpp:301]   --->   Operation 80 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_58 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read5)" [resnet50_0.cpp:301]   --->   Operation 81 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_59 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read4)" [resnet50_0.cpp:301]   --->   Operation 82 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_60 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read3)" [resnet50_0.cpp:301]   --->   Operation 83 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_61 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read2)" [resnet50_0.cpp:301]   --->   Operation 84 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_62 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read1)" [resnet50_0.cpp:301]   --->   Operation 85 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_read63 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read)" [resnet50_0.cpp:301]   --->   Operation 86 'read' 'p_read63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.83ns)   --->   "%col_assign_read = call i7 @_ssdm_op_Read.ap_fifo.i7P(i7* %col_assign)" [resnet50_0.cpp:301]   --->   Operation 87 'read' 'col_assign_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_3 : Operation 88 [1/1] (1.83ns)   --->   "%row_assign_read = call i7 @_ssdm_op_Read.ap_fifo.i7P(i7* %row_assign)" [resnet50_0.cpp:300]   --->   Operation 88 'read' 'row_assign_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %col_assign_read, i1 false)" [resnet50_0.cpp:258->resnet50_0.cpp:312]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i8 %shl_ln to i9" [resnet50_0.cpp:300]   --->   Operation 90 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln7 = call i20 @_ssdm_op_BitConcatenate.i20.i7.i13(i7 %row_assign_read, i13 0)" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 91 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i20 %shl_ln7 to i21" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 92 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln283_1 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i10(i7 %row_assign_read, i10 0)" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 93 'bitconcatenate' 'shl_ln283_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln283_1 = zext i17 %shl_ln283_1 to i21" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 94 'zext' 'zext_ln283_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.89ns)   --->   "%sub_ln283 = sub i21 %zext_ln283, %zext_ln283_1" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 95 'sub' 'sub_ln283' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_698 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %sub_ln283, i32 20)" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 96 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.90ns)   --->   "%sub_ln283_1 = sub i21 0, %sub_ln283" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 97 'sub' 'sub_ln283_1' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1420 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %sub_ln283_1, i32 5, i32 20)" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 98 'partselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln283_4 = zext i16 %tmp_1420 to i17" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 99 'zext' 'zext_ln283_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.85ns)   --->   "%sub_ln283_2 = sub i17 0, %zext_ln283_4" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 100 'sub' 'sub_ln283_2' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1421 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %sub_ln283, i32 5, i32 20)" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 101 'partselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln283_5 = zext i16 %tmp_1421 to i17" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 102 'zext' 'zext_ln283_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.35ns)   --->   "%select_ln283 = select i1 %tmp_698, i17 %sub_ln283_2, i17 %zext_ln283_5" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 103 'select' 'select_ln283' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i17 %select_ln283 to i18" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 104 'sext' 'sext_ln283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/3] (7.89ns)   --->   "%tmp = sitofp i32 %sext_ln1428 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 105 'sitofp' 'tmp' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 106 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%ti_0_i_i_i_i = phi i2 [ 0, %entry ], [ %ti, %hls_label_19 ]"   --->   Operation 107 'phi' 'ti_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.44ns)   --->   "%icmp_ln274 = icmp eq i2 %ti_0_i_i_i_i, -2" [resnet50_0.cpp:274->resnet50_0.cpp:313]   --->   Operation 108 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 109 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.54ns)   --->   "%ti = add i2 %ti_0_i_i_i_i, 1" [resnet50_0.cpp:274->resnet50_0.cpp:313]   --->   Operation 110 'add' 'ti' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln274, label %.exit, label %hls_label_19" [resnet50_0.cpp:274->resnet50_0.cpp:313]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln279 = trunc i2 %ti_0_i_i_i_i to i1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 112 'trunc' 'trunc_ln279' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln8 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln279, i5 0)" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 113 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.78ns)   --->   "%icmp_ln279 = icmp eq i6 %shl_ln8, 0" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 114 'icmp' 'icmp_ln279' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_1)   --->   "%or_ln279 = or i6 %shl_ln8, 1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 115 'or' 'or_ln279' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_1 = icmp eq i6 %or_ln279, 1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 116 'icmp' 'icmp_ln279_1' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_2)   --->   "%or_ln279_1 = or i6 %shl_ln8, 2" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 117 'or' 'or_ln279_1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_2 = icmp eq i6 %or_ln279_1, 2" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 118 'icmp' 'icmp_ln279_2' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_3)   --->   "%or_ln279_2 = or i6 %shl_ln8, 3" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 119 'or' 'or_ln279_2' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_3 = icmp eq i6 %or_ln279_2, 3" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 120 'icmp' 'icmp_ln279_3' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_4)   --->   "%or_ln279_3 = or i6 %shl_ln8, 4" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 121 'or' 'or_ln279_3' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_4 = icmp eq i6 %or_ln279_3, 4" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 122 'icmp' 'icmp_ln279_4' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_5)   --->   "%or_ln279_4 = or i6 %shl_ln8, 5" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 123 'or' 'or_ln279_4' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_5 = icmp eq i6 %or_ln279_4, 5" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 124 'icmp' 'icmp_ln279_5' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_6)   --->   "%or_ln279_5 = or i6 %shl_ln8, 6" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 125 'or' 'or_ln279_5' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_6 = icmp eq i6 %or_ln279_5, 6" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 126 'icmp' 'icmp_ln279_6' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_7)   --->   "%or_ln279_6 = or i6 %shl_ln8, 7" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 127 'or' 'or_ln279_6' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_7 = icmp eq i6 %or_ln279_6, 7" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 128 'icmp' 'icmp_ln279_7' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_8)   --->   "%or_ln279_7 = or i6 %shl_ln8, 8" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 129 'or' 'or_ln279_7' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_8 = icmp eq i6 %or_ln279_7, 8" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 130 'icmp' 'icmp_ln279_8' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_9)   --->   "%or_ln279_8 = or i6 %shl_ln8, 9" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 131 'or' 'or_ln279_8' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_9 = icmp eq i6 %or_ln279_8, 9" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 132 'icmp' 'icmp_ln279_9' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_10)   --->   "%or_ln279_9 = or i6 %shl_ln8, 10" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 133 'or' 'or_ln279_9' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_10 = icmp eq i6 %or_ln279_9, 10" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 134 'icmp' 'icmp_ln279_10' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_11)   --->   "%or_ln279_10 = or i6 %shl_ln8, 11" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 135 'or' 'or_ln279_10' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_11 = icmp eq i6 %or_ln279_10, 11" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 136 'icmp' 'icmp_ln279_11' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_12)   --->   "%or_ln279_11 = or i6 %shl_ln8, 12" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 137 'or' 'or_ln279_11' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_12 = icmp eq i6 %or_ln279_11, 12" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 138 'icmp' 'icmp_ln279_12' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_13)   --->   "%or_ln279_12 = or i6 %shl_ln8, 13" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 139 'or' 'or_ln279_12' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_13 = icmp eq i6 %or_ln279_12, 13" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 140 'icmp' 'icmp_ln279_13' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_14)   --->   "%or_ln279_13 = or i6 %shl_ln8, 14" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 141 'or' 'or_ln279_13' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_14 = icmp eq i6 %or_ln279_13, 14" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 142 'icmp' 'icmp_ln279_14' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_15)   --->   "%or_ln279_14 = or i6 %shl_ln8, 15" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 143 'or' 'or_ln279_14' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_15 = icmp eq i6 %or_ln279_14, 15" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 144 'icmp' 'icmp_ln279_15' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_16)   --->   "%or_ln279_15 = or i6 %shl_ln8, 16" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 145 'or' 'or_ln279_15' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_16 = icmp eq i6 %or_ln279_15, 16" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 146 'icmp' 'icmp_ln279_16' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_17)   --->   "%or_ln279_16 = or i6 %shl_ln8, 17" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 147 'or' 'or_ln279_16' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_17 = icmp eq i6 %or_ln279_16, 17" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 148 'icmp' 'icmp_ln279_17' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_18)   --->   "%or_ln279_17 = or i6 %shl_ln8, 18" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 149 'or' 'or_ln279_17' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_18 = icmp eq i6 %or_ln279_17, 18" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 150 'icmp' 'icmp_ln279_18' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_19)   --->   "%or_ln279_18 = or i6 %shl_ln8, 19" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 151 'or' 'or_ln279_18' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_19 = icmp eq i6 %or_ln279_18, 19" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 152 'icmp' 'icmp_ln279_19' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_20)   --->   "%or_ln279_19 = or i6 %shl_ln8, 20" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 153 'or' 'or_ln279_19' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_20 = icmp eq i6 %or_ln279_19, 20" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 154 'icmp' 'icmp_ln279_20' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_21)   --->   "%or_ln279_20 = or i6 %shl_ln8, 21" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 155 'or' 'or_ln279_20' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_21 = icmp eq i6 %or_ln279_20, 21" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 156 'icmp' 'icmp_ln279_21' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_22)   --->   "%or_ln279_21 = or i6 %shl_ln8, 22" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 157 'or' 'or_ln279_21' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_22 = icmp eq i6 %or_ln279_21, 22" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 158 'icmp' 'icmp_ln279_22' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_23)   --->   "%or_ln279_22 = or i6 %shl_ln8, 23" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 159 'or' 'or_ln279_22' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_23 = icmp eq i6 %or_ln279_22, 23" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 160 'icmp' 'icmp_ln279_23' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_24)   --->   "%or_ln279_23 = or i6 %shl_ln8, 24" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 161 'or' 'or_ln279_23' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_24 = icmp eq i6 %or_ln279_23, 24" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 162 'icmp' 'icmp_ln279_24' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_25)   --->   "%or_ln279_24 = or i6 %shl_ln8, 25" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 163 'or' 'or_ln279_24' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_25 = icmp eq i6 %or_ln279_24, 25" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 164 'icmp' 'icmp_ln279_25' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_26)   --->   "%or_ln279_25 = or i6 %shl_ln8, 26" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 165 'or' 'or_ln279_25' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_26 = icmp eq i6 %or_ln279_25, 26" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 166 'icmp' 'icmp_ln279_26' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_27)   --->   "%or_ln279_26 = or i6 %shl_ln8, 27" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 167 'or' 'or_ln279_26' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_27 = icmp eq i6 %or_ln279_26, 27" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 168 'icmp' 'icmp_ln279_27' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_28)   --->   "%or_ln279_27 = or i6 %shl_ln8, 28" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 169 'or' 'or_ln279_27' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_28 = icmp eq i6 %or_ln279_27, 28" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 170 'icmp' 'icmp_ln279_28' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_29)   --->   "%or_ln279_28 = or i6 %shl_ln8, 29" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 171 'or' 'or_ln279_28' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_29 = icmp eq i6 %or_ln279_28, 29" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 172 'icmp' 'icmp_ln279_29' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_30)   --->   "%or_ln279_29 = or i6 %shl_ln8, 30" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 173 'or' 'or_ln279_29' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_30 = icmp eq i6 %or_ln279_29, 30" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 174 'icmp' 'icmp_ln279_30' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln279_31)   --->   "%or_ln279_30 = or i6 %shl_ln8, 31" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 175 'or' 'or_ln279_30' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.78ns) (out node of the LUT)   --->   "%icmp_ln279_31 = icmp eq i6 %or_ln279_30, 31" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 176 'icmp' 'icmp_ln279_31' <Predicate = (!icmp_ln274)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.21>
ST_5 : Operation 177 [1/1] (0.32ns)   --->   "%select_ln544 = select i1 %icmp_ln279, i24 %p_read_2, i24 %p_read_1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 177 'select' 'select_ln544' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1428_127 = sext i24 %select_ln544 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 178 'sext' 'sext_ln1428_127' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 179 [3/3] (7.89ns)   --->   "%tmp_i_i_i = sitofp i32 %sext_ln1428_127 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 179 'sitofp' 'tmp_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.32ns)   --->   "%select_ln544_1 = select i1 %icmp_ln279_1, i24 %p_read_4, i24 %p_read_3" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 180 'select' 'select_ln544_1' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1428_128 = sext i24 %select_ln544_1 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 181 'sext' 'sext_ln1428_128' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 182 [3/3] (7.89ns)   --->   "%tmp_i_1_i_i = sitofp i32 %sext_ln1428_128 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 182 'sitofp' 'tmp_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.32ns)   --->   "%select_ln544_2 = select i1 %icmp_ln279_2, i24 %p_read_6, i24 %p_read_5" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 183 'select' 'select_ln544_2' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1428_129 = sext i24 %select_ln544_2 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 184 'sext' 'sext_ln1428_129' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 185 [3/3] (7.89ns)   --->   "%tmp_i_2_i_i = sitofp i32 %sext_ln1428_129 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 185 'sitofp' 'tmp_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.32ns)   --->   "%select_ln544_3 = select i1 %icmp_ln279_3, i24 %p_read_8, i24 %p_read_7" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 186 'select' 'select_ln544_3' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1428_130 = sext i24 %select_ln544_3 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 187 'sext' 'sext_ln1428_130' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 188 [3/3] (7.89ns)   --->   "%tmp_i_3_i_i = sitofp i32 %sext_ln1428_130 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 188 'sitofp' 'tmp_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.32ns)   --->   "%select_ln544_4 = select i1 %icmp_ln279_4, i24 %p_read_10, i24 %p_read_9" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 189 'select' 'select_ln544_4' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1428_131 = sext i24 %select_ln544_4 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 190 'sext' 'sext_ln1428_131' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 191 [3/3] (7.89ns)   --->   "%tmp_i_4_i_i = sitofp i32 %sext_ln1428_131 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 191 'sitofp' 'tmp_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.32ns)   --->   "%select_ln544_5 = select i1 %icmp_ln279_5, i24 %p_read_12, i24 %p_read_11" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 192 'select' 'select_ln544_5' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1428_132 = sext i24 %select_ln544_5 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 193 'sext' 'sext_ln1428_132' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 194 [3/3] (7.89ns)   --->   "%tmp_i_5_i_i = sitofp i32 %sext_ln1428_132 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 194 'sitofp' 'tmp_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.32ns)   --->   "%select_ln544_6 = select i1 %icmp_ln279_6, i24 %p_read_14, i24 %p_read_13" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 195 'select' 'select_ln544_6' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1428_133 = sext i24 %select_ln544_6 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 196 'sext' 'sext_ln1428_133' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 197 [3/3] (7.89ns)   --->   "%tmp_i_6_i_i = sitofp i32 %sext_ln1428_133 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 197 'sitofp' 'tmp_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.32ns)   --->   "%select_ln544_7 = select i1 %icmp_ln279_7, i24 %p_read_16, i24 %p_read_15" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 198 'select' 'select_ln544_7' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1428_134 = sext i24 %select_ln544_7 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 199 'sext' 'sext_ln1428_134' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 200 [3/3] (7.89ns)   --->   "%tmp_i_7_i_i = sitofp i32 %sext_ln1428_134 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 200 'sitofp' 'tmp_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.32ns)   --->   "%select_ln544_8 = select i1 %icmp_ln279_8, i24 %p_read_18, i24 %p_read_17" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 201 'select' 'select_ln544_8' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1428_135 = sext i24 %select_ln544_8 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 202 'sext' 'sext_ln1428_135' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 203 [3/3] (7.89ns)   --->   "%tmp_i_8_i_i = sitofp i32 %sext_ln1428_135 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 203 'sitofp' 'tmp_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.32ns)   --->   "%select_ln544_9 = select i1 %icmp_ln279_9, i24 %p_read_20, i24 %p_read_19" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 204 'select' 'select_ln544_9' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1428_136 = sext i24 %select_ln544_9 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 205 'sext' 'sext_ln1428_136' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 206 [3/3] (7.89ns)   --->   "%tmp_i_9_i_i = sitofp i32 %sext_ln1428_136 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 206 'sitofp' 'tmp_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.32ns)   --->   "%select_ln544_10 = select i1 %icmp_ln279_10, i24 %p_read_22, i24 %p_read_21" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 207 'select' 'select_ln544_10' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1428_137 = sext i24 %select_ln544_10 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 208 'sext' 'sext_ln1428_137' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 209 [3/3] (7.89ns)   --->   "%tmp_i_i_i_684 = sitofp i32 %sext_ln1428_137 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 209 'sitofp' 'tmp_i_i_i_684' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.32ns)   --->   "%select_ln544_11 = select i1 %icmp_ln279_11, i24 %p_read_24, i24 %p_read_23" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 210 'select' 'select_ln544_11' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1428_138 = sext i24 %select_ln544_11 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 211 'sext' 'sext_ln1428_138' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 212 [3/3] (7.89ns)   --->   "%tmp_i_10_i_i = sitofp i32 %sext_ln1428_138 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 212 'sitofp' 'tmp_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.32ns)   --->   "%select_ln544_12 = select i1 %icmp_ln279_12, i24 %p_read_26, i24 %p_read_25" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 213 'select' 'select_ln544_12' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1428_139 = sext i24 %select_ln544_12 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 214 'sext' 'sext_ln1428_139' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 215 [3/3] (7.89ns)   --->   "%tmp_i_11_i_i = sitofp i32 %sext_ln1428_139 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 215 'sitofp' 'tmp_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.32ns)   --->   "%select_ln544_13 = select i1 %icmp_ln279_14, i24 %p_read_29, i24 %p_read_28" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 216 'select' 'select_ln544_13' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1428_140 = sext i24 %select_ln544_13 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 217 'sext' 'sext_ln1428_140' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 218 [3/3] (7.89ns)   --->   "%tmp_i_13_i_i = sitofp i32 %sext_ln1428_140 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 218 'sitofp' 'tmp_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.32ns)   --->   "%select_ln544_14 = select i1 %icmp_ln279_15, i24 %p_read_31, i24 %p_read_30" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 219 'select' 'select_ln544_14' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1428_141 = sext i24 %select_ln544_14 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 220 'sext' 'sext_ln1428_141' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 221 [3/3] (7.89ns)   --->   "%tmp_i_14_i_i = sitofp i32 %sext_ln1428_141 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 221 'sitofp' 'tmp_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.32ns)   --->   "%select_ln544_15 = select i1 %icmp_ln279_16, i24 %p_read_33, i24 %p_read_32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 222 'select' 'select_ln544_15' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1428_142 = sext i24 %select_ln544_15 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 223 'sext' 'sext_ln1428_142' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 224 [3/3] (7.89ns)   --->   "%tmp_i_15_i_i = sitofp i32 %sext_ln1428_142 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 224 'sitofp' 'tmp_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.32ns)   --->   "%select_ln544_16 = select i1 %icmp_ln279_17, i24 %p_read_35, i24 %p_read_34" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 225 'select' 'select_ln544_16' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1428_143 = sext i24 %select_ln544_16 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 226 'sext' 'sext_ln1428_143' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 227 [3/3] (7.89ns)   --->   "%tmp_i_16_i_i = sitofp i32 %sext_ln1428_143 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 227 'sitofp' 'tmp_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.32ns)   --->   "%select_ln544_17 = select i1 %icmp_ln279_18, i24 %p_read_37, i24 %p_read_36" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 228 'select' 'select_ln544_17' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1428_144 = sext i24 %select_ln544_17 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 229 'sext' 'sext_ln1428_144' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 230 [3/3] (7.89ns)   --->   "%tmp_i_17_i_i = sitofp i32 %sext_ln1428_144 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 230 'sitofp' 'tmp_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.32ns)   --->   "%select_ln544_18 = select i1 %icmp_ln279_19, i24 %p_read_39, i24 %p_read_38" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 231 'select' 'select_ln544_18' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1428_145 = sext i24 %select_ln544_18 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 232 'sext' 'sext_ln1428_145' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 233 [3/3] (7.89ns)   --->   "%tmp_i_18_i_i = sitofp i32 %sext_ln1428_145 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 233 'sitofp' 'tmp_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.32ns)   --->   "%select_ln544_19 = select i1 %icmp_ln279_20, i24 %p_read_41, i24 %p_read_40" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 234 'select' 'select_ln544_19' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1428_146 = sext i24 %select_ln544_19 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 235 'sext' 'sext_ln1428_146' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 236 [3/3] (7.89ns)   --->   "%tmp_i_19_i_i = sitofp i32 %sext_ln1428_146 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 236 'sitofp' 'tmp_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.32ns)   --->   "%select_ln544_20 = select i1 %icmp_ln279_21, i24 %p_read_43, i24 %p_read_42" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 237 'select' 'select_ln544_20' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1428_147 = sext i24 %select_ln544_20 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 238 'sext' 'sext_ln1428_147' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 239 [3/3] (7.89ns)   --->   "%tmp_i_20_i_i = sitofp i32 %sext_ln1428_147 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 239 'sitofp' 'tmp_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.32ns)   --->   "%select_ln544_21 = select i1 %icmp_ln279_22, i24 %p_read_45, i24 %p_read_44" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 240 'select' 'select_ln544_21' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1428_148 = sext i24 %select_ln544_21 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 241 'sext' 'sext_ln1428_148' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 242 [3/3] (7.89ns)   --->   "%tmp_i_21_i_i = sitofp i32 %sext_ln1428_148 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 242 'sitofp' 'tmp_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.32ns)   --->   "%select_ln544_22 = select i1 %icmp_ln279_23, i24 %p_read_47, i24 %p_read_46" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 243 'select' 'select_ln544_22' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1428_149 = sext i24 %select_ln544_22 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 244 'sext' 'sext_ln1428_149' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 245 [3/3] (7.89ns)   --->   "%tmp_i_22_i_i = sitofp i32 %sext_ln1428_149 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 245 'sitofp' 'tmp_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.32ns)   --->   "%select_ln544_23 = select i1 %icmp_ln279_24, i24 %p_read_49, i24 %p_read_48" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 246 'select' 'select_ln544_23' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1428_150 = sext i24 %select_ln544_23 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 247 'sext' 'sext_ln1428_150' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 248 [3/3] (7.89ns)   --->   "%tmp_i_23_i_i = sitofp i32 %sext_ln1428_150 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 248 'sitofp' 'tmp_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.32ns)   --->   "%select_ln544_24 = select i1 %icmp_ln279_25, i24 %p_read_51, i24 %p_read_50" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 249 'select' 'select_ln544_24' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1428_151 = sext i24 %select_ln544_24 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 250 'sext' 'sext_ln1428_151' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 251 [3/3] (7.89ns)   --->   "%tmp_i_24_i_i = sitofp i32 %sext_ln1428_151 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 251 'sitofp' 'tmp_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.32ns)   --->   "%select_ln544_25 = select i1 %icmp_ln279_26, i24 %p_read_53, i24 %p_read_52" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 252 'select' 'select_ln544_25' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1428_152 = sext i24 %select_ln544_25 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 253 'sext' 'sext_ln1428_152' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 254 [3/3] (7.89ns)   --->   "%tmp_i_25_i_i = sitofp i32 %sext_ln1428_152 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 254 'sitofp' 'tmp_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.32ns)   --->   "%select_ln544_26 = select i1 %icmp_ln279_27, i24 %p_read_55, i24 %p_read_54" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 255 'select' 'select_ln544_26' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1428_153 = sext i24 %select_ln544_26 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 256 'sext' 'sext_ln1428_153' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 257 [3/3] (7.89ns)   --->   "%tmp_i_26_i_i = sitofp i32 %sext_ln1428_153 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 257 'sitofp' 'tmp_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.32ns)   --->   "%select_ln544_27 = select i1 %icmp_ln279_28, i24 %p_read_57, i24 %p_read_56" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 258 'select' 'select_ln544_27' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1428_154 = sext i24 %select_ln544_27 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 259 'sext' 'sext_ln1428_154' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 260 [3/3] (7.89ns)   --->   "%tmp_i_27_i_i = sitofp i32 %sext_ln1428_154 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 260 'sitofp' 'tmp_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.32ns)   --->   "%select_ln544_28 = select i1 %icmp_ln279_29, i24 %p_read_59, i24 %p_read_58" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 261 'select' 'select_ln544_28' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1428_155 = sext i24 %select_ln544_28 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 262 'sext' 'sext_ln1428_155' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 263 [3/3] (7.89ns)   --->   "%tmp_i_28_i_i = sitofp i32 %sext_ln1428_155 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 263 'sitofp' 'tmp_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.32ns)   --->   "%select_ln544_29 = select i1 %icmp_ln279_30, i24 %p_read_61, i24 %p_read_60" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 264 'select' 'select_ln544_29' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1428_156 = sext i24 %select_ln544_29 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 265 'sext' 'sext_ln1428_156' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 266 [3/3] (7.89ns)   --->   "%tmp_i_29_i_i = sitofp i32 %sext_ln1428_156 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 266 'sitofp' 'tmp_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.32ns)   --->   "%select_ln544_30 = select i1 %icmp_ln279_31, i24 %p_read63, i24 %p_read_62" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 267 'select' 'select_ln544_30' <Predicate = (!icmp_ln274)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1428_157 = sext i24 %select_ln544_30 to i32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 268 'sext' 'sext_ln1428_157' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_5 : Operation 269 [3/3] (7.89ns)   --->   "%tmp_i_30_i_i = sitofp i32 %sext_ln1428_157 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 269 'sitofp' 'tmp_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.89>
ST_6 : Operation 270 [2/3] (7.89ns)   --->   "%tmp_i_i_i = sitofp i32 %sext_ln1428_127 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 270 'sitofp' 'tmp_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 271 [2/3] (7.89ns)   --->   "%tmp_i_1_i_i = sitofp i32 %sext_ln1428_128 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 271 'sitofp' 'tmp_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 272 [2/3] (7.89ns)   --->   "%tmp_i_2_i_i = sitofp i32 %sext_ln1428_129 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 272 'sitofp' 'tmp_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 273 [2/3] (7.89ns)   --->   "%tmp_i_3_i_i = sitofp i32 %sext_ln1428_130 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 273 'sitofp' 'tmp_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 274 [2/3] (7.89ns)   --->   "%tmp_i_4_i_i = sitofp i32 %sext_ln1428_131 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 274 'sitofp' 'tmp_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 275 [2/3] (7.89ns)   --->   "%tmp_i_5_i_i = sitofp i32 %sext_ln1428_132 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 275 'sitofp' 'tmp_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 276 [2/3] (7.89ns)   --->   "%tmp_i_6_i_i = sitofp i32 %sext_ln1428_133 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 276 'sitofp' 'tmp_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 277 [2/3] (7.89ns)   --->   "%tmp_i_7_i_i = sitofp i32 %sext_ln1428_134 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 277 'sitofp' 'tmp_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 278 [2/3] (7.89ns)   --->   "%tmp_i_8_i_i = sitofp i32 %sext_ln1428_135 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 278 'sitofp' 'tmp_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 279 [2/3] (7.89ns)   --->   "%tmp_i_9_i_i = sitofp i32 %sext_ln1428_136 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 279 'sitofp' 'tmp_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 280 [2/3] (7.89ns)   --->   "%tmp_i_i_i_684 = sitofp i32 %sext_ln1428_137 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 280 'sitofp' 'tmp_i_i_i_684' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 281 [2/3] (7.89ns)   --->   "%tmp_i_10_i_i = sitofp i32 %sext_ln1428_138 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 281 'sitofp' 'tmp_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 282 [2/3] (7.89ns)   --->   "%tmp_i_11_i_i = sitofp i32 %sext_ln1428_139 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 282 'sitofp' 'tmp_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 283 [2/3] (7.89ns)   --->   "%tmp_i_13_i_i = sitofp i32 %sext_ln1428_140 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 283 'sitofp' 'tmp_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 284 [2/3] (7.89ns)   --->   "%tmp_i_14_i_i = sitofp i32 %sext_ln1428_141 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 284 'sitofp' 'tmp_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 285 [2/3] (7.89ns)   --->   "%tmp_i_15_i_i = sitofp i32 %sext_ln1428_142 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 285 'sitofp' 'tmp_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 286 [2/3] (7.89ns)   --->   "%tmp_i_16_i_i = sitofp i32 %sext_ln1428_143 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 286 'sitofp' 'tmp_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 287 [2/3] (7.89ns)   --->   "%tmp_i_17_i_i = sitofp i32 %sext_ln1428_144 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 287 'sitofp' 'tmp_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 288 [2/3] (7.89ns)   --->   "%tmp_i_18_i_i = sitofp i32 %sext_ln1428_145 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 288 'sitofp' 'tmp_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 289 [2/3] (7.89ns)   --->   "%tmp_i_19_i_i = sitofp i32 %sext_ln1428_146 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 289 'sitofp' 'tmp_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 290 [2/3] (7.89ns)   --->   "%tmp_i_20_i_i = sitofp i32 %sext_ln1428_147 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 290 'sitofp' 'tmp_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 291 [2/3] (7.89ns)   --->   "%tmp_i_21_i_i = sitofp i32 %sext_ln1428_148 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 291 'sitofp' 'tmp_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 292 [2/3] (7.89ns)   --->   "%tmp_i_22_i_i = sitofp i32 %sext_ln1428_149 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 292 'sitofp' 'tmp_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 293 [2/3] (7.89ns)   --->   "%tmp_i_23_i_i = sitofp i32 %sext_ln1428_150 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 293 'sitofp' 'tmp_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 294 [2/3] (7.89ns)   --->   "%tmp_i_24_i_i = sitofp i32 %sext_ln1428_151 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 294 'sitofp' 'tmp_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 295 [2/3] (7.89ns)   --->   "%tmp_i_25_i_i = sitofp i32 %sext_ln1428_152 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 295 'sitofp' 'tmp_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 296 [2/3] (7.89ns)   --->   "%tmp_i_26_i_i = sitofp i32 %sext_ln1428_153 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 296 'sitofp' 'tmp_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 297 [2/3] (7.89ns)   --->   "%tmp_i_27_i_i = sitofp i32 %sext_ln1428_154 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 297 'sitofp' 'tmp_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 298 [2/3] (7.89ns)   --->   "%tmp_i_28_i_i = sitofp i32 %sext_ln1428_155 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 298 'sitofp' 'tmp_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 299 [2/3] (7.89ns)   --->   "%tmp_i_29_i_i = sitofp i32 %sext_ln1428_156 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 299 'sitofp' 'tmp_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 300 [2/3] (7.89ns)   --->   "%tmp_i_30_i_i = sitofp i32 %sext_ln1428_157 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 300 'sitofp' 'tmp_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.89>
ST_7 : Operation 301 [1/1] (0.44ns)   --->   "%select_ln279 = select i1 %icmp_ln279, float 0x3F56B01500000000, float 0x3F425EC260000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 301 'select' 'select_ln279' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 302 [1/3] (7.89ns)   --->   "%tmp_i_i_i = sitofp i32 %sext_ln1428_127 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 302 'sitofp' 'tmp_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.44ns)   --->   "%select_ln279_2 = select i1 %icmp_ln279_1, float 0x3F51A90680000000, float 0x3F8027BE60000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 303 'select' 'select_ln279_2' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 304 [1/3] (7.89ns)   --->   "%tmp_i_1_i_i = sitofp i32 %sext_ln1428_128 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 304 'sitofp' 'tmp_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 305 [1/1] (0.44ns)   --->   "%select_ln279_4 = select i1 %icmp_ln279_2, float 0x3F35BC4920000000, float 0x3F32CFE340000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 305 'select' 'select_ln279_4' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 306 [1/3] (7.89ns)   --->   "%tmp_i_2_i_i = sitofp i32 %sext_ln1428_129 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 306 'sitofp' 'tmp_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.44ns)   --->   "%select_ln279_6 = select i1 %icmp_ln279_3, float 0x3F417A3BE0000000, float 0x3F448124A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 307 'select' 'select_ln279_6' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 308 [1/3] (7.89ns)   --->   "%tmp_i_3_i_i = sitofp i32 %sext_ln1428_130 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 308 'sitofp' 'tmp_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.44ns)   --->   "%select_ln279_8 = select i1 %icmp_ln279_4, float 0x3F68FBB660000000, float 0x3F42465F60000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 309 'select' 'select_ln279_8' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 310 [1/3] (7.89ns)   --->   "%tmp_i_4_i_i = sitofp i32 %sext_ln1428_131 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 310 'sitofp' 'tmp_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.44ns)   --->   "%select_ln279_10 = select i1 %icmp_ln279_5, float 0x3F439D7960000000, float 0x3F44309EE0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 311 'select' 'select_ln279_10' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 312 [1/3] (7.89ns)   --->   "%tmp_i_5_i_i = sitofp i32 %sext_ln1428_132 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 312 'sitofp' 'tmp_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.44ns)   --->   "%select_ln279_12 = select i1 %icmp_ln279_6, float 0x3F66890D20000000, float 0x3F62066A80000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 313 'select' 'select_ln279_12' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 314 [1/3] (7.89ns)   --->   "%tmp_i_6_i_i = sitofp i32 %sext_ln1428_133 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 314 'sitofp' 'tmp_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.44ns)   --->   "%select_ln279_14 = select i1 %icmp_ln279_7, float 0x3F642E3340000000, float 0x3F639A9DA0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 315 'select' 'select_ln279_14' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 316 [1/3] (7.89ns)   --->   "%tmp_i_7_i_i = sitofp i32 %sext_ln1428_134 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 316 'sitofp' 'tmp_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.44ns)   --->   "%select_ln279_16 = select i1 %icmp_ln279_8, float 0x3F6E043120000000, float 0x3F3D5AB280000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 317 'select' 'select_ln279_16' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 318 [1/3] (7.89ns)   --->   "%tmp_i_8_i_i = sitofp i32 %sext_ln1428_135 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 318 'sitofp' 'tmp_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.44ns)   --->   "%select_ln279_18 = select i1 %icmp_ln279_9, float 0x3F411FD040000000, float 0x3F697FFEE0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 319 'select' 'select_ln279_18' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 320 [1/3] (7.89ns)   --->   "%tmp_i_9_i_i = sitofp i32 %sext_ln1428_136 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 320 'sitofp' 'tmp_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.44ns)   --->   "%select_ln279_20 = select i1 %icmp_ln279_10, float 0x3F62370A20000000, float 0x3F4150C720000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 321 'select' 'select_ln279_20' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 322 [1/3] (7.89ns)   --->   "%tmp_i_i_i_684 = sitofp i32 %sext_ln1428_137 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 322 'sitofp' 'tmp_i_i_i_684' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.44ns)   --->   "%select_ln279_22 = select i1 %icmp_ln279_11, float 0x3F415083E0000000, float 0x3F4942C980000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 323 'select' 'select_ln279_22' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 324 [1/3] (7.89ns)   --->   "%tmp_i_10_i_i = sitofp i32 %sext_ln1428_138 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 324 'sitofp' 'tmp_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 325 [1/1] (0.44ns)   --->   "%select_ln279_24 = select i1 %icmp_ln279_12, float 0x3F5D8071A0000000, float 0x3F374E4E40000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 325 'select' 'select_ln279_24' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 326 [1/3] (7.89ns)   --->   "%tmp_i_11_i_i = sitofp i32 %sext_ln1428_139 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 326 'sitofp' 'tmp_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.44ns)   --->   "%select_ln279_26 = select i1 %icmp_ln279_13, float 0x3E90409F00000000, float 0x3F5C3F39A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 327 'select' 'select_ln279_26' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.44ns)   --->   "%select_ln1428 = select i1 %icmp_ln279_13, float 0.000000e+00, float %tmp" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 328 'select' 'select_ln1428' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 329 [1/1] (0.44ns)   --->   "%select_ln279_28 = select i1 %icmp_ln279_14, float 0x3F740A0820000000, float 0x3F6A8BB060000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 329 'select' 'select_ln279_28' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 330 [1/3] (7.89ns)   --->   "%tmp_i_13_i_i = sitofp i32 %sext_ln1428_140 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 330 'sitofp' 'tmp_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.44ns)   --->   "%select_ln279_30 = select i1 %icmp_ln279_15, float 0x3F6A675BA0000000, float 0x3F4BA94000000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 331 'select' 'select_ln279_30' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 332 [1/3] (7.89ns)   --->   "%tmp_i_14_i_i = sitofp i32 %sext_ln1428_141 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 332 'sitofp' 'tmp_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (0.44ns)   --->   "%select_ln279_32 = select i1 %icmp_ln279_16, float 0x3F501D1040000000, float 0x3F5AD3BFA0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 333 'select' 'select_ln279_32' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 334 [1/3] (7.89ns)   --->   "%tmp_i_15_i_i = sitofp i32 %sext_ln1428_142 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 334 'sitofp' 'tmp_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 335 [1/1] (0.44ns)   --->   "%select_ln279_34 = select i1 %icmp_ln279_17, float 0x3F69F86680000000, float 0x3F6D3374E0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 335 'select' 'select_ln279_34' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 336 [1/3] (7.89ns)   --->   "%tmp_i_16_i_i = sitofp i32 %sext_ln1428_143 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 336 'sitofp' 'tmp_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.44ns)   --->   "%select_ln279_36 = select i1 %icmp_ln279_18, float 0x3F756C9020000000, float 0x3F67E81A60000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 337 'select' 'select_ln279_36' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 338 [1/3] (7.89ns)   --->   "%tmp_i_17_i_i = sitofp i32 %sext_ln1428_144 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 338 'sitofp' 'tmp_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 339 [1/1] (0.44ns)   --->   "%select_ln279_38 = select i1 %icmp_ln279_19, float 0x3F44AD3680000000, float 0x3F55FD94E0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 339 'select' 'select_ln279_38' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 340 [1/3] (7.89ns)   --->   "%tmp_i_18_i_i = sitofp i32 %sext_ln1428_145 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 340 'sitofp' 'tmp_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.44ns)   --->   "%select_ln279_40 = select i1 %icmp_ln279_20, float 0x3F741CCC40000000, float 0x3F4C751400000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 341 'select' 'select_ln279_40' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 342 [1/3] (7.89ns)   --->   "%tmp_i_19_i_i = sitofp i32 %sext_ln1428_146 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 342 'sitofp' 'tmp_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.44ns)   --->   "%select_ln279_42 = select i1 %icmp_ln279_21, float 0x3F6A7B08C0000000, float 0x3F64ECD480000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 343 'select' 'select_ln279_42' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 344 [1/3] (7.89ns)   --->   "%tmp_i_20_i_i = sitofp i32 %sext_ln1428_147 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 344 'sitofp' 'tmp_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.44ns)   --->   "%select_ln279_44 = select i1 %icmp_ln279_22, float 0x3F72D16BC0000000, float 0x3F62F30320000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 345 'select' 'select_ln279_44' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 346 [1/3] (7.89ns)   --->   "%tmp_i_21_i_i = sitofp i32 %sext_ln1428_148 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 346 'sitofp' 'tmp_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.44ns)   --->   "%select_ln279_46 = select i1 %icmp_ln279_23, float 0x3F4D2CEF60000000, float 0x3F53369B80000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 347 'select' 'select_ln279_46' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 348 [1/3] (7.89ns)   --->   "%tmp_i_22_i_i = sitofp i32 %sext_ln1428_149 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 348 'sitofp' 'tmp_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 349 [1/1] (0.44ns)   --->   "%select_ln279_48 = select i1 %icmp_ln279_24, float 0x3F5999E260000000, float 0x3F539580C0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 349 'select' 'select_ln279_48' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 350 [1/3] (7.89ns)   --->   "%tmp_i_23_i_i = sitofp i32 %sext_ln1428_150 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 350 'sitofp' 'tmp_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.44ns)   --->   "%select_ln279_50 = select i1 %icmp_ln279_25, float 0x3F3BEFB7A0000000, float 0x3F3546C180000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 351 'select' 'select_ln279_50' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 352 [1/3] (7.89ns)   --->   "%tmp_i_24_i_i = sitofp i32 %sext_ln1428_151 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 352 'sitofp' 'tmp_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.44ns)   --->   "%select_ln279_52 = select i1 %icmp_ln279_26, float 0x3F658852A0000000, float 0x3F4E643280000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 353 'select' 'select_ln279_52' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 354 [1/3] (7.89ns)   --->   "%tmp_i_25_i_i = sitofp i32 %sext_ln1428_152 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 354 'sitofp' 'tmp_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.44ns)   --->   "%select_ln279_54 = select i1 %icmp_ln279_27, float 0x3F65812900000000, float 0x3F44B7EA60000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 355 'select' 'select_ln279_54' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 356 [1/3] (7.89ns)   --->   "%tmp_i_26_i_i = sitofp i32 %sext_ln1428_153 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 356 'sitofp' 'tmp_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.44ns)   --->   "%select_ln279_56 = select i1 %icmp_ln279_28, float 0x3F4C485CA0000000, float 0x3F55CA41C0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 357 'select' 'select_ln279_56' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 358 [1/3] (7.89ns)   --->   "%tmp_i_27_i_i = sitofp i32 %sext_ln1428_154 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 358 'sitofp' 'tmp_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 359 [1/1] (0.44ns)   --->   "%select_ln279_58 = select i1 %icmp_ln279_29, float 0x3F40023180000000, float 0x3F602EFFE0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 359 'select' 'select_ln279_58' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 360 [1/3] (7.89ns)   --->   "%tmp_i_28_i_i = sitofp i32 %sext_ln1428_155 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 360 'sitofp' 'tmp_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.44ns)   --->   "%select_ln279_60 = select i1 %icmp_ln279_30, float 0x3F52DC6AC0000000, float 0x3F425711E0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 361 'select' 'select_ln279_60' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 362 [1/3] (7.89ns)   --->   "%tmp_i_29_i_i = sitofp i32 %sext_ln1428_156 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 362 'sitofp' 'tmp_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.44ns)   --->   "%select_ln279_62 = select i1 %icmp_ln279_31, float 0x3F318DCB40000000, float 0x3F752CFB40000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 363 'select' 'select_ln279_62' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 364 [1/3] (7.89ns)   --->   "%tmp_i_30_i_i = sitofp i32 %sext_ln1428_157 to float" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 364 'sitofp' 'tmp_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 7.89> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 365 [2/2] (8.41ns)   --->   "%tmp_i_i_i_674 = fmul float %tmp_i_i_i, %select_ln279" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 365 'fmul' 'tmp_i_i_i_674' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 366 [2/2] (8.41ns)   --->   "%tmp_i_1_i_i_675 = fmul float %tmp_i_1_i_i, %select_ln279_2" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 366 'fmul' 'tmp_i_1_i_i_675' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [2/2] (8.41ns)   --->   "%tmp_i_2_i_i_676 = fmul float %tmp_i_2_i_i, %select_ln279_4" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 367 'fmul' 'tmp_i_2_i_i_676' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 368 [2/2] (8.41ns)   --->   "%tmp_i_3_i_i_677 = fmul float %tmp_i_3_i_i, %select_ln279_6" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 368 'fmul' 'tmp_i_3_i_i_677' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [2/2] (8.41ns)   --->   "%tmp_i_4_i_i_678 = fmul float %tmp_i_4_i_i, %select_ln279_8" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 369 'fmul' 'tmp_i_4_i_i_678' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [2/2] (8.41ns)   --->   "%tmp_i_5_i_i_679 = fmul float %tmp_i_5_i_i, %select_ln279_10" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 370 'fmul' 'tmp_i_5_i_i_679' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [2/2] (8.41ns)   --->   "%tmp_i_6_i_i_680 = fmul float %tmp_i_6_i_i, %select_ln279_12" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 371 'fmul' 'tmp_i_6_i_i_680' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [2/2] (8.41ns)   --->   "%tmp_i_7_i_i_681 = fmul float %tmp_i_7_i_i, %select_ln279_14" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 372 'fmul' 'tmp_i_7_i_i_681' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [2/2] (8.41ns)   --->   "%tmp_i_8_i_i_682 = fmul float %tmp_i_8_i_i, %select_ln279_16" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 373 'fmul' 'tmp_i_8_i_i_682' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 374 [2/2] (8.41ns)   --->   "%tmp_i_9_i_i_683 = fmul float %tmp_i_9_i_i, %select_ln279_18" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 374 'fmul' 'tmp_i_9_i_i_683' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [2/2] (8.41ns)   --->   "%tmp_i_i_i_685 = fmul float %tmp_i_i_i_684, %select_ln279_20" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 375 'fmul' 'tmp_i_i_i_685' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [2/2] (8.41ns)   --->   "%tmp_i_10_i_i_688 = fmul float %tmp_i_10_i_i, %select_ln279_22" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 376 'fmul' 'tmp_i_10_i_i_688' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [2/2] (8.41ns)   --->   "%tmp_i_11_i_i_689 = fmul float %tmp_i_11_i_i, %select_ln279_24" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 377 'fmul' 'tmp_i_11_i_i_689' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [2/2] (8.41ns)   --->   "%tmp_i_12_i_i = fmul float %select_ln1428, %select_ln279_26" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 378 'fmul' 'tmp_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [2/2] (8.41ns)   --->   "%tmp_i_13_i_i_690 = fmul float %tmp_i_13_i_i, %select_ln279_28" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 379 'fmul' 'tmp_i_13_i_i_690' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 380 [2/2] (8.41ns)   --->   "%tmp_i_14_i_i_691 = fmul float %tmp_i_14_i_i, %select_ln279_30" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 380 'fmul' 'tmp_i_14_i_i_691' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [2/2] (8.41ns)   --->   "%tmp_i_15_i_i_692 = fmul float %tmp_i_15_i_i, %select_ln279_32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 381 'fmul' 'tmp_i_15_i_i_692' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [2/2] (8.41ns)   --->   "%tmp_i_16_i_i_693 = fmul float %tmp_i_16_i_i, %select_ln279_34" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 382 'fmul' 'tmp_i_16_i_i_693' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 383 [2/2] (8.41ns)   --->   "%tmp_i_17_i_i_694 = fmul float %tmp_i_17_i_i, %select_ln279_36" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 383 'fmul' 'tmp_i_17_i_i_694' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [2/2] (8.41ns)   --->   "%tmp_i_18_i_i_695 = fmul float %tmp_i_18_i_i, %select_ln279_38" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 384 'fmul' 'tmp_i_18_i_i_695' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [2/2] (8.41ns)   --->   "%tmp_i_19_i_i_696 = fmul float %tmp_i_19_i_i, %select_ln279_40" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 385 'fmul' 'tmp_i_19_i_i_696' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [2/2] (8.41ns)   --->   "%tmp_i_20_i_i_697 = fmul float %tmp_i_20_i_i, %select_ln279_42" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 386 'fmul' 'tmp_i_20_i_i_697' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 387 [2/2] (8.41ns)   --->   "%tmp_i_21_i_i_698 = fmul float %tmp_i_21_i_i, %select_ln279_44" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 387 'fmul' 'tmp_i_21_i_i_698' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [2/2] (8.41ns)   --->   "%tmp_i_22_i_i_699 = fmul float %tmp_i_22_i_i, %select_ln279_46" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 388 'fmul' 'tmp_i_22_i_i_699' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 389 [2/2] (8.41ns)   --->   "%tmp_i_23_i_i_700 = fmul float %tmp_i_23_i_i, %select_ln279_48" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 389 'fmul' 'tmp_i_23_i_i_700' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [2/2] (8.41ns)   --->   "%tmp_i_24_i_i_701 = fmul float %tmp_i_24_i_i, %select_ln279_50" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 390 'fmul' 'tmp_i_24_i_i_701' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 391 [2/2] (8.41ns)   --->   "%tmp_i_25_i_i_702 = fmul float %tmp_i_25_i_i, %select_ln279_52" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 391 'fmul' 'tmp_i_25_i_i_702' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 392 [2/2] (8.41ns)   --->   "%tmp_i_26_i_i_703 = fmul float %tmp_i_26_i_i, %select_ln279_54" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 392 'fmul' 'tmp_i_26_i_i_703' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [2/2] (8.41ns)   --->   "%tmp_i_27_i_i_704 = fmul float %tmp_i_27_i_i, %select_ln279_56" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 393 'fmul' 'tmp_i_27_i_i_704' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [2/2] (8.41ns)   --->   "%tmp_i_28_i_i_705 = fmul float %tmp_i_28_i_i, %select_ln279_58" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 394 'fmul' 'tmp_i_28_i_i_705' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 395 [2/2] (8.41ns)   --->   "%tmp_i_29_i_i_706 = fmul float %tmp_i_29_i_i, %select_ln279_60" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 395 'fmul' 'tmp_i_29_i_i_706' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [2/2] (8.41ns)   --->   "%tmp_i_30_i_i_707 = fmul float %tmp_i_30_i_i, %select_ln279_62" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 396 'fmul' 'tmp_i_30_i_i_707' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 397 [1/2] (8.41ns)   --->   "%tmp_i_i_i_674 = fmul float %tmp_i_i_i, %select_ln279" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 397 'fmul' 'tmp_i_i_i_674' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [1/2] (8.41ns)   --->   "%tmp_i_1_i_i_675 = fmul float %tmp_i_1_i_i, %select_ln279_2" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 398 'fmul' 'tmp_i_1_i_i_675' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/2] (8.41ns)   --->   "%tmp_i_2_i_i_676 = fmul float %tmp_i_2_i_i, %select_ln279_4" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 399 'fmul' 'tmp_i_2_i_i_676' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/2] (8.41ns)   --->   "%tmp_i_3_i_i_677 = fmul float %tmp_i_3_i_i, %select_ln279_6" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 400 'fmul' 'tmp_i_3_i_i_677' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [1/2] (8.41ns)   --->   "%tmp_i_4_i_i_678 = fmul float %tmp_i_4_i_i, %select_ln279_8" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 401 'fmul' 'tmp_i_4_i_i_678' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/2] (8.41ns)   --->   "%tmp_i_5_i_i_679 = fmul float %tmp_i_5_i_i, %select_ln279_10" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 402 'fmul' 'tmp_i_5_i_i_679' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [1/2] (8.41ns)   --->   "%tmp_i_6_i_i_680 = fmul float %tmp_i_6_i_i, %select_ln279_12" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 403 'fmul' 'tmp_i_6_i_i_680' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [1/2] (8.41ns)   --->   "%tmp_i_7_i_i_681 = fmul float %tmp_i_7_i_i, %select_ln279_14" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 404 'fmul' 'tmp_i_7_i_i_681' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/2] (8.41ns)   --->   "%tmp_i_8_i_i_682 = fmul float %tmp_i_8_i_i, %select_ln279_16" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 405 'fmul' 'tmp_i_8_i_i_682' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [1/2] (8.41ns)   --->   "%tmp_i_9_i_i_683 = fmul float %tmp_i_9_i_i, %select_ln279_18" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 406 'fmul' 'tmp_i_9_i_i_683' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/2] (8.41ns)   --->   "%tmp_i_i_i_685 = fmul float %tmp_i_i_i_684, %select_ln279_20" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 407 'fmul' 'tmp_i_i_i_685' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [1/2] (8.41ns)   --->   "%tmp_i_10_i_i_688 = fmul float %tmp_i_10_i_i, %select_ln279_22" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 408 'fmul' 'tmp_i_10_i_i_688' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 409 [1/2] (8.41ns)   --->   "%tmp_i_11_i_i_689 = fmul float %tmp_i_11_i_i, %select_ln279_24" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 409 'fmul' 'tmp_i_11_i_i_689' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [1/2] (8.41ns)   --->   "%tmp_i_12_i_i = fmul float %select_ln1428, %select_ln279_26" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 410 'fmul' 'tmp_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [1/2] (8.41ns)   --->   "%tmp_i_13_i_i_690 = fmul float %tmp_i_13_i_i, %select_ln279_28" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 411 'fmul' 'tmp_i_13_i_i_690' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/2] (8.41ns)   --->   "%tmp_i_14_i_i_691 = fmul float %tmp_i_14_i_i, %select_ln279_30" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 412 'fmul' 'tmp_i_14_i_i_691' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [1/2] (8.41ns)   --->   "%tmp_i_15_i_i_692 = fmul float %tmp_i_15_i_i, %select_ln279_32" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 413 'fmul' 'tmp_i_15_i_i_692' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/2] (8.41ns)   --->   "%tmp_i_16_i_i_693 = fmul float %tmp_i_16_i_i, %select_ln279_34" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 414 'fmul' 'tmp_i_16_i_i_693' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/2] (8.41ns)   --->   "%tmp_i_17_i_i_694 = fmul float %tmp_i_17_i_i, %select_ln279_36" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 415 'fmul' 'tmp_i_17_i_i_694' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [1/2] (8.41ns)   --->   "%tmp_i_18_i_i_695 = fmul float %tmp_i_18_i_i, %select_ln279_38" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 416 'fmul' 'tmp_i_18_i_i_695' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/2] (8.41ns)   --->   "%tmp_i_19_i_i_696 = fmul float %tmp_i_19_i_i, %select_ln279_40" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 417 'fmul' 'tmp_i_19_i_i_696' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/2] (8.41ns)   --->   "%tmp_i_20_i_i_697 = fmul float %tmp_i_20_i_i, %select_ln279_42" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 418 'fmul' 'tmp_i_20_i_i_697' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 419 [1/2] (8.41ns)   --->   "%tmp_i_21_i_i_698 = fmul float %tmp_i_21_i_i, %select_ln279_44" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 419 'fmul' 'tmp_i_21_i_i_698' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 420 [1/2] (8.41ns)   --->   "%tmp_i_22_i_i_699 = fmul float %tmp_i_22_i_i, %select_ln279_46" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 420 'fmul' 'tmp_i_22_i_i_699' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 421 [1/2] (8.41ns)   --->   "%tmp_i_23_i_i_700 = fmul float %tmp_i_23_i_i, %select_ln279_48" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 421 'fmul' 'tmp_i_23_i_i_700' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/2] (8.41ns)   --->   "%tmp_i_24_i_i_701 = fmul float %tmp_i_24_i_i, %select_ln279_50" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 422 'fmul' 'tmp_i_24_i_i_701' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 423 [1/2] (8.41ns)   --->   "%tmp_i_25_i_i_702 = fmul float %tmp_i_25_i_i, %select_ln279_52" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 423 'fmul' 'tmp_i_25_i_i_702' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/2] (8.41ns)   --->   "%tmp_i_26_i_i_703 = fmul float %tmp_i_26_i_i, %select_ln279_54" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 424 'fmul' 'tmp_i_26_i_i_703' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [1/2] (8.41ns)   --->   "%tmp_i_27_i_i_704 = fmul float %tmp_i_27_i_i, %select_ln279_56" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 425 'fmul' 'tmp_i_27_i_i_704' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 426 [1/2] (8.41ns)   --->   "%tmp_i_28_i_i_705 = fmul float %tmp_i_28_i_i, %select_ln279_58" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 426 'fmul' 'tmp_i_28_i_i_705' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 427 [1/2] (8.41ns)   --->   "%tmp_i_29_i_i_706 = fmul float %tmp_i_29_i_i, %select_ln279_60" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 427 'fmul' 'tmp_i_29_i_i_706' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 428 [1/2] (8.41ns)   --->   "%tmp_i_30_i_i_707 = fmul float %tmp_i_30_i_i, %select_ln279_62" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 428 'fmul' 'tmp_i_30_i_i_707' <Predicate = (!icmp_ln274)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 429 [1/1] (0.44ns)   --->   "%select_ln279_1 = select i1 %icmp_ln279, float 0x40286271E0000000, float 0x4044F7CFC0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 429 'select' 'select_ln279_1' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 430 [4/4] (6.43ns)   --->   "%tmp_1_i_i_i = fadd float %tmp_i_i_i_674, %select_ln279_1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 430 'fadd' 'tmp_1_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.44ns)   --->   "%select_ln279_3 = select i1 %icmp_ln279_1, float 0x4040B4DAA0000000, float 0x402D496220000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 431 'select' 'select_ln279_3' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 432 [4/4] (6.43ns)   --->   "%tmp_1_i_1_i_i = fadd float %tmp_i_1_i_i_675, %select_ln279_3" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 432 'fadd' 'tmp_1_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [1/1] (0.44ns)   --->   "%select_ln279_5 = select i1 %icmp_ln279_2, float 0x3FE3A2C220000000, float 0x4032461D00000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 433 'select' 'select_ln279_5' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 434 [4/4] (6.43ns)   --->   "%tmp_1_i_2_i_i = fadd float %tmp_i_2_i_i_676, %select_ln279_5" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 434 'fadd' 'tmp_1_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.44ns)   --->   "%select_ln279_7 = select i1 %icmp_ln279_3, float 0x401D179540000000, float 0x403EF286E0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 435 'select' 'select_ln279_7' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 436 [4/4] (6.43ns)   --->   "%tmp_1_i_3_i_i = fadd float %tmp_i_3_i_i_677, %select_ln279_7" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 436 'fadd' 'tmp_1_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 437 [1/1] (0.44ns)   --->   "%select_ln279_9 = select i1 %icmp_ln279_4, float 0x402387CEE0000000, float 0x402046A680000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 437 'select' 'select_ln279_9' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 438 [4/4] (6.43ns)   --->   "%tmp_1_i_4_i_i = fadd float %tmp_i_4_i_i_678, %select_ln279_9" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 438 'fadd' 'tmp_1_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [1/1] (0.44ns)   --->   "%select_ln279_11 = select i1 %icmp_ln279_5, float 0x40200A4C80000000, float 0x4022F2ABA0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 439 'select' 'select_ln279_11' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 440 [4/4] (6.43ns)   --->   "%tmp_1_i_5_i_i = fadd float %tmp_i_5_i_i_679, %select_ln279_11" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 440 'fadd' 'tmp_1_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [1/1] (0.44ns)   --->   "%select_ln279_13 = select i1 %icmp_ln279_6, float 0x4022E7E640000000, float 0x4025088E40000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 441 'select' 'select_ln279_13' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 442 [4/4] (6.43ns)   --->   "%tmp_1_i_6_i_i = fadd float %tmp_i_6_i_i_680, %select_ln279_13" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 442 'fadd' 'tmp_1_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.44ns)   --->   "%select_ln279_15 = select i1 %icmp_ln279_7, float 0x4024A380A0000000, float 0x4022B7DA20000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 443 'select' 'select_ln279_15' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 444 [4/4] (6.43ns)   --->   "%tmp_1_i_7_i_i = fadd float %tmp_i_7_i_i_681, %select_ln279_15" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 444 'fadd' 'tmp_1_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (0.44ns)   --->   "%select_ln279_17 = select i1 %icmp_ln279_8, float 0x4029315AA0000000, float 0x4045D7B8A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 445 'select' 'select_ln279_17' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 446 [4/4] (6.43ns)   --->   "%tmp_1_i_8_i_i = fadd float %tmp_i_8_i_i_682, %select_ln279_17" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 446 'fadd' 'tmp_1_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.44ns)   --->   "%select_ln279_19 = select i1 %icmp_ln279_9, float 0x4025A3DD60000000, float 0x4029C29E20000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 447 'select' 'select_ln279_19' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 448 [4/4] (6.43ns)   --->   "%tmp_1_i_9_i_i = fadd float %tmp_i_9_i_i_683, %select_ln279_19" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 448 'fadd' 'tmp_1_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/1] (0.44ns)   --->   "%select_ln279_21 = select i1 %icmp_ln279_10, float 0x401BF09820000000, float 0xC0379D7E40000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 449 'select' 'select_ln279_21' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 450 [4/4] (6.43ns)   --->   "%tmp_1_i_i_i_686 = fadd float %tmp_i_i_i_685, %select_ln279_21" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 450 'fadd' 'tmp_1_i_i_i_686' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.44ns)   --->   "%select_ln279_23 = select i1 %icmp_ln279_11, float 0xC02743ED80000000, float 0x4046FA20E0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 451 'select' 'select_ln279_23' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 452 [4/4] (6.43ns)   --->   "%tmp_1_i_10_i_i = fadd float %tmp_i_10_i_i_688, %select_ln279_23" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 452 'fadd' 'tmp_1_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 453 [1/1] (0.44ns)   --->   "%select_ln279_25 = select i1 %icmp_ln279_12, float 0x4020609A20000000, float 0xC0349F6AC0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 453 'select' 'select_ln279_25' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 454 [4/4] (6.43ns)   --->   "%tmp_1_i_11_i_i = fadd float %tmp_i_11_i_i_689, %select_ln279_25" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 454 'fadd' 'tmp_1_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.44ns)   --->   "%select_ln279_27 = select i1 %icmp_ln279_13, float 0xBEC1D7EC40000000, float 0x402AEEF200000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 455 'select' 'select_ln279_27' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 456 [4/4] (6.43ns)   --->   "%tmp_1_i_12_i_i = fadd float %tmp_i_12_i_i, %select_ln279_27" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 456 'fadd' 'tmp_1_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 457 [1/1] (0.44ns)   --->   "%select_ln279_29 = select i1 %icmp_ln279_14, float 0x402B2BA460000000, float 0x40239FD040000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 457 'select' 'select_ln279_29' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 458 [4/4] (6.43ns)   --->   "%tmp_1_i_13_i_i = fadd float %tmp_i_13_i_i_690, %select_ln279_29" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 458 'fadd' 'tmp_1_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 459 [1/1] (0.44ns)   --->   "%select_ln279_31 = select i1 %icmp_ln279_15, float 0x4026283500000000, float 0x4031E159A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 459 'select' 'select_ln279_31' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 460 [4/4] (6.43ns)   --->   "%tmp_1_i_14_i_i = fadd float %tmp_i_14_i_i_691, %select_ln279_31" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 460 'fadd' 'tmp_1_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [1/1] (0.44ns)   --->   "%select_ln279_33 = select i1 %icmp_ln279_16, float 0x403DD72520000000, float 0xC02EB6F7A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 461 'select' 'select_ln279_33' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 462 [4/4] (6.43ns)   --->   "%tmp_1_i_15_i_i = fadd float %tmp_i_15_i_i_692, %select_ln279_33" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 462 'fadd' 'tmp_1_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.44ns)   --->   "%select_ln279_35 = select i1 %icmp_ln279_17, float 0x4026D15340000000, float 0x4028A40080000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 463 'select' 'select_ln279_35' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 464 [4/4] (6.43ns)   --->   "%tmp_1_i_16_i_i = fadd float %tmp_i_16_i_i_693, %select_ln279_35" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 464 'fadd' 'tmp_1_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 465 [1/1] (0.44ns)   --->   "%select_ln279_37 = select i1 %icmp_ln279_18, float 0x40285EA040000000, float 0x402C65F560000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 465 'select' 'select_ln279_37' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 466 [4/4] (6.43ns)   --->   "%tmp_1_i_17_i_i = fadd float %tmp_i_17_i_i_694, %select_ln279_37" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 466 'fadd' 'tmp_1_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 467 [1/1] (0.44ns)   --->   "%select_ln279_39 = select i1 %icmp_ln279_19, float 0x40398F96A0000000, float 0x4009005420000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 467 'select' 'select_ln279_39' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 468 [4/4] (6.43ns)   --->   "%tmp_1_i_18_i_i = fadd float %tmp_i_18_i_i_695, %select_ln279_39" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 468 'fadd' 'tmp_1_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 469 [1/1] (0.44ns)   --->   "%select_ln279_41 = select i1 %icmp_ln279_20, float 0x4029C45080000000, float 0xC03B573820000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 469 'select' 'select_ln279_41' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 470 [4/4] (6.43ns)   --->   "%tmp_1_i_19_i_i = fadd float %tmp_i_19_i_i_696, %select_ln279_41" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 470 'fadd' 'tmp_1_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 471 [1/1] (0.44ns)   --->   "%select_ln279_43 = select i1 %icmp_ln279_21, float 0x4026325C00000000, float 0x40211A03A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 471 'select' 'select_ln279_43' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 472 [4/4] (6.43ns)   --->   "%tmp_1_i_20_i_i = fadd float %tmp_i_20_i_i_697, %select_ln279_43" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 472 'fadd' 'tmp_1_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 473 [1/1] (0.44ns)   --->   "%select_ln279_45 = select i1 %icmp_ln279_22, float 0x402776D060000000, float 0x402369A1A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 473 'select' 'select_ln279_45' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 474 [4/4] (6.43ns)   --->   "%tmp_1_i_21_i_i = fadd float %tmp_i_21_i_i_698, %select_ln279_45" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 474 'fadd' 'tmp_1_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 475 [1/1] (0.44ns)   --->   "%select_ln279_47 = select i1 %icmp_ln279_23, float 0x4041C7FF20000000, float 0x402E7F7C80000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 475 'select' 'select_ln279_47' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 476 [4/4] (6.43ns)   --->   "%tmp_1_i_22_i_i = fadd float %tmp_i_22_i_i_699, %select_ln279_47" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 476 'fadd' 'tmp_1_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.44ns)   --->   "%select_ln279_49 = select i1 %icmp_ln279_24, float 0x40289D5FC0000000, float 0x40367B6200000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 477 'select' 'select_ln279_49' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 478 [4/4] (6.43ns)   --->   "%tmp_1_i_23_i_i = fadd float %tmp_i_23_i_i_700, %select_ln279_49" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 478 'fadd' 'tmp_1_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 479 [1/1] (0.44ns)   --->   "%select_ln279_51 = select i1 %icmp_ln279_25, float 0x4041E5FA80000000, float 0xC014F75BA0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 479 'select' 'select_ln279_51' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 480 [4/4] (6.43ns)   --->   "%tmp_1_i_24_i_i = fadd float %tmp_i_24_i_i_701, %select_ln279_51" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 480 'fadd' 'tmp_1_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.44ns)   --->   "%select_ln279_53 = select i1 %icmp_ln279_26, float 0x40265DE260000000, float 0xC03112AA40000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 481 'select' 'select_ln279_53' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 482 [4/4] (6.43ns)   --->   "%tmp_1_i_25_i_i = fadd float %tmp_i_25_i_i_702, %select_ln279_53" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 482 'fadd' 'tmp_1_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.44ns)   --->   "%select_ln279_55 = select i1 %icmp_ln279_27, float 0x4024EFAA60000000, float 0xBFF600B7A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 483 'select' 'select_ln279_55' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 484 [4/4] (6.43ns)   --->   "%tmp_1_i_26_i_i = fadd float %tmp_i_26_i_i_703, %select_ln279_55" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 484 'fadd' 'tmp_1_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.44ns)   --->   "%select_ln279_57 = select i1 %icmp_ln279_28, float 0x4017FCD420000000, float 0x4013308AC0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 485 'select' 'select_ln279_57' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 486 [4/4] (6.43ns)   --->   "%tmp_1_i_27_i_i = fadd float %tmp_i_27_i_i_704, %select_ln279_57" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 486 'fadd' 'tmp_1_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.44ns)   --->   "%select_ln279_59 = select i1 %icmp_ln279_29, float 0x4031ED6560000000, float 0x4023919AC0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 487 'select' 'select_ln279_59' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 488 [4/4] (6.43ns)   --->   "%tmp_1_i_28_i_i = fadd float %tmp_i_28_i_i_705, %select_ln279_59" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 488 'fadd' 'tmp_1_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.44ns)   --->   "%select_ln279_61 = select i1 %icmp_ln279_30, float 0x401AEA8E20000000, float 0x40468C92A0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 489 'select' 'select_ln279_61' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 490 [4/4] (6.43ns)   --->   "%tmp_1_i_29_i_i = fadd float %tmp_i_29_i_i_706, %select_ln279_61" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 490 'fadd' 'tmp_1_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 491 [1/1] (0.44ns)   --->   "%select_ln279_63 = select i1 %icmp_ln279_31, float 0x4002BBC820000000, float 0x402B374EE0000000" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 491 'select' 'select_ln279_63' <Predicate = (!icmp_ln274)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 492 [4/4] (6.43ns)   --->   "%tmp_1_i_30_i_i = fadd float %tmp_i_30_i_i_707, %select_ln279_63" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 492 'fadd' 'tmp_1_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 493 [3/4] (6.43ns)   --->   "%tmp_1_i_i_i = fadd float %tmp_i_i_i_674, %select_ln279_1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 493 'fadd' 'tmp_1_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 494 [3/4] (6.43ns)   --->   "%tmp_1_i_1_i_i = fadd float %tmp_i_1_i_i_675, %select_ln279_3" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 494 'fadd' 'tmp_1_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 495 [3/4] (6.43ns)   --->   "%tmp_1_i_2_i_i = fadd float %tmp_i_2_i_i_676, %select_ln279_5" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 495 'fadd' 'tmp_1_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 496 [3/4] (6.43ns)   --->   "%tmp_1_i_3_i_i = fadd float %tmp_i_3_i_i_677, %select_ln279_7" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 496 'fadd' 'tmp_1_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 497 [3/4] (6.43ns)   --->   "%tmp_1_i_4_i_i = fadd float %tmp_i_4_i_i_678, %select_ln279_9" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 497 'fadd' 'tmp_1_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 498 [3/4] (6.43ns)   --->   "%tmp_1_i_5_i_i = fadd float %tmp_i_5_i_i_679, %select_ln279_11" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 498 'fadd' 'tmp_1_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 499 [3/4] (6.43ns)   --->   "%tmp_1_i_6_i_i = fadd float %tmp_i_6_i_i_680, %select_ln279_13" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 499 'fadd' 'tmp_1_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [3/4] (6.43ns)   --->   "%tmp_1_i_7_i_i = fadd float %tmp_i_7_i_i_681, %select_ln279_15" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 500 'fadd' 'tmp_1_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 501 [3/4] (6.43ns)   --->   "%tmp_1_i_8_i_i = fadd float %tmp_i_8_i_i_682, %select_ln279_17" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 501 'fadd' 'tmp_1_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 502 [3/4] (6.43ns)   --->   "%tmp_1_i_9_i_i = fadd float %tmp_i_9_i_i_683, %select_ln279_19" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 502 'fadd' 'tmp_1_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 503 [3/4] (6.43ns)   --->   "%tmp_1_i_i_i_686 = fadd float %tmp_i_i_i_685, %select_ln279_21" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 503 'fadd' 'tmp_1_i_i_i_686' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 504 [3/4] (6.43ns)   --->   "%tmp_1_i_10_i_i = fadd float %tmp_i_10_i_i_688, %select_ln279_23" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 504 'fadd' 'tmp_1_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 505 [3/4] (6.43ns)   --->   "%tmp_1_i_11_i_i = fadd float %tmp_i_11_i_i_689, %select_ln279_25" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 505 'fadd' 'tmp_1_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 506 [3/4] (6.43ns)   --->   "%tmp_1_i_12_i_i = fadd float %tmp_i_12_i_i, %select_ln279_27" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 506 'fadd' 'tmp_1_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 507 [3/4] (6.43ns)   --->   "%tmp_1_i_13_i_i = fadd float %tmp_i_13_i_i_690, %select_ln279_29" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 507 'fadd' 'tmp_1_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 508 [3/4] (6.43ns)   --->   "%tmp_1_i_14_i_i = fadd float %tmp_i_14_i_i_691, %select_ln279_31" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 508 'fadd' 'tmp_1_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 509 [3/4] (6.43ns)   --->   "%tmp_1_i_15_i_i = fadd float %tmp_i_15_i_i_692, %select_ln279_33" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 509 'fadd' 'tmp_1_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 510 [3/4] (6.43ns)   --->   "%tmp_1_i_16_i_i = fadd float %tmp_i_16_i_i_693, %select_ln279_35" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 510 'fadd' 'tmp_1_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 511 [3/4] (6.43ns)   --->   "%tmp_1_i_17_i_i = fadd float %tmp_i_17_i_i_694, %select_ln279_37" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 511 'fadd' 'tmp_1_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 512 [3/4] (6.43ns)   --->   "%tmp_1_i_18_i_i = fadd float %tmp_i_18_i_i_695, %select_ln279_39" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 512 'fadd' 'tmp_1_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 513 [3/4] (6.43ns)   --->   "%tmp_1_i_19_i_i = fadd float %tmp_i_19_i_i_696, %select_ln279_41" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 513 'fadd' 'tmp_1_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 514 [3/4] (6.43ns)   --->   "%tmp_1_i_20_i_i = fadd float %tmp_i_20_i_i_697, %select_ln279_43" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 514 'fadd' 'tmp_1_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 515 [3/4] (6.43ns)   --->   "%tmp_1_i_21_i_i = fadd float %tmp_i_21_i_i_698, %select_ln279_45" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 515 'fadd' 'tmp_1_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 516 [3/4] (6.43ns)   --->   "%tmp_1_i_22_i_i = fadd float %tmp_i_22_i_i_699, %select_ln279_47" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 516 'fadd' 'tmp_1_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 517 [3/4] (6.43ns)   --->   "%tmp_1_i_23_i_i = fadd float %tmp_i_23_i_i_700, %select_ln279_49" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 517 'fadd' 'tmp_1_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 518 [3/4] (6.43ns)   --->   "%tmp_1_i_24_i_i = fadd float %tmp_i_24_i_i_701, %select_ln279_51" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 518 'fadd' 'tmp_1_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 519 [3/4] (6.43ns)   --->   "%tmp_1_i_25_i_i = fadd float %tmp_i_25_i_i_702, %select_ln279_53" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 519 'fadd' 'tmp_1_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 520 [3/4] (6.43ns)   --->   "%tmp_1_i_26_i_i = fadd float %tmp_i_26_i_i_703, %select_ln279_55" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 520 'fadd' 'tmp_1_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 521 [3/4] (6.43ns)   --->   "%tmp_1_i_27_i_i = fadd float %tmp_i_27_i_i_704, %select_ln279_57" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 521 'fadd' 'tmp_1_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 522 [3/4] (6.43ns)   --->   "%tmp_1_i_28_i_i = fadd float %tmp_i_28_i_i_705, %select_ln279_59" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 522 'fadd' 'tmp_1_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 523 [3/4] (6.43ns)   --->   "%tmp_1_i_29_i_i = fadd float %tmp_i_29_i_i_706, %select_ln279_61" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 523 'fadd' 'tmp_1_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 524 [3/4] (6.43ns)   --->   "%tmp_1_i_30_i_i = fadd float %tmp_i_30_i_i_707, %select_ln279_63" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 524 'fadd' 'tmp_1_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 525 [2/4] (6.43ns)   --->   "%tmp_1_i_i_i = fadd float %tmp_i_i_i_674, %select_ln279_1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 525 'fadd' 'tmp_1_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 526 [2/4] (6.43ns)   --->   "%tmp_1_i_1_i_i = fadd float %tmp_i_1_i_i_675, %select_ln279_3" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 526 'fadd' 'tmp_1_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 527 [2/4] (6.43ns)   --->   "%tmp_1_i_2_i_i = fadd float %tmp_i_2_i_i_676, %select_ln279_5" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 527 'fadd' 'tmp_1_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 528 [2/4] (6.43ns)   --->   "%tmp_1_i_3_i_i = fadd float %tmp_i_3_i_i_677, %select_ln279_7" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 528 'fadd' 'tmp_1_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 529 [2/4] (6.43ns)   --->   "%tmp_1_i_4_i_i = fadd float %tmp_i_4_i_i_678, %select_ln279_9" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 529 'fadd' 'tmp_1_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 530 [2/4] (6.43ns)   --->   "%tmp_1_i_5_i_i = fadd float %tmp_i_5_i_i_679, %select_ln279_11" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 530 'fadd' 'tmp_1_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 531 [2/4] (6.43ns)   --->   "%tmp_1_i_6_i_i = fadd float %tmp_i_6_i_i_680, %select_ln279_13" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 531 'fadd' 'tmp_1_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 532 [2/4] (6.43ns)   --->   "%tmp_1_i_7_i_i = fadd float %tmp_i_7_i_i_681, %select_ln279_15" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 532 'fadd' 'tmp_1_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 533 [2/4] (6.43ns)   --->   "%tmp_1_i_8_i_i = fadd float %tmp_i_8_i_i_682, %select_ln279_17" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 533 'fadd' 'tmp_1_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 534 [2/4] (6.43ns)   --->   "%tmp_1_i_9_i_i = fadd float %tmp_i_9_i_i_683, %select_ln279_19" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 534 'fadd' 'tmp_1_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 535 [2/4] (6.43ns)   --->   "%tmp_1_i_i_i_686 = fadd float %tmp_i_i_i_685, %select_ln279_21" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 535 'fadd' 'tmp_1_i_i_i_686' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 536 [2/4] (6.43ns)   --->   "%tmp_1_i_10_i_i = fadd float %tmp_i_10_i_i_688, %select_ln279_23" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 536 'fadd' 'tmp_1_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 537 [2/4] (6.43ns)   --->   "%tmp_1_i_11_i_i = fadd float %tmp_i_11_i_i_689, %select_ln279_25" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 537 'fadd' 'tmp_1_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 538 [2/4] (6.43ns)   --->   "%tmp_1_i_12_i_i = fadd float %tmp_i_12_i_i, %select_ln279_27" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 538 'fadd' 'tmp_1_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 539 [2/4] (6.43ns)   --->   "%tmp_1_i_13_i_i = fadd float %tmp_i_13_i_i_690, %select_ln279_29" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 539 'fadd' 'tmp_1_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 540 [2/4] (6.43ns)   --->   "%tmp_1_i_14_i_i = fadd float %tmp_i_14_i_i_691, %select_ln279_31" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 540 'fadd' 'tmp_1_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 541 [2/4] (6.43ns)   --->   "%tmp_1_i_15_i_i = fadd float %tmp_i_15_i_i_692, %select_ln279_33" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 541 'fadd' 'tmp_1_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 542 [2/4] (6.43ns)   --->   "%tmp_1_i_16_i_i = fadd float %tmp_i_16_i_i_693, %select_ln279_35" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 542 'fadd' 'tmp_1_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 543 [2/4] (6.43ns)   --->   "%tmp_1_i_17_i_i = fadd float %tmp_i_17_i_i_694, %select_ln279_37" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 543 'fadd' 'tmp_1_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 544 [2/4] (6.43ns)   --->   "%tmp_1_i_18_i_i = fadd float %tmp_i_18_i_i_695, %select_ln279_39" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 544 'fadd' 'tmp_1_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 545 [2/4] (6.43ns)   --->   "%tmp_1_i_19_i_i = fadd float %tmp_i_19_i_i_696, %select_ln279_41" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 545 'fadd' 'tmp_1_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 546 [2/4] (6.43ns)   --->   "%tmp_1_i_20_i_i = fadd float %tmp_i_20_i_i_697, %select_ln279_43" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 546 'fadd' 'tmp_1_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 547 [2/4] (6.43ns)   --->   "%tmp_1_i_21_i_i = fadd float %tmp_i_21_i_i_698, %select_ln279_45" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 547 'fadd' 'tmp_1_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 548 [2/4] (6.43ns)   --->   "%tmp_1_i_22_i_i = fadd float %tmp_i_22_i_i_699, %select_ln279_47" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 548 'fadd' 'tmp_1_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 549 [2/4] (6.43ns)   --->   "%tmp_1_i_23_i_i = fadd float %tmp_i_23_i_i_700, %select_ln279_49" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 549 'fadd' 'tmp_1_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 550 [2/4] (6.43ns)   --->   "%tmp_1_i_24_i_i = fadd float %tmp_i_24_i_i_701, %select_ln279_51" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 550 'fadd' 'tmp_1_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 551 [2/4] (6.43ns)   --->   "%tmp_1_i_25_i_i = fadd float %tmp_i_25_i_i_702, %select_ln279_53" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 551 'fadd' 'tmp_1_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 552 [2/4] (6.43ns)   --->   "%tmp_1_i_26_i_i = fadd float %tmp_i_26_i_i_703, %select_ln279_55" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 552 'fadd' 'tmp_1_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 553 [2/4] (6.43ns)   --->   "%tmp_1_i_27_i_i = fadd float %tmp_i_27_i_i_704, %select_ln279_57" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 553 'fadd' 'tmp_1_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 554 [2/4] (6.43ns)   --->   "%tmp_1_i_28_i_i = fadd float %tmp_i_28_i_i_705, %select_ln279_59" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 554 'fadd' 'tmp_1_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 555 [2/4] (6.43ns)   --->   "%tmp_1_i_29_i_i = fadd float %tmp_i_29_i_i_706, %select_ln279_61" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 555 'fadd' 'tmp_1_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 556 [2/4] (6.43ns)   --->   "%tmp_1_i_30_i_i = fadd float %tmp_i_30_i_i_707, %select_ln279_63" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 556 'fadd' 'tmp_1_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.67>
ST_13 : Operation 557 [1/4] (6.43ns)   --->   "%tmp_1_i_i_i = fadd float %tmp_i_i_i_674, %select_ln279_1" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 557 'fadd' 'tmp_1_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 558 [2/2] (1.23ns)   --->   "%out_i_i_i = call fastcc float @roundf(float %tmp_1_i_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 558 'call' 'out_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 559 [1/4] (6.43ns)   --->   "%tmp_1_i_1_i_i = fadd float %tmp_i_1_i_i_675, %select_ln279_3" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 559 'fadd' 'tmp_1_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 560 [2/2] (1.23ns)   --->   "%out_i_1_i_i = call fastcc float @roundf(float %tmp_1_i_1_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 560 'call' 'out_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 561 [1/4] (6.43ns)   --->   "%tmp_1_i_2_i_i = fadd float %tmp_i_2_i_i_676, %select_ln279_5" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 561 'fadd' 'tmp_1_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 562 [2/2] (1.23ns)   --->   "%out_i_2_i_i = call fastcc float @roundf(float %tmp_1_i_2_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 562 'call' 'out_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 563 [1/4] (6.43ns)   --->   "%tmp_1_i_3_i_i = fadd float %tmp_i_3_i_i_677, %select_ln279_7" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 563 'fadd' 'tmp_1_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 564 [2/2] (1.23ns)   --->   "%out_i_3_i_i = call fastcc float @roundf(float %tmp_1_i_3_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 564 'call' 'out_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 565 [1/4] (6.43ns)   --->   "%tmp_1_i_4_i_i = fadd float %tmp_i_4_i_i_678, %select_ln279_9" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 565 'fadd' 'tmp_1_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 566 [2/2] (1.23ns)   --->   "%out_i_4_i_i = call fastcc float @roundf(float %tmp_1_i_4_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 566 'call' 'out_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 567 [1/4] (6.43ns)   --->   "%tmp_1_i_5_i_i = fadd float %tmp_i_5_i_i_679, %select_ln279_11" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 567 'fadd' 'tmp_1_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 568 [2/2] (1.23ns)   --->   "%out_i_5_i_i = call fastcc float @roundf(float %tmp_1_i_5_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 568 'call' 'out_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 569 [1/4] (6.43ns)   --->   "%tmp_1_i_6_i_i = fadd float %tmp_i_6_i_i_680, %select_ln279_13" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 569 'fadd' 'tmp_1_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 570 [2/2] (1.23ns)   --->   "%out_i_6_i_i = call fastcc float @roundf(float %tmp_1_i_6_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 570 'call' 'out_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 571 [1/4] (6.43ns)   --->   "%tmp_1_i_7_i_i = fadd float %tmp_i_7_i_i_681, %select_ln279_15" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 571 'fadd' 'tmp_1_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 572 [2/2] (1.23ns)   --->   "%out_i_7_i_i = call fastcc float @roundf(float %tmp_1_i_7_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 572 'call' 'out_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 573 [1/4] (6.43ns)   --->   "%tmp_1_i_8_i_i = fadd float %tmp_i_8_i_i_682, %select_ln279_17" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 573 'fadd' 'tmp_1_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 574 [2/2] (1.23ns)   --->   "%out_i_8_i_i = call fastcc float @roundf(float %tmp_1_i_8_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 574 'call' 'out_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 575 [1/4] (6.43ns)   --->   "%tmp_1_i_9_i_i = fadd float %tmp_i_9_i_i_683, %select_ln279_19" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 575 'fadd' 'tmp_1_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 576 [2/2] (1.23ns)   --->   "%out_i_9_i_i = call fastcc float @roundf(float %tmp_1_i_9_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 576 'call' 'out_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 577 [1/4] (6.43ns)   --->   "%tmp_1_i_i_i_686 = fadd float %tmp_i_i_i_685, %select_ln279_21" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 577 'fadd' 'tmp_1_i_i_i_686' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 578 [2/2] (1.23ns)   --->   "%out_i_i_i_687 = call fastcc float @roundf(float %tmp_1_i_i_i_686) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 578 'call' 'out_i_i_i_687' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 579 [1/4] (6.43ns)   --->   "%tmp_1_i_10_i_i = fadd float %tmp_i_10_i_i_688, %select_ln279_23" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 579 'fadd' 'tmp_1_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 580 [2/2] (1.23ns)   --->   "%out_i_10_i_i = call fastcc float @roundf(float %tmp_1_i_10_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 580 'call' 'out_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 581 [1/4] (6.43ns)   --->   "%tmp_1_i_11_i_i = fadd float %tmp_i_11_i_i_689, %select_ln279_25" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 581 'fadd' 'tmp_1_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 582 [2/2] (1.23ns)   --->   "%out_i_11_i_i = call fastcc float @roundf(float %tmp_1_i_11_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 582 'call' 'out_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 583 [1/4] (6.43ns)   --->   "%tmp_1_i_12_i_i = fadd float %tmp_i_12_i_i, %select_ln279_27" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 583 'fadd' 'tmp_1_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 584 [2/2] (1.23ns)   --->   "%out_i_12_i_i = call fastcc float @roundf(float %tmp_1_i_12_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 584 'call' 'out_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 585 [1/4] (6.43ns)   --->   "%tmp_1_i_13_i_i = fadd float %tmp_i_13_i_i_690, %select_ln279_29" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 585 'fadd' 'tmp_1_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 586 [2/2] (1.23ns)   --->   "%out_i_13_i_i = call fastcc float @roundf(float %tmp_1_i_13_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 586 'call' 'out_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 587 [1/4] (6.43ns)   --->   "%tmp_1_i_14_i_i = fadd float %tmp_i_14_i_i_691, %select_ln279_31" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 587 'fadd' 'tmp_1_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 588 [2/2] (1.23ns)   --->   "%out_i_14_i_i = call fastcc float @roundf(float %tmp_1_i_14_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 588 'call' 'out_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 589 [1/4] (6.43ns)   --->   "%tmp_1_i_15_i_i = fadd float %tmp_i_15_i_i_692, %select_ln279_33" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 589 'fadd' 'tmp_1_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 590 [2/2] (1.23ns)   --->   "%out_i_15_i_i = call fastcc float @roundf(float %tmp_1_i_15_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 590 'call' 'out_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 591 [1/4] (6.43ns)   --->   "%tmp_1_i_16_i_i = fadd float %tmp_i_16_i_i_693, %select_ln279_35" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 591 'fadd' 'tmp_1_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 592 [2/2] (1.23ns)   --->   "%out_i_16_i_i = call fastcc float @roundf(float %tmp_1_i_16_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 592 'call' 'out_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 593 [1/4] (6.43ns)   --->   "%tmp_1_i_17_i_i = fadd float %tmp_i_17_i_i_694, %select_ln279_37" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 593 'fadd' 'tmp_1_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 594 [2/2] (1.23ns)   --->   "%out_i_17_i_i = call fastcc float @roundf(float %tmp_1_i_17_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 594 'call' 'out_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 595 [1/4] (6.43ns)   --->   "%tmp_1_i_18_i_i = fadd float %tmp_i_18_i_i_695, %select_ln279_39" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 595 'fadd' 'tmp_1_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 596 [2/2] (1.23ns)   --->   "%out_i_18_i_i = call fastcc float @roundf(float %tmp_1_i_18_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 596 'call' 'out_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 597 [1/4] (6.43ns)   --->   "%tmp_1_i_19_i_i = fadd float %tmp_i_19_i_i_696, %select_ln279_41" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 597 'fadd' 'tmp_1_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 598 [2/2] (1.23ns)   --->   "%out_i_19_i_i = call fastcc float @roundf(float %tmp_1_i_19_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 598 'call' 'out_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 599 [1/4] (6.43ns)   --->   "%tmp_1_i_20_i_i = fadd float %tmp_i_20_i_i_697, %select_ln279_43" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 599 'fadd' 'tmp_1_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 600 [2/2] (1.23ns)   --->   "%out_i_20_i_i = call fastcc float @roundf(float %tmp_1_i_20_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 600 'call' 'out_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 601 [1/4] (6.43ns)   --->   "%tmp_1_i_21_i_i = fadd float %tmp_i_21_i_i_698, %select_ln279_45" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 601 'fadd' 'tmp_1_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 602 [2/2] (1.23ns)   --->   "%out_i_21_i_i = call fastcc float @roundf(float %tmp_1_i_21_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 602 'call' 'out_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 603 [1/4] (6.43ns)   --->   "%tmp_1_i_22_i_i = fadd float %tmp_i_22_i_i_699, %select_ln279_47" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 603 'fadd' 'tmp_1_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 604 [2/2] (1.23ns)   --->   "%out_i_22_i_i = call fastcc float @roundf(float %tmp_1_i_22_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 604 'call' 'out_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 605 [1/4] (6.43ns)   --->   "%tmp_1_i_23_i_i = fadd float %tmp_i_23_i_i_700, %select_ln279_49" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 605 'fadd' 'tmp_1_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 606 [2/2] (1.23ns)   --->   "%out_i_23_i_i = call fastcc float @roundf(float %tmp_1_i_23_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 606 'call' 'out_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 607 [1/4] (6.43ns)   --->   "%tmp_1_i_24_i_i = fadd float %tmp_i_24_i_i_701, %select_ln279_51" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 607 'fadd' 'tmp_1_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 608 [2/2] (1.23ns)   --->   "%out_i_24_i_i = call fastcc float @roundf(float %tmp_1_i_24_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 608 'call' 'out_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 609 [1/4] (6.43ns)   --->   "%tmp_1_i_25_i_i = fadd float %tmp_i_25_i_i_702, %select_ln279_53" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 609 'fadd' 'tmp_1_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 610 [2/2] (1.23ns)   --->   "%out_i_25_i_i = call fastcc float @roundf(float %tmp_1_i_25_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 610 'call' 'out_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 611 [1/4] (6.43ns)   --->   "%tmp_1_i_26_i_i = fadd float %tmp_i_26_i_i_703, %select_ln279_55" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 611 'fadd' 'tmp_1_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 612 [2/2] (1.23ns)   --->   "%out_i_26_i_i = call fastcc float @roundf(float %tmp_1_i_26_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 612 'call' 'out_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 613 [1/4] (6.43ns)   --->   "%tmp_1_i_27_i_i = fadd float %tmp_i_27_i_i_704, %select_ln279_57" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 613 'fadd' 'tmp_1_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 614 [2/2] (1.23ns)   --->   "%out_i_27_i_i = call fastcc float @roundf(float %tmp_1_i_27_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 614 'call' 'out_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 615 [1/4] (6.43ns)   --->   "%tmp_1_i_28_i_i = fadd float %tmp_i_28_i_i_705, %select_ln279_59" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 615 'fadd' 'tmp_1_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 616 [2/2] (1.23ns)   --->   "%out_i_28_i_i = call fastcc float @roundf(float %tmp_1_i_28_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 616 'call' 'out_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 617 [1/4] (6.43ns)   --->   "%tmp_1_i_29_i_i = fadd float %tmp_i_29_i_i_706, %select_ln279_61" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 617 'fadd' 'tmp_1_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 618 [2/2] (1.23ns)   --->   "%out_i_29_i_i = call fastcc float @roundf(float %tmp_1_i_29_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 618 'call' 'out_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 619 [1/4] (6.43ns)   --->   "%tmp_1_i_30_i_i = fadd float %tmp_i_30_i_i_707, %select_ln279_63" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 619 'fadd' 'tmp_1_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 620 [2/2] (1.23ns)   --->   "%out_i_30_i_i = call fastcc float @roundf(float %tmp_1_i_30_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 620 'call' 'out_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.93>
ST_14 : Operation 621 [1/2] (3.15ns)   --->   "%out_i_i_i = call fastcc float @roundf(float %tmp_1_i_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 621 'call' 'out_i_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 622 [2/2] (2.78ns)   --->   "%tmp_603 = fcmp olt float %out_i_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 622 'fcmp' 'tmp_603' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 623 [2/2] (2.78ns)   --->   "%tmp_604 = fcmp ogt float %out_i_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 623 'fcmp' 'tmp_604' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 624 [1/2] (3.15ns)   --->   "%out_i_1_i_i = call fastcc float @roundf(float %tmp_1_i_1_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 624 'call' 'out_i_1_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 625 [2/2] (2.78ns)   --->   "%tmp_606 = fcmp olt float %out_i_1_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 625 'fcmp' 'tmp_606' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 626 [2/2] (2.78ns)   --->   "%tmp_607 = fcmp ogt float %out_i_1_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 626 'fcmp' 'tmp_607' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 627 [1/2] (3.15ns)   --->   "%out_i_2_i_i = call fastcc float @roundf(float %tmp_1_i_2_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 627 'call' 'out_i_2_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 628 [2/2] (2.78ns)   --->   "%tmp_609 = fcmp olt float %out_i_2_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 628 'fcmp' 'tmp_609' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 629 [2/2] (2.78ns)   --->   "%tmp_610 = fcmp ogt float %out_i_2_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 629 'fcmp' 'tmp_610' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 630 [1/2] (3.15ns)   --->   "%out_i_3_i_i = call fastcc float @roundf(float %tmp_1_i_3_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 630 'call' 'out_i_3_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 631 [2/2] (2.78ns)   --->   "%tmp_612 = fcmp olt float %out_i_3_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 631 'fcmp' 'tmp_612' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 632 [2/2] (2.78ns)   --->   "%tmp_613 = fcmp ogt float %out_i_3_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 632 'fcmp' 'tmp_613' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 633 [1/2] (3.15ns)   --->   "%out_i_4_i_i = call fastcc float @roundf(float %tmp_1_i_4_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 633 'call' 'out_i_4_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 634 [2/2] (2.78ns)   --->   "%tmp_615 = fcmp olt float %out_i_4_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 634 'fcmp' 'tmp_615' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 635 [2/2] (2.78ns)   --->   "%tmp_616 = fcmp ogt float %out_i_4_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 635 'fcmp' 'tmp_616' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 636 [1/2] (3.15ns)   --->   "%out_i_5_i_i = call fastcc float @roundf(float %tmp_1_i_5_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 636 'call' 'out_i_5_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 637 [2/2] (2.78ns)   --->   "%tmp_618 = fcmp olt float %out_i_5_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 637 'fcmp' 'tmp_618' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 638 [2/2] (2.78ns)   --->   "%tmp_619 = fcmp ogt float %out_i_5_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 638 'fcmp' 'tmp_619' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 639 [1/2] (3.15ns)   --->   "%out_i_6_i_i = call fastcc float @roundf(float %tmp_1_i_6_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 639 'call' 'out_i_6_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 640 [2/2] (2.78ns)   --->   "%tmp_621 = fcmp olt float %out_i_6_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 640 'fcmp' 'tmp_621' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 641 [2/2] (2.78ns)   --->   "%tmp_622 = fcmp ogt float %out_i_6_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 641 'fcmp' 'tmp_622' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 642 [1/2] (3.15ns)   --->   "%out_i_7_i_i = call fastcc float @roundf(float %tmp_1_i_7_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 642 'call' 'out_i_7_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 643 [2/2] (2.78ns)   --->   "%tmp_624 = fcmp olt float %out_i_7_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 643 'fcmp' 'tmp_624' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 644 [2/2] (2.78ns)   --->   "%tmp_625 = fcmp ogt float %out_i_7_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 644 'fcmp' 'tmp_625' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 645 [1/2] (3.15ns)   --->   "%out_i_8_i_i = call fastcc float @roundf(float %tmp_1_i_8_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 645 'call' 'out_i_8_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 646 [2/2] (2.78ns)   --->   "%tmp_627 = fcmp olt float %out_i_8_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 646 'fcmp' 'tmp_627' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 647 [2/2] (2.78ns)   --->   "%tmp_628 = fcmp ogt float %out_i_8_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 647 'fcmp' 'tmp_628' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 648 [1/2] (3.15ns)   --->   "%out_i_9_i_i = call fastcc float @roundf(float %tmp_1_i_9_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 648 'call' 'out_i_9_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 649 [2/2] (2.78ns)   --->   "%tmp_630 = fcmp olt float %out_i_9_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 649 'fcmp' 'tmp_630' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 650 [2/2] (2.78ns)   --->   "%tmp_631 = fcmp ogt float %out_i_9_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 650 'fcmp' 'tmp_631' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 651 [1/2] (3.15ns)   --->   "%out_i_i_i_687 = call fastcc float @roundf(float %tmp_1_i_i_i_686) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 651 'call' 'out_i_i_i_687' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 652 [2/2] (2.78ns)   --->   "%tmp_633 = fcmp olt float %out_i_i_i_687, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 652 'fcmp' 'tmp_633' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 653 [2/2] (2.78ns)   --->   "%tmp_634 = fcmp ogt float %out_i_i_i_687, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 653 'fcmp' 'tmp_634' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 654 [1/2] (3.15ns)   --->   "%out_i_10_i_i = call fastcc float @roundf(float %tmp_1_i_10_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 654 'call' 'out_i_10_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 655 [2/2] (2.78ns)   --->   "%tmp_636 = fcmp olt float %out_i_10_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 655 'fcmp' 'tmp_636' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 656 [2/2] (2.78ns)   --->   "%tmp_637 = fcmp ogt float %out_i_10_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 656 'fcmp' 'tmp_637' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 657 [1/2] (3.15ns)   --->   "%out_i_11_i_i = call fastcc float @roundf(float %tmp_1_i_11_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 657 'call' 'out_i_11_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 658 [2/2] (2.78ns)   --->   "%tmp_639 = fcmp olt float %out_i_11_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 658 'fcmp' 'tmp_639' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 659 [2/2] (2.78ns)   --->   "%tmp_640 = fcmp ogt float %out_i_11_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 659 'fcmp' 'tmp_640' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 660 [1/2] (3.15ns)   --->   "%out_i_12_i_i = call fastcc float @roundf(float %tmp_1_i_12_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 660 'call' 'out_i_12_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 661 [2/2] (2.78ns)   --->   "%tmp_642 = fcmp olt float %out_i_12_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 661 'fcmp' 'tmp_642' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 662 [2/2] (2.78ns)   --->   "%tmp_643 = fcmp ogt float %out_i_12_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 662 'fcmp' 'tmp_643' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 663 [1/2] (3.15ns)   --->   "%out_i_13_i_i = call fastcc float @roundf(float %tmp_1_i_13_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 663 'call' 'out_i_13_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 664 [2/2] (2.78ns)   --->   "%tmp_645 = fcmp olt float %out_i_13_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 664 'fcmp' 'tmp_645' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 665 [2/2] (2.78ns)   --->   "%tmp_646 = fcmp ogt float %out_i_13_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 665 'fcmp' 'tmp_646' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 666 [1/2] (3.15ns)   --->   "%out_i_14_i_i = call fastcc float @roundf(float %tmp_1_i_14_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 666 'call' 'out_i_14_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 667 [2/2] (2.78ns)   --->   "%tmp_648 = fcmp olt float %out_i_14_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 667 'fcmp' 'tmp_648' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 668 [2/2] (2.78ns)   --->   "%tmp_649 = fcmp ogt float %out_i_14_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 668 'fcmp' 'tmp_649' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 669 [1/2] (3.15ns)   --->   "%out_i_15_i_i = call fastcc float @roundf(float %tmp_1_i_15_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 669 'call' 'out_i_15_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 670 [2/2] (2.78ns)   --->   "%tmp_651 = fcmp olt float %out_i_15_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 670 'fcmp' 'tmp_651' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 671 [2/2] (2.78ns)   --->   "%tmp_652 = fcmp ogt float %out_i_15_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 671 'fcmp' 'tmp_652' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 672 [1/2] (3.15ns)   --->   "%out_i_16_i_i = call fastcc float @roundf(float %tmp_1_i_16_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 672 'call' 'out_i_16_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 673 [2/2] (2.78ns)   --->   "%tmp_654 = fcmp olt float %out_i_16_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 673 'fcmp' 'tmp_654' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 674 [2/2] (2.78ns)   --->   "%tmp_655 = fcmp ogt float %out_i_16_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 674 'fcmp' 'tmp_655' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 675 [1/2] (3.15ns)   --->   "%out_i_17_i_i = call fastcc float @roundf(float %tmp_1_i_17_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 675 'call' 'out_i_17_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 676 [2/2] (2.78ns)   --->   "%tmp_657 = fcmp olt float %out_i_17_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 676 'fcmp' 'tmp_657' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 677 [2/2] (2.78ns)   --->   "%tmp_658 = fcmp ogt float %out_i_17_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 677 'fcmp' 'tmp_658' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 678 [1/2] (3.15ns)   --->   "%out_i_18_i_i = call fastcc float @roundf(float %tmp_1_i_18_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 678 'call' 'out_i_18_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 679 [2/2] (2.78ns)   --->   "%tmp_660 = fcmp olt float %out_i_18_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 679 'fcmp' 'tmp_660' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 680 [2/2] (2.78ns)   --->   "%tmp_661 = fcmp ogt float %out_i_18_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 680 'fcmp' 'tmp_661' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 681 [1/2] (3.15ns)   --->   "%out_i_19_i_i = call fastcc float @roundf(float %tmp_1_i_19_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 681 'call' 'out_i_19_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 682 [2/2] (2.78ns)   --->   "%tmp_663 = fcmp olt float %out_i_19_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 682 'fcmp' 'tmp_663' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 683 [2/2] (2.78ns)   --->   "%tmp_664 = fcmp ogt float %out_i_19_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 683 'fcmp' 'tmp_664' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 684 [1/2] (3.15ns)   --->   "%out_i_20_i_i = call fastcc float @roundf(float %tmp_1_i_20_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 684 'call' 'out_i_20_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 685 [2/2] (2.78ns)   --->   "%tmp_666 = fcmp olt float %out_i_20_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 685 'fcmp' 'tmp_666' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 686 [2/2] (2.78ns)   --->   "%tmp_667 = fcmp ogt float %out_i_20_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 686 'fcmp' 'tmp_667' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 687 [1/2] (3.15ns)   --->   "%out_i_21_i_i = call fastcc float @roundf(float %tmp_1_i_21_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 687 'call' 'out_i_21_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 688 [2/2] (2.78ns)   --->   "%tmp_669 = fcmp olt float %out_i_21_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 688 'fcmp' 'tmp_669' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 689 [2/2] (2.78ns)   --->   "%tmp_670 = fcmp ogt float %out_i_21_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 689 'fcmp' 'tmp_670' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 690 [1/2] (3.15ns)   --->   "%out_i_22_i_i = call fastcc float @roundf(float %tmp_1_i_22_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 690 'call' 'out_i_22_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 691 [2/2] (2.78ns)   --->   "%tmp_672 = fcmp olt float %out_i_22_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 691 'fcmp' 'tmp_672' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 692 [2/2] (2.78ns)   --->   "%tmp_673 = fcmp ogt float %out_i_22_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 692 'fcmp' 'tmp_673' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 693 [1/2] (3.15ns)   --->   "%out_i_23_i_i = call fastcc float @roundf(float %tmp_1_i_23_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 693 'call' 'out_i_23_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 694 [2/2] (2.78ns)   --->   "%tmp_675 = fcmp olt float %out_i_23_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 694 'fcmp' 'tmp_675' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 695 [2/2] (2.78ns)   --->   "%tmp_676 = fcmp ogt float %out_i_23_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 695 'fcmp' 'tmp_676' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 696 [1/2] (3.15ns)   --->   "%out_i_24_i_i = call fastcc float @roundf(float %tmp_1_i_24_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 696 'call' 'out_i_24_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 697 [2/2] (2.78ns)   --->   "%tmp_678 = fcmp olt float %out_i_24_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 697 'fcmp' 'tmp_678' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 698 [2/2] (2.78ns)   --->   "%tmp_679 = fcmp ogt float %out_i_24_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 698 'fcmp' 'tmp_679' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 699 [1/2] (3.15ns)   --->   "%out_i_25_i_i = call fastcc float @roundf(float %tmp_1_i_25_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 699 'call' 'out_i_25_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 700 [2/2] (2.78ns)   --->   "%tmp_681 = fcmp olt float %out_i_25_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 700 'fcmp' 'tmp_681' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 701 [2/2] (2.78ns)   --->   "%tmp_682 = fcmp ogt float %out_i_25_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 701 'fcmp' 'tmp_682' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 702 [1/2] (3.15ns)   --->   "%out_i_26_i_i = call fastcc float @roundf(float %tmp_1_i_26_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 702 'call' 'out_i_26_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 703 [2/2] (2.78ns)   --->   "%tmp_684 = fcmp olt float %out_i_26_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 703 'fcmp' 'tmp_684' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 704 [2/2] (2.78ns)   --->   "%tmp_685 = fcmp ogt float %out_i_26_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 704 'fcmp' 'tmp_685' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 705 [1/2] (3.15ns)   --->   "%out_i_27_i_i = call fastcc float @roundf(float %tmp_1_i_27_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 705 'call' 'out_i_27_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 706 [2/2] (2.78ns)   --->   "%tmp_687 = fcmp olt float %out_i_27_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 706 'fcmp' 'tmp_687' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 707 [2/2] (2.78ns)   --->   "%tmp_688 = fcmp ogt float %out_i_27_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 707 'fcmp' 'tmp_688' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 708 [1/2] (3.15ns)   --->   "%out_i_28_i_i = call fastcc float @roundf(float %tmp_1_i_28_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 708 'call' 'out_i_28_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 709 [2/2] (2.78ns)   --->   "%tmp_690 = fcmp olt float %out_i_28_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 709 'fcmp' 'tmp_690' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 710 [2/2] (2.78ns)   --->   "%tmp_691 = fcmp ogt float %out_i_28_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 710 'fcmp' 'tmp_691' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 711 [1/2] (3.15ns)   --->   "%out_i_29_i_i = call fastcc float @roundf(float %tmp_1_i_29_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 711 'call' 'out_i_29_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 712 [2/2] (2.78ns)   --->   "%tmp_693 = fcmp olt float %out_i_29_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 712 'fcmp' 'tmp_693' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 713 [2/2] (2.78ns)   --->   "%tmp_694 = fcmp ogt float %out_i_29_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 713 'fcmp' 'tmp_694' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 714 [1/2] (3.15ns)   --->   "%out_i_30_i_i = call fastcc float @roundf(float %tmp_1_i_30_i_i) nounwind readnone" [resnet50_0.cpp:279->resnet50_0.cpp:313]   --->   Operation 714 'call' 'out_i_30_i_i' <Predicate = (!icmp_ln274)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 715 [2/2] (2.78ns)   --->   "%tmp_696 = fcmp olt float %out_i_30_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 715 'fcmp' 'tmp_696' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 716 [2/2] (2.78ns)   --->   "%tmp_697 = fcmp ogt float %out_i_30_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 716 'fcmp' 'tmp_697' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.42>
ST_15 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i2 %ti_0_i_i_i_i to i9" [resnet50_0.cpp:274->resnet50_0.cpp:313]   --->   Operation 717 'zext' 'zext_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_669_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [resnet50_0.cpp:274->resnet50_0.cpp:313]   --->   Operation 718 'specregionbegin' 'tmp_669_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 719 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_0.cpp:275->resnet50_0.cpp:313]   --->   Operation 719 'specpipeline' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 720 [1/1] (0.76ns)   --->   "%add_ln283 = add i9 %zext_ln274, %zext_ln300" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 720 'add' 'add_ln283' <Predicate = (!icmp_ln274)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln283_3 = zext i9 %add_ln283 to i18" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 721 'zext' 'zext_ln283_3' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 722 [1/1] (0.86ns)   --->   "%add_ln283_1 = add i18 %sext_ln283, %zext_ln283_3" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 722 'add' 'add_ln283_1' <Predicate = (!icmp_ln274)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln283_1 = sext i18 %add_ln283_1 to i32" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 723 'sext' 'sext_ln283_1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln283_2 = zext i32 %sext_ln283_1 to i64" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 724 'zext' 'zext_ln283_2' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 725 [1/1] (0.00ns)   --->   "%bitcast_ln280 = bitcast float %out_i_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 725 'bitcast' 'bitcast_ln280' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 726 'partselect' 'tmp_s' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i32 %bitcast_ln280 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 727 'trunc' 'trunc_ln280' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 728 [1/1] (0.84ns)   --->   "%icmp_ln280 = icmp ne i8 %tmp_s, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 728 'icmp' 'icmp_ln280' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 729 [1/1] (1.05ns)   --->   "%icmp_ln280_1 = icmp eq i23 %trunc_ln280, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 729 'icmp' 'icmp_ln280_1' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 730 [1/1] (0.28ns)   --->   "%or_ln280 = or i1 %icmp_ln280_1, %icmp_ln280" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 730 'or' 'or_ln280' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 731 [1/2] (2.78ns)   --->   "%tmp_603 = fcmp olt float %out_i_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 731 'fcmp' 'tmp_603' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 732 [1/1] (0.28ns)   --->   "%and_ln280 = and i1 %or_ln280, %tmp_603" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 732 'and' 'and_ln280' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 733 [1/2] (2.78ns)   --->   "%tmp_604 = fcmp ogt float %out_i_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 733 'fcmp' 'tmp_604' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_1)   --->   "%and_ln281 = and i1 %or_ln280, %tmp_604" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 734 'and' 'and_ln281' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i32 %bitcast_ln280 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 735 'trunc' 'trunc_ln263' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_1)   --->   "%tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 736 'bitselect' 'tmp_699' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i8 %tmp_s to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 737 'zext' 'zext_ln266' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i32 %bitcast_ln280 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 738 'trunc' 'trunc_ln296' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_671_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 739 'bitconcatenate' 'tmp_671_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 740 [1/1] (0.99ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln263, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 740 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 741 [1/1] (0.77ns)   --->   "%sub_ln281 = sub i9 150, %zext_ln266" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 741 'sub' 'sub_ln281' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sub_ln281 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 742 'sext' 'sext_ln281' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 743 [1/1] (0.84ns)   --->   "%icmp_ln282 = icmp eq i8 %tmp_s, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 743 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 744 [1/1] (0.88ns)   --->   "%icmp_ln284 = icmp sgt i9 %sub_ln281, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 744 'icmp' 'icmp_ln284' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 745 [1/1] (0.88ns)   --->   "%icmp_ln285 = icmp slt i9 %sub_ln281, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 745 'icmp' 'icmp_ln285' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 746 [1/1] (0.77ns)   --->   "%sub_ln294 = sub i9 0, %sub_ln281" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 746 'sub' 'sub_ln294' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i9 %sub_ln294 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 747 'trunc' 'trunc_ln294' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 748 [1/1] (0.84ns)   --->   "%icmp_ln295 = icmp slt i8 %trunc_ln294, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 748 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%shl_ln297 = shl i9 %trunc_ln296, %sub_ln294" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 749 'shl' 'shl_ln297' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%select_ln295 = select i1 %icmp_ln295, i9 %shl_ln297, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 750 'select' 'select_ln295' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_671_i_i, %sext_ln281" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 751 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln286 = trunc i24 %lshr_ln286 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 752 'trunc' 'trunc_ln286' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_700 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 753 'bitselect' 'tmp_700' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%select_ln288 = select i1 %tmp_700, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 754 'select' 'select_ln288' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 755 [1/1] (0.28ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 755 'or' 'or_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 756 'xor' 'xor_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %icmp_ln285, %xor_ln282" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 757 'and' 'and_ln285' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285_206 = and i1 %and_ln285, %icmp_ln284" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 758 'and' 'and_ln285_206' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 759 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285_206, i9 %trunc_ln286, i9 %select_ln288" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 759 'select' 'select_ln285' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%select_ln278 = select i1 %icmp_ln278, i9 0, i9 %select_ln285" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 760 'select' 'select_ln278' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 761 'xor' 'xor_ln278' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 762 'and' 'and_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 763 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i9 %trunc_ln296, i9 %select_ln278" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 763 'select' 'select_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 764 'or' 'or_ln284' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 765 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %or_ln284, i9 %select_ln282, i9 %select_ln295" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 765 'select' 'select_ln284' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 766 [1/1] (0.77ns)   --->   "%sub_ln461 = sub i9 0, %select_ln284" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 766 'sub' 'sub_ln461' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_1)   --->   "%select_ln303 = select i1 %tmp_699, i9 %sub_ln461, i9 %select_ln284" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 767 'select' 'select_ln303' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_1)   --->   "%xor_ln280 = xor i1 %and_ln280, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 768 'xor' 'xor_ln280' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 769 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_1 = and i1 %and_ln281, %xor_ln280" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 769 'and' 'and_ln281_1' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_1)   --->   "%select_ln281 = select i1 %and_ln281_1, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 770 'select' 'select_ln281' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_1)   --->   "%or_ln281 = or i1 %and_ln281_1, %and_ln280" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 771 'or' 'or_ln281' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 772 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_1 = select i1 %or_ln281, i9 %select_ln281, i9 %select_ln303" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 772 'select' 'select_ln281_1' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 773 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [25088 x i288]* %output_V, i64 0, i64 %zext_ln283_2" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 773 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 774 [1/1] (0.00ns)   --->   "%bitcast_ln280_1 = bitcast float %out_i_1_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 774 'bitcast' 'bitcast_ln280_1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_605 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_1, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 775 'partselect' 'tmp_605' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln280_1 = trunc i32 %bitcast_ln280_1 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 776 'trunc' 'trunc_ln280_1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 777 [1/1] (0.84ns)   --->   "%icmp_ln280_2 = icmp ne i8 %tmp_605, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 777 'icmp' 'icmp_ln280_2' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 778 [1/1] (1.05ns)   --->   "%icmp_ln280_3 = icmp eq i23 %trunc_ln280_1, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 778 'icmp' 'icmp_ln280_3' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 779 [1/1] (0.28ns)   --->   "%or_ln280_1 = or i1 %icmp_ln280_3, %icmp_ln280_2" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 779 'or' 'or_ln280_1' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 780 [1/2] (2.78ns)   --->   "%tmp_606 = fcmp olt float %out_i_1_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 780 'fcmp' 'tmp_606' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 781 [1/1] (0.28ns)   --->   "%and_ln280_1 = and i1 %or_ln280_1, %tmp_606" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 781 'and' 'and_ln280_1' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 782 [1/2] (2.78ns)   --->   "%tmp_607 = fcmp ogt float %out_i_1_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 782 'fcmp' 'tmp_607' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_3)   --->   "%and_ln281_2 = and i1 %or_ln280_1, %tmp_607" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 783 'and' 'and_ln281_2' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln263_102 = trunc i32 %bitcast_ln280_1 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 784 'trunc' 'trunc_ln263_102' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_3)   --->   "%tmp_701 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_1, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 785 'bitselect' 'tmp_701' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln266_102 = zext i8 %tmp_605 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 786 'zext' 'zext_ln266_102' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln296_102 = trunc i32 %bitcast_ln280_1 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 787 'trunc' 'trunc_ln296_102' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%tmp_679_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_1)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 788 'bitconcatenate' 'tmp_679_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 789 [1/1] (0.99ns)   --->   "%icmp_ln278_64 = icmp eq i31 %trunc_ln263_102, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 789 'icmp' 'icmp_ln278_64' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 790 [1/1] (0.77ns)   --->   "%sub_ln281_102 = sub i9 150, %zext_ln266_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 790 'sub' 'sub_ln281_102' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%sext_ln281_102 = sext i9 %sub_ln281_102 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 791 'sext' 'sext_ln281_102' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 792 [1/1] (0.84ns)   --->   "%icmp_ln282_64 = icmp eq i8 %tmp_605, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 792 'icmp' 'icmp_ln282_64' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 793 [1/1] (0.88ns)   --->   "%icmp_ln284_64 = icmp sgt i9 %sub_ln281_102, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 793 'icmp' 'icmp_ln284_64' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 794 [1/1] (0.88ns)   --->   "%icmp_ln285_64 = icmp slt i9 %sub_ln281_102, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 794 'icmp' 'icmp_ln285_64' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 795 [1/1] (0.77ns)   --->   "%sub_ln294_102 = sub i9 0, %sub_ln281_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 795 'sub' 'sub_ln294_102' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln294_102 = trunc i9 %sub_ln294_102 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 796 'trunc' 'trunc_ln294_102' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 797 [1/1] (0.84ns)   --->   "%icmp_ln295_64 = icmp slt i8 %trunc_ln294_102, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 797 'icmp' 'icmp_ln295_64' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_102)   --->   "%shl_ln297_64 = shl i9 %trunc_ln296_102, %sub_ln294_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 798 'shl' 'shl_ln297_64' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_102)   --->   "%select_ln295_102 = select i1 %icmp_ln295_64, i9 %shl_ln297_64, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 799 'select' 'select_ln295_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%lshr_ln286_102 = lshr i24 %tmp_679_i_i, %sext_ln281_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 800 'lshr' 'lshr_ln286_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%trunc_ln286_102 = trunc i24 %lshr_ln286_102 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 801 'trunc' 'trunc_ln286_102' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_1, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 802 'bitselect' 'tmp_702' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%select_ln288_102 = select i1 %tmp_702, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 803 'select' 'select_ln288_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 804 [1/1] (0.28ns)   --->   "%or_ln282_102 = or i1 %icmp_ln278_64, %icmp_ln282_64" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 804 'or' 'or_ln282_102' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%xor_ln282_102 = xor i1 %or_ln282_102, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 805 'xor' 'xor_ln282_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%and_ln285_207 = and i1 %icmp_ln285_64, %xor_ln282_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 806 'and' 'and_ln285_207' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_102)   --->   "%and_ln285_208 = and i1 %and_ln285_207, %icmp_ln284_64" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 807 'and' 'and_ln285_208' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 808 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_102 = select i1 %and_ln285_208, i9 %trunc_ln286_102, i9 %select_ln288_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 808 'select' 'select_ln285_102' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_102)   --->   "%select_ln278_102 = select i1 %icmp_ln278_64, i9 0, i9 %select_ln285_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 809 'select' 'select_ln278_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_102)   --->   "%xor_ln278_102 = xor i1 %icmp_ln278_64, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 810 'xor' 'xor_ln278_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_102)   --->   "%and_ln282_102 = and i1 %icmp_ln282_64, %xor_ln278_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 811 'and' 'and_ln282_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 812 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_102 = select i1 %and_ln282_102, i9 %trunc_ln296_102, i9 %select_ln278_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 812 'select' 'select_ln282_102' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_102)   --->   "%or_ln284_102 = or i1 %or_ln282_102, %icmp_ln284_64" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 813 'or' 'or_ln284_102' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 814 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_102 = select i1 %or_ln284_102, i9 %select_ln282_102, i9 %select_ln295_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 814 'select' 'select_ln284_102' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 815 [1/1] (0.77ns)   --->   "%sub_ln461_64 = sub i9 0, %select_ln284_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 815 'sub' 'sub_ln461_64' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_3)   --->   "%select_ln303_39 = select i1 %tmp_701, i9 %sub_ln461_64, i9 %select_ln284_102" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 816 'select' 'select_ln303_39' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_3)   --->   "%xor_ln280_1 = xor i1 %and_ln280_1, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 817 'xor' 'xor_ln280_1' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 818 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_3 = and i1 %and_ln281_2, %xor_ln280_1" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 818 'and' 'and_ln281_3' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_3)   --->   "%select_ln281_2 = select i1 %and_ln281_3, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 819 'select' 'select_ln281_2' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_3)   --->   "%or_ln281_1 = or i1 %and_ln281_3, %and_ln280_1" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 820 'or' 'or_ln281_1' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 821 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_3 = select i1 %or_ln281_1, i9 %select_ln281_2, i9 %select_ln303_39" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 821 'select' 'select_ln281_3' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln280_2 = bitcast float %out_i_2_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 822 'bitcast' 'bitcast_ln280_2' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_608 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_2, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 823 'partselect' 'tmp_608' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln280_2 = trunc i32 %bitcast_ln280_2 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 824 'trunc' 'trunc_ln280_2' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 825 [1/1] (0.84ns)   --->   "%icmp_ln280_4 = icmp ne i8 %tmp_608, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 825 'icmp' 'icmp_ln280_4' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 826 [1/1] (1.05ns)   --->   "%icmp_ln280_5 = icmp eq i23 %trunc_ln280_2, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 826 'icmp' 'icmp_ln280_5' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 827 [1/1] (0.28ns)   --->   "%or_ln280_2 = or i1 %icmp_ln280_5, %icmp_ln280_4" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 827 'or' 'or_ln280_2' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 828 [1/2] (2.78ns)   --->   "%tmp_609 = fcmp olt float %out_i_2_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 828 'fcmp' 'tmp_609' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 829 [1/1] (0.28ns)   --->   "%and_ln280_2 = and i1 %or_ln280_2, %tmp_609" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 829 'and' 'and_ln280_2' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 830 [1/2] (2.78ns)   --->   "%tmp_610 = fcmp ogt float %out_i_2_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 830 'fcmp' 'tmp_610' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_5)   --->   "%and_ln281_4 = and i1 %or_ln280_2, %tmp_610" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 831 'and' 'and_ln281_4' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln263_103 = trunc i32 %bitcast_ln280_2 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 832 'trunc' 'trunc_ln263_103' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_5)   --->   "%tmp_703 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_2, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 833 'bitselect' 'tmp_703' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln266_103 = zext i8 %tmp_608 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 834 'zext' 'zext_ln266_103' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln296_103 = trunc i32 %bitcast_ln280_2 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 835 'trunc' 'trunc_ln296_103' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%tmp_681_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_2)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 836 'bitconcatenate' 'tmp_681_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 837 [1/1] (0.99ns)   --->   "%icmp_ln278_65 = icmp eq i31 %trunc_ln263_103, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 837 'icmp' 'icmp_ln278_65' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 838 [1/1] (0.77ns)   --->   "%sub_ln281_103 = sub i9 150, %zext_ln266_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 838 'sub' 'sub_ln281_103' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%sext_ln281_103 = sext i9 %sub_ln281_103 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 839 'sext' 'sext_ln281_103' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 840 [1/1] (0.84ns)   --->   "%icmp_ln282_65 = icmp eq i8 %tmp_608, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 840 'icmp' 'icmp_ln282_65' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 841 [1/1] (0.88ns)   --->   "%icmp_ln284_65 = icmp sgt i9 %sub_ln281_103, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 841 'icmp' 'icmp_ln284_65' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 842 [1/1] (0.88ns)   --->   "%icmp_ln285_65 = icmp slt i9 %sub_ln281_103, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 842 'icmp' 'icmp_ln285_65' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 843 [1/1] (0.77ns)   --->   "%sub_ln294_103 = sub i9 0, %sub_ln281_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 843 'sub' 'sub_ln294_103' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln294_103 = trunc i9 %sub_ln294_103 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 844 'trunc' 'trunc_ln294_103' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 845 [1/1] (0.84ns)   --->   "%icmp_ln295_65 = icmp slt i8 %trunc_ln294_103, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 845 'icmp' 'icmp_ln295_65' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_103)   --->   "%shl_ln297_65 = shl i9 %trunc_ln296_103, %sub_ln294_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 846 'shl' 'shl_ln297_65' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_103)   --->   "%select_ln295_103 = select i1 %icmp_ln295_65, i9 %shl_ln297_65, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 847 'select' 'select_ln295_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%lshr_ln286_103 = lshr i24 %tmp_681_i_i, %sext_ln281_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 848 'lshr' 'lshr_ln286_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%trunc_ln286_103 = trunc i24 %lshr_ln286_103 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 849 'trunc' 'trunc_ln286_103' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%tmp_704 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_2, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 850 'bitselect' 'tmp_704' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%select_ln288_103 = select i1 %tmp_704, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 851 'select' 'select_ln288_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 852 [1/1] (0.28ns)   --->   "%or_ln282_103 = or i1 %icmp_ln278_65, %icmp_ln282_65" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 852 'or' 'or_ln282_103' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%xor_ln282_103 = xor i1 %or_ln282_103, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 853 'xor' 'xor_ln282_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%and_ln285_209 = and i1 %icmp_ln285_65, %xor_ln282_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 854 'and' 'and_ln285_209' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_103)   --->   "%and_ln285_210 = and i1 %and_ln285_209, %icmp_ln284_65" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 855 'and' 'and_ln285_210' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 856 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_103 = select i1 %and_ln285_210, i9 %trunc_ln286_103, i9 %select_ln288_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 856 'select' 'select_ln285_103' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_103)   --->   "%select_ln278_103 = select i1 %icmp_ln278_65, i9 0, i9 %select_ln285_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 857 'select' 'select_ln278_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_103)   --->   "%xor_ln278_103 = xor i1 %icmp_ln278_65, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 858 'xor' 'xor_ln278_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_103)   --->   "%and_ln282_103 = and i1 %icmp_ln282_65, %xor_ln278_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 859 'and' 'and_ln282_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 860 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_103 = select i1 %and_ln282_103, i9 %trunc_ln296_103, i9 %select_ln278_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 860 'select' 'select_ln282_103' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_103)   --->   "%or_ln284_103 = or i1 %or_ln282_103, %icmp_ln284_65" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 861 'or' 'or_ln284_103' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 862 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_103 = select i1 %or_ln284_103, i9 %select_ln282_103, i9 %select_ln295_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 862 'select' 'select_ln284_103' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 863 [1/1] (0.77ns)   --->   "%sub_ln461_65 = sub i9 0, %select_ln284_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 863 'sub' 'sub_ln461_65' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_5)   --->   "%select_ln303_40 = select i1 %tmp_703, i9 %sub_ln461_65, i9 %select_ln284_103" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 864 'select' 'select_ln303_40' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_5)   --->   "%xor_ln280_2 = xor i1 %and_ln280_2, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 865 'xor' 'xor_ln280_2' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 866 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_5 = and i1 %and_ln281_4, %xor_ln280_2" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 866 'and' 'and_ln281_5' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_5)   --->   "%select_ln281_4 = select i1 %and_ln281_5, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 867 'select' 'select_ln281_4' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_5)   --->   "%or_ln281_2 = or i1 %and_ln281_5, %and_ln280_2" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 868 'or' 'or_ln281_2' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 869 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_5 = select i1 %or_ln281_2, i9 %select_ln281_4, i9 %select_ln303_40" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 869 'select' 'select_ln281_5' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 870 [1/1] (0.00ns)   --->   "%bitcast_ln280_3 = bitcast float %out_i_3_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 870 'bitcast' 'bitcast_ln280_3' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_611 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_3, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 871 'partselect' 'tmp_611' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln280_3 = trunc i32 %bitcast_ln280_3 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 872 'trunc' 'trunc_ln280_3' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 873 [1/1] (0.84ns)   --->   "%icmp_ln280_6 = icmp ne i8 %tmp_611, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 873 'icmp' 'icmp_ln280_6' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 874 [1/1] (1.05ns)   --->   "%icmp_ln280_7 = icmp eq i23 %trunc_ln280_3, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 874 'icmp' 'icmp_ln280_7' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 875 [1/1] (0.28ns)   --->   "%or_ln280_3 = or i1 %icmp_ln280_7, %icmp_ln280_6" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 875 'or' 'or_ln280_3' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 876 [1/2] (2.78ns)   --->   "%tmp_612 = fcmp olt float %out_i_3_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 876 'fcmp' 'tmp_612' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 877 [1/1] (0.28ns)   --->   "%and_ln280_3 = and i1 %or_ln280_3, %tmp_612" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 877 'and' 'and_ln280_3' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 878 [1/2] (2.78ns)   --->   "%tmp_613 = fcmp ogt float %out_i_3_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 878 'fcmp' 'tmp_613' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_7)   --->   "%and_ln281_6 = and i1 %or_ln280_3, %tmp_613" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 879 'and' 'and_ln281_6' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln263_104 = trunc i32 %bitcast_ln280_3 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 880 'trunc' 'trunc_ln263_104' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_7)   --->   "%tmp_705 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_3, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 881 'bitselect' 'tmp_705' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln266_104 = zext i8 %tmp_611 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 882 'zext' 'zext_ln266_104' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 883 [1/1] (0.00ns)   --->   "%trunc_ln296_104 = trunc i32 %bitcast_ln280_3 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 883 'trunc' 'trunc_ln296_104' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%tmp_683_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_3)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 884 'bitconcatenate' 'tmp_683_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 885 [1/1] (0.99ns)   --->   "%icmp_ln278_66 = icmp eq i31 %trunc_ln263_104, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 885 'icmp' 'icmp_ln278_66' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 886 [1/1] (0.77ns)   --->   "%sub_ln281_104 = sub i9 150, %zext_ln266_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 886 'sub' 'sub_ln281_104' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%sext_ln281_104 = sext i9 %sub_ln281_104 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 887 'sext' 'sext_ln281_104' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 888 [1/1] (0.84ns)   --->   "%icmp_ln282_66 = icmp eq i8 %tmp_611, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 888 'icmp' 'icmp_ln282_66' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 889 [1/1] (0.88ns)   --->   "%icmp_ln284_66 = icmp sgt i9 %sub_ln281_104, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 889 'icmp' 'icmp_ln284_66' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 890 [1/1] (0.88ns)   --->   "%icmp_ln285_66 = icmp slt i9 %sub_ln281_104, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 890 'icmp' 'icmp_ln285_66' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 891 [1/1] (0.77ns)   --->   "%sub_ln294_104 = sub i9 0, %sub_ln281_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 891 'sub' 'sub_ln294_104' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln294_104 = trunc i9 %sub_ln294_104 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 892 'trunc' 'trunc_ln294_104' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 893 [1/1] (0.84ns)   --->   "%icmp_ln295_66 = icmp slt i8 %trunc_ln294_104, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 893 'icmp' 'icmp_ln295_66' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_104)   --->   "%shl_ln297_66 = shl i9 %trunc_ln296_104, %sub_ln294_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 894 'shl' 'shl_ln297_66' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_104)   --->   "%select_ln295_104 = select i1 %icmp_ln295_66, i9 %shl_ln297_66, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 895 'select' 'select_ln295_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%lshr_ln286_104 = lshr i24 %tmp_683_i_i, %sext_ln281_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 896 'lshr' 'lshr_ln286_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%trunc_ln286_104 = trunc i24 %lshr_ln286_104 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 897 'trunc' 'trunc_ln286_104' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%tmp_706 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_3, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 898 'bitselect' 'tmp_706' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%select_ln288_104 = select i1 %tmp_706, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 899 'select' 'select_ln288_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 900 [1/1] (0.28ns)   --->   "%or_ln282_104 = or i1 %icmp_ln278_66, %icmp_ln282_66" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 900 'or' 'or_ln282_104' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%xor_ln282_104 = xor i1 %or_ln282_104, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 901 'xor' 'xor_ln282_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%and_ln285_211 = and i1 %icmp_ln285_66, %xor_ln282_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 902 'and' 'and_ln285_211' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_104)   --->   "%and_ln285_212 = and i1 %and_ln285_211, %icmp_ln284_66" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 903 'and' 'and_ln285_212' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 904 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_104 = select i1 %and_ln285_212, i9 %trunc_ln286_104, i9 %select_ln288_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 904 'select' 'select_ln285_104' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_104)   --->   "%select_ln278_104 = select i1 %icmp_ln278_66, i9 0, i9 %select_ln285_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 905 'select' 'select_ln278_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_104)   --->   "%xor_ln278_104 = xor i1 %icmp_ln278_66, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 906 'xor' 'xor_ln278_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_104)   --->   "%and_ln282_104 = and i1 %icmp_ln282_66, %xor_ln278_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 907 'and' 'and_ln282_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 908 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_104 = select i1 %and_ln282_104, i9 %trunc_ln296_104, i9 %select_ln278_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 908 'select' 'select_ln282_104' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_104)   --->   "%or_ln284_104 = or i1 %or_ln282_104, %icmp_ln284_66" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 909 'or' 'or_ln284_104' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 910 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_104 = select i1 %or_ln284_104, i9 %select_ln282_104, i9 %select_ln295_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 910 'select' 'select_ln284_104' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 911 [1/1] (0.77ns)   --->   "%sub_ln461_66 = sub i9 0, %select_ln284_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 911 'sub' 'sub_ln461_66' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_7)   --->   "%select_ln303_41 = select i1 %tmp_705, i9 %sub_ln461_66, i9 %select_ln284_104" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 912 'select' 'select_ln303_41' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_7)   --->   "%xor_ln280_3 = xor i1 %and_ln280_3, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 913 'xor' 'xor_ln280_3' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 914 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_7 = and i1 %and_ln281_6, %xor_ln280_3" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 914 'and' 'and_ln281_7' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_7)   --->   "%select_ln281_6 = select i1 %and_ln281_7, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 915 'select' 'select_ln281_6' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_7)   --->   "%or_ln281_3 = or i1 %and_ln281_7, %and_ln280_3" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 916 'or' 'or_ln281_3' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 917 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_7 = select i1 %or_ln281_3, i9 %select_ln281_6, i9 %select_ln303_41" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 917 'select' 'select_ln281_7' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln280_4 = bitcast float %out_i_4_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 918 'bitcast' 'bitcast_ln280_4' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_614 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_4, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 919 'partselect' 'tmp_614' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln280_4 = trunc i32 %bitcast_ln280_4 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 920 'trunc' 'trunc_ln280_4' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 921 [1/1] (0.84ns)   --->   "%icmp_ln280_8 = icmp ne i8 %tmp_614, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 921 'icmp' 'icmp_ln280_8' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 922 [1/1] (1.05ns)   --->   "%icmp_ln280_9 = icmp eq i23 %trunc_ln280_4, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 922 'icmp' 'icmp_ln280_9' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 923 [1/1] (0.28ns)   --->   "%or_ln280_4 = or i1 %icmp_ln280_9, %icmp_ln280_8" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 923 'or' 'or_ln280_4' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 924 [1/2] (2.78ns)   --->   "%tmp_615 = fcmp olt float %out_i_4_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 924 'fcmp' 'tmp_615' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 925 [1/1] (0.28ns)   --->   "%and_ln280_4 = and i1 %or_ln280_4, %tmp_615" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 925 'and' 'and_ln280_4' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 926 [1/2] (2.78ns)   --->   "%tmp_616 = fcmp ogt float %out_i_4_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 926 'fcmp' 'tmp_616' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_9)   --->   "%and_ln281_8 = and i1 %or_ln280_4, %tmp_616" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 927 'and' 'and_ln281_8' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln263_105 = trunc i32 %bitcast_ln280_4 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 928 'trunc' 'trunc_ln263_105' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_9)   --->   "%tmp_707 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_4, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 929 'bitselect' 'tmp_707' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln266_105 = zext i8 %tmp_614 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 930 'zext' 'zext_ln266_105' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln296_105 = trunc i32 %bitcast_ln280_4 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 931 'trunc' 'trunc_ln296_105' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%tmp_685_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_4)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 932 'bitconcatenate' 'tmp_685_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 933 [1/1] (0.99ns)   --->   "%icmp_ln278_67 = icmp eq i31 %trunc_ln263_105, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 933 'icmp' 'icmp_ln278_67' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 934 [1/1] (0.77ns)   --->   "%sub_ln281_105 = sub i9 150, %zext_ln266_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 934 'sub' 'sub_ln281_105' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%sext_ln281_105 = sext i9 %sub_ln281_105 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 935 'sext' 'sext_ln281_105' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 936 [1/1] (0.84ns)   --->   "%icmp_ln282_67 = icmp eq i8 %tmp_614, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 936 'icmp' 'icmp_ln282_67' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 937 [1/1] (0.88ns)   --->   "%icmp_ln284_67 = icmp sgt i9 %sub_ln281_105, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 937 'icmp' 'icmp_ln284_67' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 938 [1/1] (0.88ns)   --->   "%icmp_ln285_67 = icmp slt i9 %sub_ln281_105, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 938 'icmp' 'icmp_ln285_67' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 939 [1/1] (0.77ns)   --->   "%sub_ln294_105 = sub i9 0, %sub_ln281_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 939 'sub' 'sub_ln294_105' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln294_105 = trunc i9 %sub_ln294_105 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 940 'trunc' 'trunc_ln294_105' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 941 [1/1] (0.84ns)   --->   "%icmp_ln295_67 = icmp slt i8 %trunc_ln294_105, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 941 'icmp' 'icmp_ln295_67' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_105)   --->   "%shl_ln297_67 = shl i9 %trunc_ln296_105, %sub_ln294_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 942 'shl' 'shl_ln297_67' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_105)   --->   "%select_ln295_105 = select i1 %icmp_ln295_67, i9 %shl_ln297_67, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 943 'select' 'select_ln295_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%lshr_ln286_105 = lshr i24 %tmp_685_i_i, %sext_ln281_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 944 'lshr' 'lshr_ln286_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%trunc_ln286_105 = trunc i24 %lshr_ln286_105 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 945 'trunc' 'trunc_ln286_105' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%tmp_708 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_4, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 946 'bitselect' 'tmp_708' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%select_ln288_105 = select i1 %tmp_708, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 947 'select' 'select_ln288_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 948 [1/1] (0.28ns)   --->   "%or_ln282_105 = or i1 %icmp_ln278_67, %icmp_ln282_67" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 948 'or' 'or_ln282_105' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%xor_ln282_105 = xor i1 %or_ln282_105, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 949 'xor' 'xor_ln282_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%and_ln285_213 = and i1 %icmp_ln285_67, %xor_ln282_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 950 'and' 'and_ln285_213' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_105)   --->   "%and_ln285_214 = and i1 %and_ln285_213, %icmp_ln284_67" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 951 'and' 'and_ln285_214' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 952 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_105 = select i1 %and_ln285_214, i9 %trunc_ln286_105, i9 %select_ln288_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 952 'select' 'select_ln285_105' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_105)   --->   "%select_ln278_105 = select i1 %icmp_ln278_67, i9 0, i9 %select_ln285_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 953 'select' 'select_ln278_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_105)   --->   "%xor_ln278_105 = xor i1 %icmp_ln278_67, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 954 'xor' 'xor_ln278_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_105)   --->   "%and_ln282_105 = and i1 %icmp_ln282_67, %xor_ln278_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 955 'and' 'and_ln282_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 956 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_105 = select i1 %and_ln282_105, i9 %trunc_ln296_105, i9 %select_ln278_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 956 'select' 'select_ln282_105' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_105)   --->   "%or_ln284_105 = or i1 %or_ln282_105, %icmp_ln284_67" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 957 'or' 'or_ln284_105' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 958 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_105 = select i1 %or_ln284_105, i9 %select_ln282_105, i9 %select_ln295_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 958 'select' 'select_ln284_105' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 959 [1/1] (0.77ns)   --->   "%sub_ln461_67 = sub i9 0, %select_ln284_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 959 'sub' 'sub_ln461_67' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_9)   --->   "%select_ln303_42 = select i1 %tmp_707, i9 %sub_ln461_67, i9 %select_ln284_105" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 960 'select' 'select_ln303_42' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_9)   --->   "%xor_ln280_4 = xor i1 %and_ln280_4, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 961 'xor' 'xor_ln280_4' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 962 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_9 = and i1 %and_ln281_8, %xor_ln280_4" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 962 'and' 'and_ln281_9' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_9)   --->   "%select_ln281_8 = select i1 %and_ln281_9, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 963 'select' 'select_ln281_8' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_9)   --->   "%or_ln281_4 = or i1 %and_ln281_9, %and_ln280_4" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 964 'or' 'or_ln281_4' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 965 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_9 = select i1 %or_ln281_4, i9 %select_ln281_8, i9 %select_ln303_42" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 965 'select' 'select_ln281_9' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 966 [1/1] (0.00ns)   --->   "%bitcast_ln280_5 = bitcast float %out_i_5_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 966 'bitcast' 'bitcast_ln280_5' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_617 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_5, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 967 'partselect' 'tmp_617' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln280_5 = trunc i32 %bitcast_ln280_5 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 968 'trunc' 'trunc_ln280_5' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 969 [1/1] (0.84ns)   --->   "%icmp_ln280_10 = icmp ne i8 %tmp_617, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 969 'icmp' 'icmp_ln280_10' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 970 [1/1] (1.05ns)   --->   "%icmp_ln280_11 = icmp eq i23 %trunc_ln280_5, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 970 'icmp' 'icmp_ln280_11' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 971 [1/1] (0.28ns)   --->   "%or_ln280_5 = or i1 %icmp_ln280_11, %icmp_ln280_10" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 971 'or' 'or_ln280_5' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 972 [1/2] (2.78ns)   --->   "%tmp_618 = fcmp olt float %out_i_5_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 972 'fcmp' 'tmp_618' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 973 [1/1] (0.28ns)   --->   "%and_ln280_5 = and i1 %or_ln280_5, %tmp_618" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 973 'and' 'and_ln280_5' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 974 [1/2] (2.78ns)   --->   "%tmp_619 = fcmp ogt float %out_i_5_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 974 'fcmp' 'tmp_619' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_11)   --->   "%and_ln281_10 = and i1 %or_ln280_5, %tmp_619" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 975 'and' 'and_ln281_10' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln263_106 = trunc i32 %bitcast_ln280_5 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 976 'trunc' 'trunc_ln263_106' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_11)   --->   "%tmp_709 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_5, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 977 'bitselect' 'tmp_709' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln266_106 = zext i8 %tmp_617 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 978 'zext' 'zext_ln266_106' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln296_106 = trunc i32 %bitcast_ln280_5 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 979 'trunc' 'trunc_ln296_106' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%tmp_687_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_5)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 980 'bitconcatenate' 'tmp_687_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 981 [1/1] (0.99ns)   --->   "%icmp_ln278_68 = icmp eq i31 %trunc_ln263_106, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 981 'icmp' 'icmp_ln278_68' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 982 [1/1] (0.77ns)   --->   "%sub_ln281_106 = sub i9 150, %zext_ln266_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 982 'sub' 'sub_ln281_106' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%sext_ln281_106 = sext i9 %sub_ln281_106 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 983 'sext' 'sext_ln281_106' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 984 [1/1] (0.84ns)   --->   "%icmp_ln282_68 = icmp eq i8 %tmp_617, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 984 'icmp' 'icmp_ln282_68' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 985 [1/1] (0.88ns)   --->   "%icmp_ln284_68 = icmp sgt i9 %sub_ln281_106, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 985 'icmp' 'icmp_ln284_68' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 986 [1/1] (0.88ns)   --->   "%icmp_ln285_68 = icmp slt i9 %sub_ln281_106, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 986 'icmp' 'icmp_ln285_68' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 987 [1/1] (0.77ns)   --->   "%sub_ln294_106 = sub i9 0, %sub_ln281_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 987 'sub' 'sub_ln294_106' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln294_106 = trunc i9 %sub_ln294_106 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 988 'trunc' 'trunc_ln294_106' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 989 [1/1] (0.84ns)   --->   "%icmp_ln295_68 = icmp slt i8 %trunc_ln294_106, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 989 'icmp' 'icmp_ln295_68' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_106)   --->   "%shl_ln297_68 = shl i9 %trunc_ln296_106, %sub_ln294_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 990 'shl' 'shl_ln297_68' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_106)   --->   "%select_ln295_106 = select i1 %icmp_ln295_68, i9 %shl_ln297_68, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 991 'select' 'select_ln295_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%lshr_ln286_106 = lshr i24 %tmp_687_i_i, %sext_ln281_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 992 'lshr' 'lshr_ln286_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%trunc_ln286_106 = trunc i24 %lshr_ln286_106 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 993 'trunc' 'trunc_ln286_106' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_5, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 994 'bitselect' 'tmp_710' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%select_ln288_106 = select i1 %tmp_710, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 995 'select' 'select_ln288_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 996 [1/1] (0.28ns)   --->   "%or_ln282_106 = or i1 %icmp_ln278_68, %icmp_ln282_68" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 996 'or' 'or_ln282_106' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%xor_ln282_106 = xor i1 %or_ln282_106, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 997 'xor' 'xor_ln282_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%and_ln285_215 = and i1 %icmp_ln285_68, %xor_ln282_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 998 'and' 'and_ln285_215' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_106)   --->   "%and_ln285_216 = and i1 %and_ln285_215, %icmp_ln284_68" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 999 'and' 'and_ln285_216' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1000 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_106 = select i1 %and_ln285_216, i9 %trunc_ln286_106, i9 %select_ln288_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1000 'select' 'select_ln285_106' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_106)   --->   "%select_ln278_106 = select i1 %icmp_ln278_68, i9 0, i9 %select_ln285_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1001 'select' 'select_ln278_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_106)   --->   "%xor_ln278_106 = xor i1 %icmp_ln278_68, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1002 'xor' 'xor_ln278_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_106)   --->   "%and_ln282_106 = and i1 %icmp_ln282_68, %xor_ln278_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1003 'and' 'and_ln282_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1004 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_106 = select i1 %and_ln282_106, i9 %trunc_ln296_106, i9 %select_ln278_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1004 'select' 'select_ln282_106' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_106)   --->   "%or_ln284_106 = or i1 %or_ln282_106, %icmp_ln284_68" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1005 'or' 'or_ln284_106' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1006 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_106 = select i1 %or_ln284_106, i9 %select_ln282_106, i9 %select_ln295_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1006 'select' 'select_ln284_106' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1007 [1/1] (0.77ns)   --->   "%sub_ln461_68 = sub i9 0, %select_ln284_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1007 'sub' 'sub_ln461_68' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_11)   --->   "%select_ln303_43 = select i1 %tmp_709, i9 %sub_ln461_68, i9 %select_ln284_106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1008 'select' 'select_ln303_43' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_11)   --->   "%xor_ln280_5 = xor i1 %and_ln280_5, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1009 'xor' 'xor_ln280_5' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1010 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_11 = and i1 %and_ln281_10, %xor_ln280_5" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1010 'and' 'and_ln281_11' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_11)   --->   "%select_ln281_10 = select i1 %and_ln281_11, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1011 'select' 'select_ln281_10' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_11)   --->   "%or_ln281_5 = or i1 %and_ln281_11, %and_ln280_5" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1012 'or' 'or_ln281_5' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1013 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_11 = select i1 %or_ln281_5, i9 %select_ln281_10, i9 %select_ln303_43" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1013 'select' 'select_ln281_11' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1014 [1/1] (0.00ns)   --->   "%bitcast_ln280_6 = bitcast float %out_i_6_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1014 'bitcast' 'bitcast_ln280_6' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_620 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_6, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1015 'partselect' 'tmp_620' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1016 [1/1] (0.00ns)   --->   "%trunc_ln280_6 = trunc i32 %bitcast_ln280_6 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1016 'trunc' 'trunc_ln280_6' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1017 [1/1] (0.84ns)   --->   "%icmp_ln280_12 = icmp ne i8 %tmp_620, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1017 'icmp' 'icmp_ln280_12' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1018 [1/1] (1.05ns)   --->   "%icmp_ln280_13 = icmp eq i23 %trunc_ln280_6, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1018 'icmp' 'icmp_ln280_13' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1019 [1/1] (0.28ns)   --->   "%or_ln280_6 = or i1 %icmp_ln280_13, %icmp_ln280_12" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1019 'or' 'or_ln280_6' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1020 [1/2] (2.78ns)   --->   "%tmp_621 = fcmp olt float %out_i_6_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1020 'fcmp' 'tmp_621' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1021 [1/1] (0.28ns)   --->   "%and_ln280_6 = and i1 %or_ln280_6, %tmp_621" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1021 'and' 'and_ln280_6' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1022 [1/2] (2.78ns)   --->   "%tmp_622 = fcmp ogt float %out_i_6_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1022 'fcmp' 'tmp_622' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_13)   --->   "%and_ln281_12 = and i1 %or_ln280_6, %tmp_622" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1023 'and' 'and_ln281_12' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln263_107 = trunc i32 %bitcast_ln280_6 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1024 'trunc' 'trunc_ln263_107' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_13)   --->   "%tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_6, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1025 'bitselect' 'tmp_711' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln266_107 = zext i8 %tmp_620 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1026 'zext' 'zext_ln266_107' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln296_107 = trunc i32 %bitcast_ln280_6 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1027 'trunc' 'trunc_ln296_107' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%tmp_689_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_6)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1028 'bitconcatenate' 'tmp_689_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1029 [1/1] (0.99ns)   --->   "%icmp_ln278_69 = icmp eq i31 %trunc_ln263_107, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1029 'icmp' 'icmp_ln278_69' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1030 [1/1] (0.77ns)   --->   "%sub_ln281_107 = sub i9 150, %zext_ln266_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1030 'sub' 'sub_ln281_107' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%sext_ln281_107 = sext i9 %sub_ln281_107 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1031 'sext' 'sext_ln281_107' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1032 [1/1] (0.84ns)   --->   "%icmp_ln282_69 = icmp eq i8 %tmp_620, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1032 'icmp' 'icmp_ln282_69' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1033 [1/1] (0.88ns)   --->   "%icmp_ln284_69 = icmp sgt i9 %sub_ln281_107, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1033 'icmp' 'icmp_ln284_69' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1034 [1/1] (0.88ns)   --->   "%icmp_ln285_69 = icmp slt i9 %sub_ln281_107, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1034 'icmp' 'icmp_ln285_69' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1035 [1/1] (0.77ns)   --->   "%sub_ln294_107 = sub i9 0, %sub_ln281_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1035 'sub' 'sub_ln294_107' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln294_107 = trunc i9 %sub_ln294_107 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1036 'trunc' 'trunc_ln294_107' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1037 [1/1] (0.84ns)   --->   "%icmp_ln295_69 = icmp slt i8 %trunc_ln294_107, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1037 'icmp' 'icmp_ln295_69' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_107)   --->   "%shl_ln297_69 = shl i9 %trunc_ln296_107, %sub_ln294_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1038 'shl' 'shl_ln297_69' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_107)   --->   "%select_ln295_107 = select i1 %icmp_ln295_69, i9 %shl_ln297_69, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1039 'select' 'select_ln295_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%lshr_ln286_107 = lshr i24 %tmp_689_i_i, %sext_ln281_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1040 'lshr' 'lshr_ln286_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%trunc_ln286_107 = trunc i24 %lshr_ln286_107 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1041 'trunc' 'trunc_ln286_107' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_6, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1042 'bitselect' 'tmp_712' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%select_ln288_107 = select i1 %tmp_712, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1043 'select' 'select_ln288_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1044 [1/1] (0.28ns)   --->   "%or_ln282_107 = or i1 %icmp_ln278_69, %icmp_ln282_69" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1044 'or' 'or_ln282_107' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%xor_ln282_107 = xor i1 %or_ln282_107, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1045 'xor' 'xor_ln282_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%and_ln285_217 = and i1 %icmp_ln285_69, %xor_ln282_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1046 'and' 'and_ln285_217' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_107)   --->   "%and_ln285_218 = and i1 %and_ln285_217, %icmp_ln284_69" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1047 'and' 'and_ln285_218' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1048 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_107 = select i1 %and_ln285_218, i9 %trunc_ln286_107, i9 %select_ln288_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1048 'select' 'select_ln285_107' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_107)   --->   "%select_ln278_107 = select i1 %icmp_ln278_69, i9 0, i9 %select_ln285_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1049 'select' 'select_ln278_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_107)   --->   "%xor_ln278_107 = xor i1 %icmp_ln278_69, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1050 'xor' 'xor_ln278_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_107)   --->   "%and_ln282_107 = and i1 %icmp_ln282_69, %xor_ln278_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1051 'and' 'and_ln282_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1052 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_107 = select i1 %and_ln282_107, i9 %trunc_ln296_107, i9 %select_ln278_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1052 'select' 'select_ln282_107' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_107)   --->   "%or_ln284_107 = or i1 %or_ln282_107, %icmp_ln284_69" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1053 'or' 'or_ln284_107' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1054 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_107 = select i1 %or_ln284_107, i9 %select_ln282_107, i9 %select_ln295_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1054 'select' 'select_ln284_107' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1055 [1/1] (0.77ns)   --->   "%sub_ln461_69 = sub i9 0, %select_ln284_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1055 'sub' 'sub_ln461_69' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_13)   --->   "%select_ln303_44 = select i1 %tmp_711, i9 %sub_ln461_69, i9 %select_ln284_107" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1056 'select' 'select_ln303_44' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_13)   --->   "%xor_ln280_6 = xor i1 %and_ln280_6, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1057 'xor' 'xor_ln280_6' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1058 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_13 = and i1 %and_ln281_12, %xor_ln280_6" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1058 'and' 'and_ln281_13' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_13)   --->   "%select_ln281_12 = select i1 %and_ln281_13, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1059 'select' 'select_ln281_12' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_13)   --->   "%or_ln281_6 = or i1 %and_ln281_13, %and_ln280_6" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1060 'or' 'or_ln281_6' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1061 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_13 = select i1 %or_ln281_6, i9 %select_ln281_12, i9 %select_ln303_44" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1061 'select' 'select_ln281_13' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1062 [1/1] (0.00ns)   --->   "%bitcast_ln280_7 = bitcast float %out_i_7_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1062 'bitcast' 'bitcast_ln280_7' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_623 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_7, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1063 'partselect' 'tmp_623' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln280_7 = trunc i32 %bitcast_ln280_7 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1064 'trunc' 'trunc_ln280_7' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1065 [1/1] (0.84ns)   --->   "%icmp_ln280_14 = icmp ne i8 %tmp_623, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1065 'icmp' 'icmp_ln280_14' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1066 [1/1] (1.05ns)   --->   "%icmp_ln280_15 = icmp eq i23 %trunc_ln280_7, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1066 'icmp' 'icmp_ln280_15' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1067 [1/1] (0.28ns)   --->   "%or_ln280_7 = or i1 %icmp_ln280_15, %icmp_ln280_14" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1067 'or' 'or_ln280_7' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1068 [1/2] (2.78ns)   --->   "%tmp_624 = fcmp olt float %out_i_7_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1068 'fcmp' 'tmp_624' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1069 [1/1] (0.28ns)   --->   "%and_ln280_7 = and i1 %or_ln280_7, %tmp_624" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1069 'and' 'and_ln280_7' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1070 [1/2] (2.78ns)   --->   "%tmp_625 = fcmp ogt float %out_i_7_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1070 'fcmp' 'tmp_625' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_15)   --->   "%and_ln281_14 = and i1 %or_ln280_7, %tmp_625" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1071 'and' 'and_ln281_14' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln263_108 = trunc i32 %bitcast_ln280_7 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1072 'trunc' 'trunc_ln263_108' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_15)   --->   "%tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_7, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1073 'bitselect' 'tmp_713' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln266_108 = zext i8 %tmp_623 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1074 'zext' 'zext_ln266_108' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln296_108 = trunc i32 %bitcast_ln280_7 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1075 'trunc' 'trunc_ln296_108' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%tmp_691_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_7)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1076 'bitconcatenate' 'tmp_691_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1077 [1/1] (0.99ns)   --->   "%icmp_ln278_70 = icmp eq i31 %trunc_ln263_108, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1077 'icmp' 'icmp_ln278_70' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1078 [1/1] (0.77ns)   --->   "%sub_ln281_108 = sub i9 150, %zext_ln266_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1078 'sub' 'sub_ln281_108' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%sext_ln281_108 = sext i9 %sub_ln281_108 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1079 'sext' 'sext_ln281_108' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1080 [1/1] (0.84ns)   --->   "%icmp_ln282_70 = icmp eq i8 %tmp_623, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1080 'icmp' 'icmp_ln282_70' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1081 [1/1] (0.88ns)   --->   "%icmp_ln284_70 = icmp sgt i9 %sub_ln281_108, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1081 'icmp' 'icmp_ln284_70' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1082 [1/1] (0.88ns)   --->   "%icmp_ln285_70 = icmp slt i9 %sub_ln281_108, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1082 'icmp' 'icmp_ln285_70' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1083 [1/1] (0.77ns)   --->   "%sub_ln294_108 = sub i9 0, %sub_ln281_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1083 'sub' 'sub_ln294_108' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln294_108 = trunc i9 %sub_ln294_108 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1084 'trunc' 'trunc_ln294_108' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1085 [1/1] (0.84ns)   --->   "%icmp_ln295_70 = icmp slt i8 %trunc_ln294_108, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1085 'icmp' 'icmp_ln295_70' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_108)   --->   "%shl_ln297_70 = shl i9 %trunc_ln296_108, %sub_ln294_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1086 'shl' 'shl_ln297_70' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_108)   --->   "%select_ln295_108 = select i1 %icmp_ln295_70, i9 %shl_ln297_70, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1087 'select' 'select_ln295_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%lshr_ln286_108 = lshr i24 %tmp_691_i_i, %sext_ln281_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1088 'lshr' 'lshr_ln286_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%trunc_ln286_108 = trunc i24 %lshr_ln286_108 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1089 'trunc' 'trunc_ln286_108' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_7, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1090 'bitselect' 'tmp_714' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%select_ln288_108 = select i1 %tmp_714, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1091 'select' 'select_ln288_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1092 [1/1] (0.28ns)   --->   "%or_ln282_108 = or i1 %icmp_ln278_70, %icmp_ln282_70" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1092 'or' 'or_ln282_108' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%xor_ln282_108 = xor i1 %or_ln282_108, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1093 'xor' 'xor_ln282_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%and_ln285_219 = and i1 %icmp_ln285_70, %xor_ln282_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1094 'and' 'and_ln285_219' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_108)   --->   "%and_ln285_220 = and i1 %and_ln285_219, %icmp_ln284_70" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1095 'and' 'and_ln285_220' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1096 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_108 = select i1 %and_ln285_220, i9 %trunc_ln286_108, i9 %select_ln288_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1096 'select' 'select_ln285_108' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_108)   --->   "%select_ln278_108 = select i1 %icmp_ln278_70, i9 0, i9 %select_ln285_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1097 'select' 'select_ln278_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_108)   --->   "%xor_ln278_108 = xor i1 %icmp_ln278_70, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1098 'xor' 'xor_ln278_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_108)   --->   "%and_ln282_108 = and i1 %icmp_ln282_70, %xor_ln278_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1099 'and' 'and_ln282_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1100 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_108 = select i1 %and_ln282_108, i9 %trunc_ln296_108, i9 %select_ln278_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1100 'select' 'select_ln282_108' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_108)   --->   "%or_ln284_108 = or i1 %or_ln282_108, %icmp_ln284_70" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1101 'or' 'or_ln284_108' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1102 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_108 = select i1 %or_ln284_108, i9 %select_ln282_108, i9 %select_ln295_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1102 'select' 'select_ln284_108' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1103 [1/1] (0.77ns)   --->   "%sub_ln461_70 = sub i9 0, %select_ln284_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1103 'sub' 'sub_ln461_70' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_15)   --->   "%select_ln303_45 = select i1 %tmp_713, i9 %sub_ln461_70, i9 %select_ln284_108" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1104 'select' 'select_ln303_45' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_15)   --->   "%xor_ln280_7 = xor i1 %and_ln280_7, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1105 'xor' 'xor_ln280_7' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1106 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_15 = and i1 %and_ln281_14, %xor_ln280_7" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1106 'and' 'and_ln281_15' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_15)   --->   "%select_ln281_14 = select i1 %and_ln281_15, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1107 'select' 'select_ln281_14' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_15)   --->   "%or_ln281_7 = or i1 %and_ln281_15, %and_ln280_7" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1108 'or' 'or_ln281_7' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1109 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_15 = select i1 %or_ln281_7, i9 %select_ln281_14, i9 %select_ln303_45" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1109 'select' 'select_ln281_15' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1110 [1/1] (0.00ns)   --->   "%bitcast_ln280_8 = bitcast float %out_i_8_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1110 'bitcast' 'bitcast_ln280_8' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_626 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_8, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1111 'partselect' 'tmp_626' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln280_8 = trunc i32 %bitcast_ln280_8 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1112 'trunc' 'trunc_ln280_8' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1113 [1/1] (0.84ns)   --->   "%icmp_ln280_16 = icmp ne i8 %tmp_626, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1113 'icmp' 'icmp_ln280_16' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1114 [1/1] (1.05ns)   --->   "%icmp_ln280_17 = icmp eq i23 %trunc_ln280_8, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1114 'icmp' 'icmp_ln280_17' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1115 [1/1] (0.28ns)   --->   "%or_ln280_8 = or i1 %icmp_ln280_17, %icmp_ln280_16" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1115 'or' 'or_ln280_8' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1116 [1/2] (2.78ns)   --->   "%tmp_627 = fcmp olt float %out_i_8_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1116 'fcmp' 'tmp_627' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1117 [1/1] (0.28ns)   --->   "%and_ln280_8 = and i1 %or_ln280_8, %tmp_627" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1117 'and' 'and_ln280_8' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1118 [1/2] (2.78ns)   --->   "%tmp_628 = fcmp ogt float %out_i_8_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1118 'fcmp' 'tmp_628' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_17)   --->   "%and_ln281_16 = and i1 %or_ln280_8, %tmp_628" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1119 'and' 'and_ln281_16' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln263_109 = trunc i32 %bitcast_ln280_8 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1120 'trunc' 'trunc_ln263_109' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_17)   --->   "%tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_8, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1121 'bitselect' 'tmp_715' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln266_109 = zext i8 %tmp_626 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1122 'zext' 'zext_ln266_109' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln296_109 = trunc i32 %bitcast_ln280_8 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1123 'trunc' 'trunc_ln296_109' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%tmp_693_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_8)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1124 'bitconcatenate' 'tmp_693_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1125 [1/1] (0.99ns)   --->   "%icmp_ln278_71 = icmp eq i31 %trunc_ln263_109, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1125 'icmp' 'icmp_ln278_71' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1126 [1/1] (0.77ns)   --->   "%sub_ln281_109 = sub i9 150, %zext_ln266_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1126 'sub' 'sub_ln281_109' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%sext_ln281_109 = sext i9 %sub_ln281_109 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1127 'sext' 'sext_ln281_109' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1128 [1/1] (0.84ns)   --->   "%icmp_ln282_71 = icmp eq i8 %tmp_626, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1128 'icmp' 'icmp_ln282_71' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1129 [1/1] (0.88ns)   --->   "%icmp_ln284_71 = icmp sgt i9 %sub_ln281_109, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1129 'icmp' 'icmp_ln284_71' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1130 [1/1] (0.88ns)   --->   "%icmp_ln285_71 = icmp slt i9 %sub_ln281_109, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1130 'icmp' 'icmp_ln285_71' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1131 [1/1] (0.77ns)   --->   "%sub_ln294_109 = sub i9 0, %sub_ln281_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1131 'sub' 'sub_ln294_109' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln294_109 = trunc i9 %sub_ln294_109 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1132 'trunc' 'trunc_ln294_109' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1133 [1/1] (0.84ns)   --->   "%icmp_ln295_71 = icmp slt i8 %trunc_ln294_109, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1133 'icmp' 'icmp_ln295_71' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_109)   --->   "%shl_ln297_71 = shl i9 %trunc_ln296_109, %sub_ln294_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1134 'shl' 'shl_ln297_71' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_109)   --->   "%select_ln295_109 = select i1 %icmp_ln295_71, i9 %shl_ln297_71, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1135 'select' 'select_ln295_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%lshr_ln286_109 = lshr i24 %tmp_693_i_i, %sext_ln281_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1136 'lshr' 'lshr_ln286_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%trunc_ln286_109 = trunc i24 %lshr_ln286_109 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1137 'trunc' 'trunc_ln286_109' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_8, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1138 'bitselect' 'tmp_716' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%select_ln288_109 = select i1 %tmp_716, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1139 'select' 'select_ln288_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1140 [1/1] (0.28ns)   --->   "%or_ln282_109 = or i1 %icmp_ln278_71, %icmp_ln282_71" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1140 'or' 'or_ln282_109' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%xor_ln282_109 = xor i1 %or_ln282_109, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1141 'xor' 'xor_ln282_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%and_ln285_221 = and i1 %icmp_ln285_71, %xor_ln282_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1142 'and' 'and_ln285_221' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_109)   --->   "%and_ln285_222 = and i1 %and_ln285_221, %icmp_ln284_71" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1143 'and' 'and_ln285_222' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1144 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_109 = select i1 %and_ln285_222, i9 %trunc_ln286_109, i9 %select_ln288_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1144 'select' 'select_ln285_109' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_109)   --->   "%select_ln278_109 = select i1 %icmp_ln278_71, i9 0, i9 %select_ln285_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1145 'select' 'select_ln278_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_109)   --->   "%xor_ln278_109 = xor i1 %icmp_ln278_71, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1146 'xor' 'xor_ln278_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_109)   --->   "%and_ln282_109 = and i1 %icmp_ln282_71, %xor_ln278_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1147 'and' 'and_ln282_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1148 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_109 = select i1 %and_ln282_109, i9 %trunc_ln296_109, i9 %select_ln278_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1148 'select' 'select_ln282_109' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_109)   --->   "%or_ln284_109 = or i1 %or_ln282_109, %icmp_ln284_71" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1149 'or' 'or_ln284_109' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1150 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_109 = select i1 %or_ln284_109, i9 %select_ln282_109, i9 %select_ln295_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1150 'select' 'select_ln284_109' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1151 [1/1] (0.77ns)   --->   "%sub_ln461_71 = sub i9 0, %select_ln284_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1151 'sub' 'sub_ln461_71' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_17)   --->   "%select_ln303_46 = select i1 %tmp_715, i9 %sub_ln461_71, i9 %select_ln284_109" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1152 'select' 'select_ln303_46' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_17)   --->   "%xor_ln280_8 = xor i1 %and_ln280_8, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1153 'xor' 'xor_ln280_8' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1154 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_17 = and i1 %and_ln281_16, %xor_ln280_8" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1154 'and' 'and_ln281_17' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_17)   --->   "%select_ln281_16 = select i1 %and_ln281_17, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1155 'select' 'select_ln281_16' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_17)   --->   "%or_ln281_8 = or i1 %and_ln281_17, %and_ln280_8" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1156 'or' 'or_ln281_8' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1157 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_17 = select i1 %or_ln281_8, i9 %select_ln281_16, i9 %select_ln303_46" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1157 'select' 'select_ln281_17' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1158 [1/1] (0.00ns)   --->   "%bitcast_ln280_9 = bitcast float %out_i_9_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1158 'bitcast' 'bitcast_ln280_9' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_629 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_9, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1159 'partselect' 'tmp_629' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln280_9 = trunc i32 %bitcast_ln280_9 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1160 'trunc' 'trunc_ln280_9' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1161 [1/1] (0.84ns)   --->   "%icmp_ln280_18 = icmp ne i8 %tmp_629, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1161 'icmp' 'icmp_ln280_18' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1162 [1/1] (1.05ns)   --->   "%icmp_ln280_19 = icmp eq i23 %trunc_ln280_9, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1162 'icmp' 'icmp_ln280_19' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1163 [1/1] (0.28ns)   --->   "%or_ln280_9 = or i1 %icmp_ln280_19, %icmp_ln280_18" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1163 'or' 'or_ln280_9' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1164 [1/2] (2.78ns)   --->   "%tmp_630 = fcmp olt float %out_i_9_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1164 'fcmp' 'tmp_630' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1165 [1/1] (0.28ns)   --->   "%and_ln280_9 = and i1 %or_ln280_9, %tmp_630" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1165 'and' 'and_ln280_9' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1166 [1/2] (2.78ns)   --->   "%tmp_631 = fcmp ogt float %out_i_9_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1166 'fcmp' 'tmp_631' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_19)   --->   "%and_ln281_18 = and i1 %or_ln280_9, %tmp_631" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1167 'and' 'and_ln281_18' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln263_110 = trunc i32 %bitcast_ln280_9 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1168 'trunc' 'trunc_ln263_110' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_19)   --->   "%tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_9, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1169 'bitselect' 'tmp_717' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln266_110 = zext i8 %tmp_629 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1170 'zext' 'zext_ln266_110' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln296_110 = trunc i32 %bitcast_ln280_9 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1171 'trunc' 'trunc_ln296_110' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%tmp_695_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_9)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1172 'bitconcatenate' 'tmp_695_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1173 [1/1] (0.99ns)   --->   "%icmp_ln278_72 = icmp eq i31 %trunc_ln263_110, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1173 'icmp' 'icmp_ln278_72' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1174 [1/1] (0.77ns)   --->   "%sub_ln281_110 = sub i9 150, %zext_ln266_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1174 'sub' 'sub_ln281_110' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%sext_ln281_110 = sext i9 %sub_ln281_110 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1175 'sext' 'sext_ln281_110' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1176 [1/1] (0.84ns)   --->   "%icmp_ln282_72 = icmp eq i8 %tmp_629, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1176 'icmp' 'icmp_ln282_72' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1177 [1/1] (0.88ns)   --->   "%icmp_ln284_72 = icmp sgt i9 %sub_ln281_110, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1177 'icmp' 'icmp_ln284_72' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1178 [1/1] (0.88ns)   --->   "%icmp_ln285_72 = icmp slt i9 %sub_ln281_110, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1178 'icmp' 'icmp_ln285_72' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1179 [1/1] (0.77ns)   --->   "%sub_ln294_110 = sub i9 0, %sub_ln281_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1179 'sub' 'sub_ln294_110' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln294_110 = trunc i9 %sub_ln294_110 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1180 'trunc' 'trunc_ln294_110' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1181 [1/1] (0.84ns)   --->   "%icmp_ln295_72 = icmp slt i8 %trunc_ln294_110, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1181 'icmp' 'icmp_ln295_72' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_110)   --->   "%shl_ln297_72 = shl i9 %trunc_ln296_110, %sub_ln294_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1182 'shl' 'shl_ln297_72' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_110)   --->   "%select_ln295_110 = select i1 %icmp_ln295_72, i9 %shl_ln297_72, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1183 'select' 'select_ln295_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%lshr_ln286_110 = lshr i24 %tmp_695_i_i, %sext_ln281_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1184 'lshr' 'lshr_ln286_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%trunc_ln286_110 = trunc i24 %lshr_ln286_110 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1185 'trunc' 'trunc_ln286_110' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_9, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1186 'bitselect' 'tmp_718' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%select_ln288_110 = select i1 %tmp_718, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1187 'select' 'select_ln288_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1188 [1/1] (0.28ns)   --->   "%or_ln282_110 = or i1 %icmp_ln278_72, %icmp_ln282_72" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1188 'or' 'or_ln282_110' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%xor_ln282_110 = xor i1 %or_ln282_110, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1189 'xor' 'xor_ln282_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%and_ln285_223 = and i1 %icmp_ln285_72, %xor_ln282_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1190 'and' 'and_ln285_223' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_110)   --->   "%and_ln285_224 = and i1 %and_ln285_223, %icmp_ln284_72" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1191 'and' 'and_ln285_224' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1192 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_110 = select i1 %and_ln285_224, i9 %trunc_ln286_110, i9 %select_ln288_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1192 'select' 'select_ln285_110' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_110)   --->   "%select_ln278_110 = select i1 %icmp_ln278_72, i9 0, i9 %select_ln285_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1193 'select' 'select_ln278_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_110)   --->   "%xor_ln278_110 = xor i1 %icmp_ln278_72, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1194 'xor' 'xor_ln278_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_110)   --->   "%and_ln282_110 = and i1 %icmp_ln282_72, %xor_ln278_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1195 'and' 'and_ln282_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1196 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_110 = select i1 %and_ln282_110, i9 %trunc_ln296_110, i9 %select_ln278_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1196 'select' 'select_ln282_110' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_110)   --->   "%or_ln284_110 = or i1 %or_ln282_110, %icmp_ln284_72" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1197 'or' 'or_ln284_110' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1198 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_110 = select i1 %or_ln284_110, i9 %select_ln282_110, i9 %select_ln295_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1198 'select' 'select_ln284_110' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1199 [1/1] (0.77ns)   --->   "%sub_ln461_72 = sub i9 0, %select_ln284_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1199 'sub' 'sub_ln461_72' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_19)   --->   "%select_ln303_47 = select i1 %tmp_717, i9 %sub_ln461_72, i9 %select_ln284_110" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1200 'select' 'select_ln303_47' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_19)   --->   "%xor_ln280_9 = xor i1 %and_ln280_9, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1201 'xor' 'xor_ln280_9' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1202 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_19 = and i1 %and_ln281_18, %xor_ln280_9" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1202 'and' 'and_ln281_19' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_19)   --->   "%select_ln281_18 = select i1 %and_ln281_19, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1203 'select' 'select_ln281_18' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_19)   --->   "%or_ln281_9 = or i1 %and_ln281_19, %and_ln280_9" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1204 'or' 'or_ln281_9' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1205 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_19 = select i1 %or_ln281_9, i9 %select_ln281_18, i9 %select_ln303_47" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1205 'select' 'select_ln281_19' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln280_10 = bitcast float %out_i_i_i_687 to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1206 'bitcast' 'bitcast_ln280_10' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_632 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_10, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1207 'partselect' 'tmp_632' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln280_10 = trunc i32 %bitcast_ln280_10 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1208 'trunc' 'trunc_ln280_10' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1209 [1/1] (0.84ns)   --->   "%icmp_ln280_20 = icmp ne i8 %tmp_632, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1209 'icmp' 'icmp_ln280_20' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1210 [1/1] (1.05ns)   --->   "%icmp_ln280_21 = icmp eq i23 %trunc_ln280_10, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1210 'icmp' 'icmp_ln280_21' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1211 [1/1] (0.28ns)   --->   "%or_ln280_10 = or i1 %icmp_ln280_21, %icmp_ln280_20" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1211 'or' 'or_ln280_10' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1212 [1/2] (2.78ns)   --->   "%tmp_633 = fcmp olt float %out_i_i_i_687, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1212 'fcmp' 'tmp_633' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1213 [1/1] (0.28ns)   --->   "%and_ln280_10 = and i1 %or_ln280_10, %tmp_633" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1213 'and' 'and_ln280_10' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1214 [1/2] (2.78ns)   --->   "%tmp_634 = fcmp ogt float %out_i_i_i_687, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1214 'fcmp' 'tmp_634' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_21)   --->   "%and_ln281_20 = and i1 %or_ln280_10, %tmp_634" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1215 'and' 'and_ln281_20' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln263_111 = trunc i32 %bitcast_ln280_10 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1216 'trunc' 'trunc_ln263_111' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_21)   --->   "%tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_10, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1217 'bitselect' 'tmp_719' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln266_111 = zext i8 %tmp_632 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1218 'zext' 'zext_ln266_111' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln296_111 = trunc i32 %bitcast_ln280_10 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1219 'trunc' 'trunc_ln296_111' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%tmp_697_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_10)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1220 'bitconcatenate' 'tmp_697_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1221 [1/1] (0.99ns)   --->   "%icmp_ln278_73 = icmp eq i31 %trunc_ln263_111, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1221 'icmp' 'icmp_ln278_73' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1222 [1/1] (0.77ns)   --->   "%sub_ln281_111 = sub i9 150, %zext_ln266_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1222 'sub' 'sub_ln281_111' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%sext_ln281_111 = sext i9 %sub_ln281_111 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1223 'sext' 'sext_ln281_111' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1224 [1/1] (0.84ns)   --->   "%icmp_ln282_73 = icmp eq i8 %tmp_632, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1224 'icmp' 'icmp_ln282_73' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1225 [1/1] (0.88ns)   --->   "%icmp_ln284_73 = icmp sgt i9 %sub_ln281_111, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1225 'icmp' 'icmp_ln284_73' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1226 [1/1] (0.88ns)   --->   "%icmp_ln285_73 = icmp slt i9 %sub_ln281_111, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1226 'icmp' 'icmp_ln285_73' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1227 [1/1] (0.77ns)   --->   "%sub_ln294_111 = sub i9 0, %sub_ln281_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1227 'sub' 'sub_ln294_111' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln294_111 = trunc i9 %sub_ln294_111 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1228 'trunc' 'trunc_ln294_111' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1229 [1/1] (0.84ns)   --->   "%icmp_ln295_73 = icmp slt i8 %trunc_ln294_111, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1229 'icmp' 'icmp_ln295_73' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_111)   --->   "%shl_ln297_73 = shl i9 %trunc_ln296_111, %sub_ln294_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1230 'shl' 'shl_ln297_73' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_111)   --->   "%select_ln295_111 = select i1 %icmp_ln295_73, i9 %shl_ln297_73, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1231 'select' 'select_ln295_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%lshr_ln286_111 = lshr i24 %tmp_697_i_i, %sext_ln281_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1232 'lshr' 'lshr_ln286_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%trunc_ln286_111 = trunc i24 %lshr_ln286_111 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1233 'trunc' 'trunc_ln286_111' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_10, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1234 'bitselect' 'tmp_720' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%select_ln288_111 = select i1 %tmp_720, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1235 'select' 'select_ln288_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1236 [1/1] (0.28ns)   --->   "%or_ln282_111 = or i1 %icmp_ln278_73, %icmp_ln282_73" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1236 'or' 'or_ln282_111' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%xor_ln282_111 = xor i1 %or_ln282_111, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1237 'xor' 'xor_ln282_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%and_ln285_225 = and i1 %icmp_ln285_73, %xor_ln282_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1238 'and' 'and_ln285_225' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_111)   --->   "%and_ln285_226 = and i1 %and_ln285_225, %icmp_ln284_73" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1239 'and' 'and_ln285_226' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1240 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_111 = select i1 %and_ln285_226, i9 %trunc_ln286_111, i9 %select_ln288_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1240 'select' 'select_ln285_111' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_111)   --->   "%select_ln278_111 = select i1 %icmp_ln278_73, i9 0, i9 %select_ln285_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1241 'select' 'select_ln278_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_111)   --->   "%xor_ln278_111 = xor i1 %icmp_ln278_73, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1242 'xor' 'xor_ln278_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_111)   --->   "%and_ln282_111 = and i1 %icmp_ln282_73, %xor_ln278_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1243 'and' 'and_ln282_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1244 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_111 = select i1 %and_ln282_111, i9 %trunc_ln296_111, i9 %select_ln278_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1244 'select' 'select_ln282_111' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_111)   --->   "%or_ln284_111 = or i1 %or_ln282_111, %icmp_ln284_73" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1245 'or' 'or_ln284_111' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1246 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_111 = select i1 %or_ln284_111, i9 %select_ln282_111, i9 %select_ln295_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1246 'select' 'select_ln284_111' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1247 [1/1] (0.77ns)   --->   "%sub_ln461_73 = sub i9 0, %select_ln284_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1247 'sub' 'sub_ln461_73' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_21)   --->   "%select_ln303_48 = select i1 %tmp_719, i9 %sub_ln461_73, i9 %select_ln284_111" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1248 'select' 'select_ln303_48' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_21)   --->   "%xor_ln280_10 = xor i1 %and_ln280_10, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1249 'xor' 'xor_ln280_10' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1250 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_21 = and i1 %and_ln281_20, %xor_ln280_10" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1250 'and' 'and_ln281_21' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_21)   --->   "%select_ln281_20 = select i1 %and_ln281_21, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1251 'select' 'select_ln281_20' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_21)   --->   "%or_ln281_10 = or i1 %and_ln281_21, %and_ln280_10" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1252 'or' 'or_ln281_10' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1253 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_21 = select i1 %or_ln281_10, i9 %select_ln281_20, i9 %select_ln303_48" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1253 'select' 'select_ln281_21' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln280_11 = bitcast float %out_i_10_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1254 'bitcast' 'bitcast_ln280_11' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_635 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_11, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1255 'partselect' 'tmp_635' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln280_11 = trunc i32 %bitcast_ln280_11 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1256 'trunc' 'trunc_ln280_11' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1257 [1/1] (0.84ns)   --->   "%icmp_ln280_22 = icmp ne i8 %tmp_635, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1257 'icmp' 'icmp_ln280_22' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1258 [1/1] (1.05ns)   --->   "%icmp_ln280_23 = icmp eq i23 %trunc_ln280_11, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1258 'icmp' 'icmp_ln280_23' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1259 [1/1] (0.28ns)   --->   "%or_ln280_11 = or i1 %icmp_ln280_23, %icmp_ln280_22" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1259 'or' 'or_ln280_11' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1260 [1/2] (2.78ns)   --->   "%tmp_636 = fcmp olt float %out_i_10_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1260 'fcmp' 'tmp_636' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1261 [1/1] (0.28ns)   --->   "%and_ln280_11 = and i1 %or_ln280_11, %tmp_636" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1261 'and' 'and_ln280_11' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1262 [1/2] (2.78ns)   --->   "%tmp_637 = fcmp ogt float %out_i_10_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1262 'fcmp' 'tmp_637' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_23)   --->   "%and_ln281_22 = and i1 %or_ln280_11, %tmp_637" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1263 'and' 'and_ln281_22' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln263_112 = trunc i32 %bitcast_ln280_11 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1264 'trunc' 'trunc_ln263_112' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_23)   --->   "%tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_11, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1265 'bitselect' 'tmp_721' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln266_112 = zext i8 %tmp_635 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1266 'zext' 'zext_ln266_112' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln296_112 = trunc i32 %bitcast_ln280_11 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1267 'trunc' 'trunc_ln296_112' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%tmp_699_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_11)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1268 'bitconcatenate' 'tmp_699_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1269 [1/1] (0.99ns)   --->   "%icmp_ln278_74 = icmp eq i31 %trunc_ln263_112, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1269 'icmp' 'icmp_ln278_74' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1270 [1/1] (0.77ns)   --->   "%sub_ln281_112 = sub i9 150, %zext_ln266_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1270 'sub' 'sub_ln281_112' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%sext_ln281_112 = sext i9 %sub_ln281_112 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1271 'sext' 'sext_ln281_112' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1272 [1/1] (0.84ns)   --->   "%icmp_ln282_74 = icmp eq i8 %tmp_635, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1272 'icmp' 'icmp_ln282_74' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1273 [1/1] (0.88ns)   --->   "%icmp_ln284_74 = icmp sgt i9 %sub_ln281_112, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1273 'icmp' 'icmp_ln284_74' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1274 [1/1] (0.88ns)   --->   "%icmp_ln285_74 = icmp slt i9 %sub_ln281_112, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1274 'icmp' 'icmp_ln285_74' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1275 [1/1] (0.77ns)   --->   "%sub_ln294_112 = sub i9 0, %sub_ln281_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1275 'sub' 'sub_ln294_112' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln294_112 = trunc i9 %sub_ln294_112 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1276 'trunc' 'trunc_ln294_112' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1277 [1/1] (0.84ns)   --->   "%icmp_ln295_74 = icmp slt i8 %trunc_ln294_112, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1277 'icmp' 'icmp_ln295_74' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_112)   --->   "%shl_ln297_74 = shl i9 %trunc_ln296_112, %sub_ln294_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1278 'shl' 'shl_ln297_74' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_112)   --->   "%select_ln295_112 = select i1 %icmp_ln295_74, i9 %shl_ln297_74, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1279 'select' 'select_ln295_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%lshr_ln286_112 = lshr i24 %tmp_699_i_i, %sext_ln281_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1280 'lshr' 'lshr_ln286_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%trunc_ln286_112 = trunc i24 %lshr_ln286_112 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1281 'trunc' 'trunc_ln286_112' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_11, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1282 'bitselect' 'tmp_722' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%select_ln288_112 = select i1 %tmp_722, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1283 'select' 'select_ln288_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1284 [1/1] (0.28ns)   --->   "%or_ln282_112 = or i1 %icmp_ln278_74, %icmp_ln282_74" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1284 'or' 'or_ln282_112' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%xor_ln282_112 = xor i1 %or_ln282_112, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1285 'xor' 'xor_ln282_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%and_ln285_227 = and i1 %icmp_ln285_74, %xor_ln282_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1286 'and' 'and_ln285_227' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_112)   --->   "%and_ln285_228 = and i1 %and_ln285_227, %icmp_ln284_74" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1287 'and' 'and_ln285_228' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1288 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_112 = select i1 %and_ln285_228, i9 %trunc_ln286_112, i9 %select_ln288_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1288 'select' 'select_ln285_112' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_112)   --->   "%select_ln278_112 = select i1 %icmp_ln278_74, i9 0, i9 %select_ln285_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1289 'select' 'select_ln278_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_112)   --->   "%xor_ln278_112 = xor i1 %icmp_ln278_74, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1290 'xor' 'xor_ln278_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_112)   --->   "%and_ln282_112 = and i1 %icmp_ln282_74, %xor_ln278_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1291 'and' 'and_ln282_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1292 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_112 = select i1 %and_ln282_112, i9 %trunc_ln296_112, i9 %select_ln278_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1292 'select' 'select_ln282_112' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_112)   --->   "%or_ln284_112 = or i1 %or_ln282_112, %icmp_ln284_74" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1293 'or' 'or_ln284_112' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1294 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_112 = select i1 %or_ln284_112, i9 %select_ln282_112, i9 %select_ln295_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1294 'select' 'select_ln284_112' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1295 [1/1] (0.77ns)   --->   "%sub_ln461_74 = sub i9 0, %select_ln284_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1295 'sub' 'sub_ln461_74' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_23)   --->   "%select_ln303_49 = select i1 %tmp_721, i9 %sub_ln461_74, i9 %select_ln284_112" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1296 'select' 'select_ln303_49' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_23)   --->   "%xor_ln280_11 = xor i1 %and_ln280_11, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1297 'xor' 'xor_ln280_11' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1298 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_23 = and i1 %and_ln281_22, %xor_ln280_11" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1298 'and' 'and_ln281_23' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_23)   --->   "%select_ln281_22 = select i1 %and_ln281_23, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1299 'select' 'select_ln281_22' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_23)   --->   "%or_ln281_11 = or i1 %and_ln281_23, %and_ln280_11" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1300 'or' 'or_ln281_11' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1301 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_23 = select i1 %or_ln281_11, i9 %select_ln281_22, i9 %select_ln303_49" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1301 'select' 'select_ln281_23' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1302 [1/1] (0.00ns)   --->   "%bitcast_ln280_12 = bitcast float %out_i_11_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1302 'bitcast' 'bitcast_ln280_12' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_638 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_12, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1303 'partselect' 'tmp_638' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1304 [1/1] (0.00ns)   --->   "%trunc_ln280_12 = trunc i32 %bitcast_ln280_12 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1304 'trunc' 'trunc_ln280_12' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1305 [1/1] (0.84ns)   --->   "%icmp_ln280_24 = icmp ne i8 %tmp_638, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1305 'icmp' 'icmp_ln280_24' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1306 [1/1] (1.05ns)   --->   "%icmp_ln280_25 = icmp eq i23 %trunc_ln280_12, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1306 'icmp' 'icmp_ln280_25' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1307 [1/1] (0.28ns)   --->   "%or_ln280_12 = or i1 %icmp_ln280_25, %icmp_ln280_24" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1307 'or' 'or_ln280_12' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1308 [1/2] (2.78ns)   --->   "%tmp_639 = fcmp olt float %out_i_11_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1308 'fcmp' 'tmp_639' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1309 [1/1] (0.28ns)   --->   "%and_ln280_12 = and i1 %or_ln280_12, %tmp_639" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1309 'and' 'and_ln280_12' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1310 [1/2] (2.78ns)   --->   "%tmp_640 = fcmp ogt float %out_i_11_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1310 'fcmp' 'tmp_640' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_25)   --->   "%and_ln281_24 = and i1 %or_ln280_12, %tmp_640" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1311 'and' 'and_ln281_24' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln263_113 = trunc i32 %bitcast_ln280_12 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1312 'trunc' 'trunc_ln263_113' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_25)   --->   "%tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_12, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1313 'bitselect' 'tmp_723' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln266_113 = zext i8 %tmp_638 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1314 'zext' 'zext_ln266_113' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln296_113 = trunc i32 %bitcast_ln280_12 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1315 'trunc' 'trunc_ln296_113' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%tmp_701_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_12)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1316 'bitconcatenate' 'tmp_701_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1317 [1/1] (0.99ns)   --->   "%icmp_ln278_75 = icmp eq i31 %trunc_ln263_113, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1317 'icmp' 'icmp_ln278_75' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1318 [1/1] (0.77ns)   --->   "%sub_ln281_113 = sub i9 150, %zext_ln266_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1318 'sub' 'sub_ln281_113' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%sext_ln281_113 = sext i9 %sub_ln281_113 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1319 'sext' 'sext_ln281_113' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1320 [1/1] (0.84ns)   --->   "%icmp_ln282_75 = icmp eq i8 %tmp_638, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1320 'icmp' 'icmp_ln282_75' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1321 [1/1] (0.88ns)   --->   "%icmp_ln284_75 = icmp sgt i9 %sub_ln281_113, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1321 'icmp' 'icmp_ln284_75' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1322 [1/1] (0.88ns)   --->   "%icmp_ln285_75 = icmp slt i9 %sub_ln281_113, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1322 'icmp' 'icmp_ln285_75' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1323 [1/1] (0.77ns)   --->   "%sub_ln294_113 = sub i9 0, %sub_ln281_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1323 'sub' 'sub_ln294_113' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln294_113 = trunc i9 %sub_ln294_113 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1324 'trunc' 'trunc_ln294_113' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1325 [1/1] (0.84ns)   --->   "%icmp_ln295_75 = icmp slt i8 %trunc_ln294_113, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1325 'icmp' 'icmp_ln295_75' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_113)   --->   "%shl_ln297_75 = shl i9 %trunc_ln296_113, %sub_ln294_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1326 'shl' 'shl_ln297_75' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_113)   --->   "%select_ln295_113 = select i1 %icmp_ln295_75, i9 %shl_ln297_75, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1327 'select' 'select_ln295_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%lshr_ln286_113 = lshr i24 %tmp_701_i_i, %sext_ln281_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1328 'lshr' 'lshr_ln286_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%trunc_ln286_113 = trunc i24 %lshr_ln286_113 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1329 'trunc' 'trunc_ln286_113' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_12, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1330 'bitselect' 'tmp_724' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%select_ln288_113 = select i1 %tmp_724, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1331 'select' 'select_ln288_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1332 [1/1] (0.28ns)   --->   "%or_ln282_113 = or i1 %icmp_ln278_75, %icmp_ln282_75" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1332 'or' 'or_ln282_113' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%xor_ln282_113 = xor i1 %or_ln282_113, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1333 'xor' 'xor_ln282_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%and_ln285_229 = and i1 %icmp_ln285_75, %xor_ln282_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1334 'and' 'and_ln285_229' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_113)   --->   "%and_ln285_230 = and i1 %and_ln285_229, %icmp_ln284_75" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1335 'and' 'and_ln285_230' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1336 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_113 = select i1 %and_ln285_230, i9 %trunc_ln286_113, i9 %select_ln288_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1336 'select' 'select_ln285_113' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_113)   --->   "%select_ln278_113 = select i1 %icmp_ln278_75, i9 0, i9 %select_ln285_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1337 'select' 'select_ln278_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_113)   --->   "%xor_ln278_113 = xor i1 %icmp_ln278_75, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1338 'xor' 'xor_ln278_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_113)   --->   "%and_ln282_113 = and i1 %icmp_ln282_75, %xor_ln278_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1339 'and' 'and_ln282_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1340 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_113 = select i1 %and_ln282_113, i9 %trunc_ln296_113, i9 %select_ln278_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1340 'select' 'select_ln282_113' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_113)   --->   "%or_ln284_113 = or i1 %or_ln282_113, %icmp_ln284_75" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1341 'or' 'or_ln284_113' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1342 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_113 = select i1 %or_ln284_113, i9 %select_ln282_113, i9 %select_ln295_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1342 'select' 'select_ln284_113' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1343 [1/1] (0.77ns)   --->   "%sub_ln461_75 = sub i9 0, %select_ln284_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1343 'sub' 'sub_ln461_75' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_25)   --->   "%select_ln303_50 = select i1 %tmp_723, i9 %sub_ln461_75, i9 %select_ln284_113" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1344 'select' 'select_ln303_50' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_25)   --->   "%xor_ln280_12 = xor i1 %and_ln280_12, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1345 'xor' 'xor_ln280_12' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1346 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_25 = and i1 %and_ln281_24, %xor_ln280_12" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1346 'and' 'and_ln281_25' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_25)   --->   "%select_ln281_24 = select i1 %and_ln281_25, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1347 'select' 'select_ln281_24' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_25)   --->   "%or_ln281_12 = or i1 %and_ln281_25, %and_ln280_12" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1348 'or' 'or_ln281_12' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1349 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_25 = select i1 %or_ln281_12, i9 %select_ln281_24, i9 %select_ln303_50" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1349 'select' 'select_ln281_25' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1350 [1/1] (0.00ns)   --->   "%bitcast_ln280_13 = bitcast float %out_i_12_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1350 'bitcast' 'bitcast_ln280_13' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_641 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_13, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1351 'partselect' 'tmp_641' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln280_13 = trunc i32 %bitcast_ln280_13 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1352 'trunc' 'trunc_ln280_13' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1353 [1/1] (0.84ns)   --->   "%icmp_ln280_26 = icmp ne i8 %tmp_641, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1353 'icmp' 'icmp_ln280_26' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1354 [1/1] (1.05ns)   --->   "%icmp_ln280_27 = icmp eq i23 %trunc_ln280_13, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1354 'icmp' 'icmp_ln280_27' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1355 [1/1] (0.28ns)   --->   "%or_ln280_13 = or i1 %icmp_ln280_27, %icmp_ln280_26" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1355 'or' 'or_ln280_13' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1356 [1/2] (2.78ns)   --->   "%tmp_642 = fcmp olt float %out_i_12_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1356 'fcmp' 'tmp_642' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1357 [1/1] (0.28ns)   --->   "%and_ln280_13 = and i1 %or_ln280_13, %tmp_642" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1357 'and' 'and_ln280_13' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1358 [1/2] (2.78ns)   --->   "%tmp_643 = fcmp ogt float %out_i_12_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1358 'fcmp' 'tmp_643' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_27)   --->   "%and_ln281_26 = and i1 %or_ln280_13, %tmp_643" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1359 'and' 'and_ln281_26' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln263_114 = trunc i32 %bitcast_ln280_13 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1360 'trunc' 'trunc_ln263_114' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_27)   --->   "%tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_13, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1361 'bitselect' 'tmp_725' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln266_114 = zext i8 %tmp_641 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1362 'zext' 'zext_ln266_114' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln296_114 = trunc i32 %bitcast_ln280_13 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1363 'trunc' 'trunc_ln296_114' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%tmp_703_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_13)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1364 'bitconcatenate' 'tmp_703_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1365 [1/1] (0.99ns)   --->   "%icmp_ln278_76 = icmp eq i31 %trunc_ln263_114, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1365 'icmp' 'icmp_ln278_76' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1366 [1/1] (0.77ns)   --->   "%sub_ln281_114 = sub i9 150, %zext_ln266_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1366 'sub' 'sub_ln281_114' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%sext_ln281_114 = sext i9 %sub_ln281_114 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1367 'sext' 'sext_ln281_114' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1368 [1/1] (0.84ns)   --->   "%icmp_ln282_76 = icmp eq i8 %tmp_641, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1368 'icmp' 'icmp_ln282_76' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1369 [1/1] (0.88ns)   --->   "%icmp_ln284_76 = icmp sgt i9 %sub_ln281_114, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1369 'icmp' 'icmp_ln284_76' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1370 [1/1] (0.88ns)   --->   "%icmp_ln285_76 = icmp slt i9 %sub_ln281_114, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1370 'icmp' 'icmp_ln285_76' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1371 [1/1] (0.77ns)   --->   "%sub_ln294_114 = sub i9 0, %sub_ln281_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1371 'sub' 'sub_ln294_114' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln294_114 = trunc i9 %sub_ln294_114 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1372 'trunc' 'trunc_ln294_114' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1373 [1/1] (0.84ns)   --->   "%icmp_ln295_76 = icmp slt i8 %trunc_ln294_114, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1373 'icmp' 'icmp_ln295_76' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_114)   --->   "%shl_ln297_76 = shl i9 %trunc_ln296_114, %sub_ln294_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1374 'shl' 'shl_ln297_76' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_114)   --->   "%select_ln295_114 = select i1 %icmp_ln295_76, i9 %shl_ln297_76, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1375 'select' 'select_ln295_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%lshr_ln286_114 = lshr i24 %tmp_703_i_i, %sext_ln281_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1376 'lshr' 'lshr_ln286_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%trunc_ln286_114 = trunc i24 %lshr_ln286_114 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1377 'trunc' 'trunc_ln286_114' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_13, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1378 'bitselect' 'tmp_726' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%select_ln288_114 = select i1 %tmp_726, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1379 'select' 'select_ln288_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1380 [1/1] (0.28ns)   --->   "%or_ln282_114 = or i1 %icmp_ln278_76, %icmp_ln282_76" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1380 'or' 'or_ln282_114' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%xor_ln282_114 = xor i1 %or_ln282_114, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1381 'xor' 'xor_ln282_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%and_ln285_231 = and i1 %icmp_ln285_76, %xor_ln282_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1382 'and' 'and_ln285_231' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_114)   --->   "%and_ln285_232 = and i1 %and_ln285_231, %icmp_ln284_76" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1383 'and' 'and_ln285_232' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1384 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_114 = select i1 %and_ln285_232, i9 %trunc_ln286_114, i9 %select_ln288_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1384 'select' 'select_ln285_114' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_114)   --->   "%select_ln278_114 = select i1 %icmp_ln278_76, i9 0, i9 %select_ln285_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1385 'select' 'select_ln278_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_114)   --->   "%xor_ln278_114 = xor i1 %icmp_ln278_76, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1386 'xor' 'xor_ln278_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_114)   --->   "%and_ln282_114 = and i1 %icmp_ln282_76, %xor_ln278_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1387 'and' 'and_ln282_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1388 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_114 = select i1 %and_ln282_114, i9 %trunc_ln296_114, i9 %select_ln278_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1388 'select' 'select_ln282_114' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_114)   --->   "%or_ln284_114 = or i1 %or_ln282_114, %icmp_ln284_76" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1389 'or' 'or_ln284_114' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1390 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_114 = select i1 %or_ln284_114, i9 %select_ln282_114, i9 %select_ln295_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1390 'select' 'select_ln284_114' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1391 [1/1] (0.77ns)   --->   "%sub_ln461_76 = sub i9 0, %select_ln284_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1391 'sub' 'sub_ln461_76' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_27)   --->   "%select_ln303_51 = select i1 %tmp_725, i9 %sub_ln461_76, i9 %select_ln284_114" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1392 'select' 'select_ln303_51' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_27)   --->   "%xor_ln280_13 = xor i1 %and_ln280_13, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1393 'xor' 'xor_ln280_13' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1394 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_27 = and i1 %and_ln281_26, %xor_ln280_13" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1394 'and' 'and_ln281_27' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_27)   --->   "%select_ln281_26 = select i1 %and_ln281_27, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1395 'select' 'select_ln281_26' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_27)   --->   "%or_ln281_13 = or i1 %and_ln281_27, %and_ln280_13" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1396 'or' 'or_ln281_13' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1397 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_27 = select i1 %or_ln281_13, i9 %select_ln281_26, i9 %select_ln303_51" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1397 'select' 'select_ln281_27' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1398 [1/1] (0.00ns)   --->   "%bitcast_ln280_14 = bitcast float %out_i_13_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1398 'bitcast' 'bitcast_ln280_14' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_644 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_14, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1399 'partselect' 'tmp_644' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln280_14 = trunc i32 %bitcast_ln280_14 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1400 'trunc' 'trunc_ln280_14' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1401 [1/1] (0.84ns)   --->   "%icmp_ln280_28 = icmp ne i8 %tmp_644, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1401 'icmp' 'icmp_ln280_28' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1402 [1/1] (1.05ns)   --->   "%icmp_ln280_29 = icmp eq i23 %trunc_ln280_14, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1402 'icmp' 'icmp_ln280_29' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1403 [1/1] (0.28ns)   --->   "%or_ln280_14 = or i1 %icmp_ln280_29, %icmp_ln280_28" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1403 'or' 'or_ln280_14' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1404 [1/2] (2.78ns)   --->   "%tmp_645 = fcmp olt float %out_i_13_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1404 'fcmp' 'tmp_645' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1405 [1/1] (0.28ns)   --->   "%and_ln280_14 = and i1 %or_ln280_14, %tmp_645" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1405 'and' 'and_ln280_14' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1406 [1/2] (2.78ns)   --->   "%tmp_646 = fcmp ogt float %out_i_13_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1406 'fcmp' 'tmp_646' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_29)   --->   "%and_ln281_28 = and i1 %or_ln280_14, %tmp_646" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1407 'and' 'and_ln281_28' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln263_115 = trunc i32 %bitcast_ln280_14 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1408 'trunc' 'trunc_ln263_115' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_29)   --->   "%tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_14, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1409 'bitselect' 'tmp_727' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln266_115 = zext i8 %tmp_644 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1410 'zext' 'zext_ln266_115' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln296_115 = trunc i32 %bitcast_ln280_14 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1411 'trunc' 'trunc_ln296_115' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%tmp_705_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_14)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1412 'bitconcatenate' 'tmp_705_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1413 [1/1] (0.99ns)   --->   "%icmp_ln278_77 = icmp eq i31 %trunc_ln263_115, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1413 'icmp' 'icmp_ln278_77' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1414 [1/1] (0.77ns)   --->   "%sub_ln281_115 = sub i9 150, %zext_ln266_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1414 'sub' 'sub_ln281_115' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%sext_ln281_115 = sext i9 %sub_ln281_115 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1415 'sext' 'sext_ln281_115' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1416 [1/1] (0.84ns)   --->   "%icmp_ln282_77 = icmp eq i8 %tmp_644, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1416 'icmp' 'icmp_ln282_77' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1417 [1/1] (0.88ns)   --->   "%icmp_ln284_77 = icmp sgt i9 %sub_ln281_115, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1417 'icmp' 'icmp_ln284_77' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1418 [1/1] (0.88ns)   --->   "%icmp_ln285_77 = icmp slt i9 %sub_ln281_115, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1418 'icmp' 'icmp_ln285_77' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1419 [1/1] (0.77ns)   --->   "%sub_ln294_115 = sub i9 0, %sub_ln281_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1419 'sub' 'sub_ln294_115' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1420 [1/1] (0.00ns)   --->   "%trunc_ln294_115 = trunc i9 %sub_ln294_115 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1420 'trunc' 'trunc_ln294_115' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1421 [1/1] (0.84ns)   --->   "%icmp_ln295_77 = icmp slt i8 %trunc_ln294_115, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1421 'icmp' 'icmp_ln295_77' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_115)   --->   "%shl_ln297_77 = shl i9 %trunc_ln296_115, %sub_ln294_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1422 'shl' 'shl_ln297_77' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_115)   --->   "%select_ln295_115 = select i1 %icmp_ln295_77, i9 %shl_ln297_77, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1423 'select' 'select_ln295_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%lshr_ln286_115 = lshr i24 %tmp_705_i_i, %sext_ln281_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1424 'lshr' 'lshr_ln286_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%trunc_ln286_115 = trunc i24 %lshr_ln286_115 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1425 'trunc' 'trunc_ln286_115' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_14, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1426 'bitselect' 'tmp_728' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%select_ln288_115 = select i1 %tmp_728, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1427 'select' 'select_ln288_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1428 [1/1] (0.28ns)   --->   "%or_ln282_115 = or i1 %icmp_ln278_77, %icmp_ln282_77" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1428 'or' 'or_ln282_115' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%xor_ln282_115 = xor i1 %or_ln282_115, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1429 'xor' 'xor_ln282_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%and_ln285_233 = and i1 %icmp_ln285_77, %xor_ln282_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1430 'and' 'and_ln285_233' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_115)   --->   "%and_ln285_234 = and i1 %and_ln285_233, %icmp_ln284_77" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1431 'and' 'and_ln285_234' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1432 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_115 = select i1 %and_ln285_234, i9 %trunc_ln286_115, i9 %select_ln288_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1432 'select' 'select_ln285_115' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_115)   --->   "%select_ln278_115 = select i1 %icmp_ln278_77, i9 0, i9 %select_ln285_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1433 'select' 'select_ln278_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_115)   --->   "%xor_ln278_115 = xor i1 %icmp_ln278_77, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1434 'xor' 'xor_ln278_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_115)   --->   "%and_ln282_115 = and i1 %icmp_ln282_77, %xor_ln278_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1435 'and' 'and_ln282_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1436 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_115 = select i1 %and_ln282_115, i9 %trunc_ln296_115, i9 %select_ln278_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1436 'select' 'select_ln282_115' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_115)   --->   "%or_ln284_115 = or i1 %or_ln282_115, %icmp_ln284_77" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1437 'or' 'or_ln284_115' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1438 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_115 = select i1 %or_ln284_115, i9 %select_ln282_115, i9 %select_ln295_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1438 'select' 'select_ln284_115' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1439 [1/1] (0.77ns)   --->   "%sub_ln461_77 = sub i9 0, %select_ln284_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1439 'sub' 'sub_ln461_77' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_29)   --->   "%select_ln303_52 = select i1 %tmp_727, i9 %sub_ln461_77, i9 %select_ln284_115" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1440 'select' 'select_ln303_52' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_29)   --->   "%xor_ln280_14 = xor i1 %and_ln280_14, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1441 'xor' 'xor_ln280_14' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1442 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_29 = and i1 %and_ln281_28, %xor_ln280_14" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1442 'and' 'and_ln281_29' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_29)   --->   "%select_ln281_28 = select i1 %and_ln281_29, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1443 'select' 'select_ln281_28' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_29)   --->   "%or_ln281_14 = or i1 %and_ln281_29, %and_ln280_14" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1444 'or' 'or_ln281_14' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1445 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_29 = select i1 %or_ln281_14, i9 %select_ln281_28, i9 %select_ln303_52" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1445 'select' 'select_ln281_29' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1446 [1/1] (0.00ns)   --->   "%bitcast_ln280_15 = bitcast float %out_i_14_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1446 'bitcast' 'bitcast_ln280_15' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_647 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_15, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1447 'partselect' 'tmp_647' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln280_15 = trunc i32 %bitcast_ln280_15 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1448 'trunc' 'trunc_ln280_15' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1449 [1/1] (0.84ns)   --->   "%icmp_ln280_30 = icmp ne i8 %tmp_647, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1449 'icmp' 'icmp_ln280_30' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1450 [1/1] (1.05ns)   --->   "%icmp_ln280_31 = icmp eq i23 %trunc_ln280_15, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1450 'icmp' 'icmp_ln280_31' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1451 [1/1] (0.28ns)   --->   "%or_ln280_15 = or i1 %icmp_ln280_31, %icmp_ln280_30" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1451 'or' 'or_ln280_15' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1452 [1/2] (2.78ns)   --->   "%tmp_648 = fcmp olt float %out_i_14_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1452 'fcmp' 'tmp_648' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1453 [1/1] (0.28ns)   --->   "%and_ln280_15 = and i1 %or_ln280_15, %tmp_648" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1453 'and' 'and_ln280_15' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1454 [1/2] (2.78ns)   --->   "%tmp_649 = fcmp ogt float %out_i_14_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1454 'fcmp' 'tmp_649' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_31)   --->   "%and_ln281_30 = and i1 %or_ln280_15, %tmp_649" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1455 'and' 'and_ln281_30' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln263_116 = trunc i32 %bitcast_ln280_15 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1456 'trunc' 'trunc_ln263_116' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_31)   --->   "%tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_15, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1457 'bitselect' 'tmp_729' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln266_116 = zext i8 %tmp_647 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1458 'zext' 'zext_ln266_116' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1459 [1/1] (0.00ns)   --->   "%trunc_ln296_116 = trunc i32 %bitcast_ln280_15 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1459 'trunc' 'trunc_ln296_116' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%tmp_707_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_15)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1460 'bitconcatenate' 'tmp_707_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1461 [1/1] (0.99ns)   --->   "%icmp_ln278_78 = icmp eq i31 %trunc_ln263_116, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1461 'icmp' 'icmp_ln278_78' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1462 [1/1] (0.77ns)   --->   "%sub_ln281_116 = sub i9 150, %zext_ln266_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1462 'sub' 'sub_ln281_116' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%sext_ln281_116 = sext i9 %sub_ln281_116 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1463 'sext' 'sext_ln281_116' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1464 [1/1] (0.84ns)   --->   "%icmp_ln282_78 = icmp eq i8 %tmp_647, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1464 'icmp' 'icmp_ln282_78' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1465 [1/1] (0.88ns)   --->   "%icmp_ln284_78 = icmp sgt i9 %sub_ln281_116, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1465 'icmp' 'icmp_ln284_78' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1466 [1/1] (0.88ns)   --->   "%icmp_ln285_78 = icmp slt i9 %sub_ln281_116, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1466 'icmp' 'icmp_ln285_78' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1467 [1/1] (0.77ns)   --->   "%sub_ln294_116 = sub i9 0, %sub_ln281_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1467 'sub' 'sub_ln294_116' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1468 [1/1] (0.00ns)   --->   "%trunc_ln294_116 = trunc i9 %sub_ln294_116 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1468 'trunc' 'trunc_ln294_116' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1469 [1/1] (0.84ns)   --->   "%icmp_ln295_78 = icmp slt i8 %trunc_ln294_116, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1469 'icmp' 'icmp_ln295_78' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_116)   --->   "%shl_ln297_78 = shl i9 %trunc_ln296_116, %sub_ln294_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1470 'shl' 'shl_ln297_78' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_116)   --->   "%select_ln295_116 = select i1 %icmp_ln295_78, i9 %shl_ln297_78, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1471 'select' 'select_ln295_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%lshr_ln286_116 = lshr i24 %tmp_707_i_i, %sext_ln281_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1472 'lshr' 'lshr_ln286_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%trunc_ln286_116 = trunc i24 %lshr_ln286_116 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1473 'trunc' 'trunc_ln286_116' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_15, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1474 'bitselect' 'tmp_730' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%select_ln288_116 = select i1 %tmp_730, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1475 'select' 'select_ln288_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1476 [1/1] (0.28ns)   --->   "%or_ln282_116 = or i1 %icmp_ln278_78, %icmp_ln282_78" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1476 'or' 'or_ln282_116' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%xor_ln282_116 = xor i1 %or_ln282_116, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1477 'xor' 'xor_ln282_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%and_ln285_235 = and i1 %icmp_ln285_78, %xor_ln282_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1478 'and' 'and_ln285_235' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_116)   --->   "%and_ln285_236 = and i1 %and_ln285_235, %icmp_ln284_78" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1479 'and' 'and_ln285_236' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1480 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_116 = select i1 %and_ln285_236, i9 %trunc_ln286_116, i9 %select_ln288_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1480 'select' 'select_ln285_116' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_116)   --->   "%select_ln278_116 = select i1 %icmp_ln278_78, i9 0, i9 %select_ln285_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1481 'select' 'select_ln278_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_116)   --->   "%xor_ln278_116 = xor i1 %icmp_ln278_78, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1482 'xor' 'xor_ln278_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_116)   --->   "%and_ln282_116 = and i1 %icmp_ln282_78, %xor_ln278_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1483 'and' 'and_ln282_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1484 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_116 = select i1 %and_ln282_116, i9 %trunc_ln296_116, i9 %select_ln278_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1484 'select' 'select_ln282_116' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_116)   --->   "%or_ln284_116 = or i1 %or_ln282_116, %icmp_ln284_78" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1485 'or' 'or_ln284_116' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1486 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_116 = select i1 %or_ln284_116, i9 %select_ln282_116, i9 %select_ln295_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1486 'select' 'select_ln284_116' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1487 [1/1] (0.77ns)   --->   "%sub_ln461_78 = sub i9 0, %select_ln284_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1487 'sub' 'sub_ln461_78' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_31)   --->   "%select_ln303_53 = select i1 %tmp_729, i9 %sub_ln461_78, i9 %select_ln284_116" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1488 'select' 'select_ln303_53' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_31)   --->   "%xor_ln280_15 = xor i1 %and_ln280_15, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1489 'xor' 'xor_ln280_15' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1490 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_31 = and i1 %and_ln281_30, %xor_ln280_15" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1490 'and' 'and_ln281_31' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_31)   --->   "%select_ln281_30 = select i1 %and_ln281_31, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1491 'select' 'select_ln281_30' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_31)   --->   "%or_ln281_15 = or i1 %and_ln281_31, %and_ln280_15" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1492 'or' 'or_ln281_15' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1493 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_31 = select i1 %or_ln281_15, i9 %select_ln281_30, i9 %select_ln303_53" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1493 'select' 'select_ln281_31' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1494 [1/1] (0.00ns)   --->   "%bitcast_ln280_16 = bitcast float %out_i_15_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1494 'bitcast' 'bitcast_ln280_16' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_650 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_16, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1495 'partselect' 'tmp_650' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln280_16 = trunc i32 %bitcast_ln280_16 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1496 'trunc' 'trunc_ln280_16' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1497 [1/1] (0.84ns)   --->   "%icmp_ln280_32 = icmp ne i8 %tmp_650, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1497 'icmp' 'icmp_ln280_32' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1498 [1/1] (1.05ns)   --->   "%icmp_ln280_33 = icmp eq i23 %trunc_ln280_16, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1498 'icmp' 'icmp_ln280_33' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1499 [1/1] (0.28ns)   --->   "%or_ln280_16 = or i1 %icmp_ln280_33, %icmp_ln280_32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1499 'or' 'or_ln280_16' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1500 [1/2] (2.78ns)   --->   "%tmp_651 = fcmp olt float %out_i_15_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1500 'fcmp' 'tmp_651' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1501 [1/1] (0.28ns)   --->   "%and_ln280_16 = and i1 %or_ln280_16, %tmp_651" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1501 'and' 'and_ln280_16' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1502 [1/2] (2.78ns)   --->   "%tmp_652 = fcmp ogt float %out_i_15_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1502 'fcmp' 'tmp_652' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_33)   --->   "%and_ln281_32 = and i1 %or_ln280_16, %tmp_652" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1503 'and' 'and_ln281_32' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln263_117 = trunc i32 %bitcast_ln280_16 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1504 'trunc' 'trunc_ln263_117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_33)   --->   "%tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_16, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1505 'bitselect' 'tmp_731' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln266_117 = zext i8 %tmp_650 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1506 'zext' 'zext_ln266_117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln296_117 = trunc i32 %bitcast_ln280_16 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1507 'trunc' 'trunc_ln296_117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%tmp_709_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_16)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1508 'bitconcatenate' 'tmp_709_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1509 [1/1] (0.99ns)   --->   "%icmp_ln278_79 = icmp eq i31 %trunc_ln263_117, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1509 'icmp' 'icmp_ln278_79' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1510 [1/1] (0.77ns)   --->   "%sub_ln281_117 = sub i9 150, %zext_ln266_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1510 'sub' 'sub_ln281_117' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%sext_ln281_117 = sext i9 %sub_ln281_117 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1511 'sext' 'sext_ln281_117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1512 [1/1] (0.84ns)   --->   "%icmp_ln282_79 = icmp eq i8 %tmp_650, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1512 'icmp' 'icmp_ln282_79' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1513 [1/1] (0.88ns)   --->   "%icmp_ln284_79 = icmp sgt i9 %sub_ln281_117, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1513 'icmp' 'icmp_ln284_79' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1514 [1/1] (0.88ns)   --->   "%icmp_ln285_79 = icmp slt i9 %sub_ln281_117, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1514 'icmp' 'icmp_ln285_79' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1515 [1/1] (0.77ns)   --->   "%sub_ln294_117 = sub i9 0, %sub_ln281_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1515 'sub' 'sub_ln294_117' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln294_117 = trunc i9 %sub_ln294_117 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1516 'trunc' 'trunc_ln294_117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1517 [1/1] (0.84ns)   --->   "%icmp_ln295_79 = icmp slt i8 %trunc_ln294_117, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1517 'icmp' 'icmp_ln295_79' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_117)   --->   "%shl_ln297_79 = shl i9 %trunc_ln296_117, %sub_ln294_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1518 'shl' 'shl_ln297_79' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_117)   --->   "%select_ln295_117 = select i1 %icmp_ln295_79, i9 %shl_ln297_79, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1519 'select' 'select_ln295_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%lshr_ln286_117 = lshr i24 %tmp_709_i_i, %sext_ln281_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1520 'lshr' 'lshr_ln286_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%trunc_ln286_117 = trunc i24 %lshr_ln286_117 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1521 'trunc' 'trunc_ln286_117' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_16, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1522 'bitselect' 'tmp_732' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%select_ln288_117 = select i1 %tmp_732, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1523 'select' 'select_ln288_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1524 [1/1] (0.28ns)   --->   "%or_ln282_117 = or i1 %icmp_ln278_79, %icmp_ln282_79" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1524 'or' 'or_ln282_117' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%xor_ln282_117 = xor i1 %or_ln282_117, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1525 'xor' 'xor_ln282_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%and_ln285_237 = and i1 %icmp_ln285_79, %xor_ln282_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1526 'and' 'and_ln285_237' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_117)   --->   "%and_ln285_238 = and i1 %and_ln285_237, %icmp_ln284_79" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1527 'and' 'and_ln285_238' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1528 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_117 = select i1 %and_ln285_238, i9 %trunc_ln286_117, i9 %select_ln288_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1528 'select' 'select_ln285_117' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_117)   --->   "%select_ln278_117 = select i1 %icmp_ln278_79, i9 0, i9 %select_ln285_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1529 'select' 'select_ln278_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_117)   --->   "%xor_ln278_117 = xor i1 %icmp_ln278_79, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1530 'xor' 'xor_ln278_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_117)   --->   "%and_ln282_117 = and i1 %icmp_ln282_79, %xor_ln278_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1531 'and' 'and_ln282_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1532 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_117 = select i1 %and_ln282_117, i9 %trunc_ln296_117, i9 %select_ln278_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1532 'select' 'select_ln282_117' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_117)   --->   "%or_ln284_117 = or i1 %or_ln282_117, %icmp_ln284_79" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1533 'or' 'or_ln284_117' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1534 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_117 = select i1 %or_ln284_117, i9 %select_ln282_117, i9 %select_ln295_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1534 'select' 'select_ln284_117' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1535 [1/1] (0.77ns)   --->   "%sub_ln461_79 = sub i9 0, %select_ln284_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1535 'sub' 'sub_ln461_79' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_33)   --->   "%select_ln303_54 = select i1 %tmp_731, i9 %sub_ln461_79, i9 %select_ln284_117" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1536 'select' 'select_ln303_54' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_33)   --->   "%xor_ln280_16 = xor i1 %and_ln280_16, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1537 'xor' 'xor_ln280_16' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1538 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_33 = and i1 %and_ln281_32, %xor_ln280_16" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1538 'and' 'and_ln281_33' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_33)   --->   "%select_ln281_32 = select i1 %and_ln281_33, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1539 'select' 'select_ln281_32' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_33)   --->   "%or_ln281_16 = or i1 %and_ln281_33, %and_ln280_16" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1540 'or' 'or_ln281_16' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1541 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_33 = select i1 %or_ln281_16, i9 %select_ln281_32, i9 %select_ln303_54" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1541 'select' 'select_ln281_33' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1542 [1/1] (0.00ns)   --->   "%bitcast_ln280_17 = bitcast float %out_i_16_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1542 'bitcast' 'bitcast_ln280_17' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_653 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_17, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1543 'partselect' 'tmp_653' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln280_17 = trunc i32 %bitcast_ln280_17 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1544 'trunc' 'trunc_ln280_17' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1545 [1/1] (0.84ns)   --->   "%icmp_ln280_34 = icmp ne i8 %tmp_653, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1545 'icmp' 'icmp_ln280_34' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1546 [1/1] (1.05ns)   --->   "%icmp_ln280_35 = icmp eq i23 %trunc_ln280_17, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1546 'icmp' 'icmp_ln280_35' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1547 [1/1] (0.28ns)   --->   "%or_ln280_17 = or i1 %icmp_ln280_35, %icmp_ln280_34" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1547 'or' 'or_ln280_17' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1548 [1/2] (2.78ns)   --->   "%tmp_654 = fcmp olt float %out_i_16_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1548 'fcmp' 'tmp_654' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1549 [1/1] (0.28ns)   --->   "%and_ln280_17 = and i1 %or_ln280_17, %tmp_654" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1549 'and' 'and_ln280_17' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1550 [1/2] (2.78ns)   --->   "%tmp_655 = fcmp ogt float %out_i_16_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1550 'fcmp' 'tmp_655' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_35)   --->   "%and_ln281_34 = and i1 %or_ln280_17, %tmp_655" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1551 'and' 'and_ln281_34' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln263_118 = trunc i32 %bitcast_ln280_17 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1552 'trunc' 'trunc_ln263_118' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_35)   --->   "%tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_17, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1553 'bitselect' 'tmp_733' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln266_118 = zext i8 %tmp_653 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1554 'zext' 'zext_ln266_118' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln296_118 = trunc i32 %bitcast_ln280_17 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1555 'trunc' 'trunc_ln296_118' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%tmp_711_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_17)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1556 'bitconcatenate' 'tmp_711_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1557 [1/1] (0.99ns)   --->   "%icmp_ln278_80 = icmp eq i31 %trunc_ln263_118, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1557 'icmp' 'icmp_ln278_80' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1558 [1/1] (0.77ns)   --->   "%sub_ln281_118 = sub i9 150, %zext_ln266_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1558 'sub' 'sub_ln281_118' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%sext_ln281_118 = sext i9 %sub_ln281_118 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1559 'sext' 'sext_ln281_118' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1560 [1/1] (0.84ns)   --->   "%icmp_ln282_80 = icmp eq i8 %tmp_653, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1560 'icmp' 'icmp_ln282_80' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1561 [1/1] (0.88ns)   --->   "%icmp_ln284_80 = icmp sgt i9 %sub_ln281_118, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1561 'icmp' 'icmp_ln284_80' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1562 [1/1] (0.88ns)   --->   "%icmp_ln285_80 = icmp slt i9 %sub_ln281_118, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1562 'icmp' 'icmp_ln285_80' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1563 [1/1] (0.77ns)   --->   "%sub_ln294_118 = sub i9 0, %sub_ln281_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1563 'sub' 'sub_ln294_118' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln294_118 = trunc i9 %sub_ln294_118 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1564 'trunc' 'trunc_ln294_118' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1565 [1/1] (0.84ns)   --->   "%icmp_ln295_80 = icmp slt i8 %trunc_ln294_118, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1565 'icmp' 'icmp_ln295_80' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_118)   --->   "%shl_ln297_80 = shl i9 %trunc_ln296_118, %sub_ln294_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1566 'shl' 'shl_ln297_80' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_118)   --->   "%select_ln295_118 = select i1 %icmp_ln295_80, i9 %shl_ln297_80, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1567 'select' 'select_ln295_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%lshr_ln286_118 = lshr i24 %tmp_711_i_i, %sext_ln281_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1568 'lshr' 'lshr_ln286_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%trunc_ln286_118 = trunc i24 %lshr_ln286_118 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1569 'trunc' 'trunc_ln286_118' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_17, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1570 'bitselect' 'tmp_734' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%select_ln288_118 = select i1 %tmp_734, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1571 'select' 'select_ln288_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1572 [1/1] (0.28ns)   --->   "%or_ln282_118 = or i1 %icmp_ln278_80, %icmp_ln282_80" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1572 'or' 'or_ln282_118' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%xor_ln282_118 = xor i1 %or_ln282_118, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1573 'xor' 'xor_ln282_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%and_ln285_239 = and i1 %icmp_ln285_80, %xor_ln282_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1574 'and' 'and_ln285_239' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_118)   --->   "%and_ln285_240 = and i1 %and_ln285_239, %icmp_ln284_80" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1575 'and' 'and_ln285_240' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1576 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_118 = select i1 %and_ln285_240, i9 %trunc_ln286_118, i9 %select_ln288_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1576 'select' 'select_ln285_118' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_118)   --->   "%select_ln278_118 = select i1 %icmp_ln278_80, i9 0, i9 %select_ln285_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1577 'select' 'select_ln278_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_118)   --->   "%xor_ln278_118 = xor i1 %icmp_ln278_80, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1578 'xor' 'xor_ln278_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_118)   --->   "%and_ln282_118 = and i1 %icmp_ln282_80, %xor_ln278_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1579 'and' 'and_ln282_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1580 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_118 = select i1 %and_ln282_118, i9 %trunc_ln296_118, i9 %select_ln278_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1580 'select' 'select_ln282_118' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_118)   --->   "%or_ln284_118 = or i1 %or_ln282_118, %icmp_ln284_80" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1581 'or' 'or_ln284_118' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1582 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_118 = select i1 %or_ln284_118, i9 %select_ln282_118, i9 %select_ln295_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1582 'select' 'select_ln284_118' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1583 [1/1] (0.77ns)   --->   "%sub_ln461_80 = sub i9 0, %select_ln284_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1583 'sub' 'sub_ln461_80' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_35)   --->   "%select_ln303_55 = select i1 %tmp_733, i9 %sub_ln461_80, i9 %select_ln284_118" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1584 'select' 'select_ln303_55' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_35)   --->   "%xor_ln280_17 = xor i1 %and_ln280_17, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1585 'xor' 'xor_ln280_17' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1586 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_35 = and i1 %and_ln281_34, %xor_ln280_17" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1586 'and' 'and_ln281_35' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_35)   --->   "%select_ln281_34 = select i1 %and_ln281_35, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1587 'select' 'select_ln281_34' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_35)   --->   "%or_ln281_17 = or i1 %and_ln281_35, %and_ln280_17" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1588 'or' 'or_ln281_17' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1589 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_35 = select i1 %or_ln281_17, i9 %select_ln281_34, i9 %select_ln303_55" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1589 'select' 'select_ln281_35' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1590 [1/1] (0.00ns)   --->   "%bitcast_ln280_18 = bitcast float %out_i_17_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1590 'bitcast' 'bitcast_ln280_18' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_656 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_18, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1591 'partselect' 'tmp_656' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1592 [1/1] (0.00ns)   --->   "%trunc_ln280_18 = trunc i32 %bitcast_ln280_18 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1592 'trunc' 'trunc_ln280_18' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1593 [1/1] (0.84ns)   --->   "%icmp_ln280_36 = icmp ne i8 %tmp_656, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1593 'icmp' 'icmp_ln280_36' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1594 [1/1] (1.05ns)   --->   "%icmp_ln280_37 = icmp eq i23 %trunc_ln280_18, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1594 'icmp' 'icmp_ln280_37' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1595 [1/1] (0.28ns)   --->   "%or_ln280_18 = or i1 %icmp_ln280_37, %icmp_ln280_36" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1595 'or' 'or_ln280_18' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1596 [1/2] (2.78ns)   --->   "%tmp_657 = fcmp olt float %out_i_17_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1596 'fcmp' 'tmp_657' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1597 [1/1] (0.28ns)   --->   "%and_ln280_18 = and i1 %or_ln280_18, %tmp_657" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1597 'and' 'and_ln280_18' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1598 [1/2] (2.78ns)   --->   "%tmp_658 = fcmp ogt float %out_i_17_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1598 'fcmp' 'tmp_658' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_37)   --->   "%and_ln281_36 = and i1 %or_ln280_18, %tmp_658" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1599 'and' 'and_ln281_36' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln263_119 = trunc i32 %bitcast_ln280_18 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1600 'trunc' 'trunc_ln263_119' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_37)   --->   "%tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_18, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1601 'bitselect' 'tmp_735' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln266_119 = zext i8 %tmp_656 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1602 'zext' 'zext_ln266_119' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln296_119 = trunc i32 %bitcast_ln280_18 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1603 'trunc' 'trunc_ln296_119' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%tmp_713_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_18)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1604 'bitconcatenate' 'tmp_713_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1605 [1/1] (0.99ns)   --->   "%icmp_ln278_81 = icmp eq i31 %trunc_ln263_119, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1605 'icmp' 'icmp_ln278_81' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1606 [1/1] (0.77ns)   --->   "%sub_ln281_119 = sub i9 150, %zext_ln266_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1606 'sub' 'sub_ln281_119' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%sext_ln281_119 = sext i9 %sub_ln281_119 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1607 'sext' 'sext_ln281_119' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1608 [1/1] (0.84ns)   --->   "%icmp_ln282_81 = icmp eq i8 %tmp_656, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1608 'icmp' 'icmp_ln282_81' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1609 [1/1] (0.88ns)   --->   "%icmp_ln284_81 = icmp sgt i9 %sub_ln281_119, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1609 'icmp' 'icmp_ln284_81' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1610 [1/1] (0.88ns)   --->   "%icmp_ln285_81 = icmp slt i9 %sub_ln281_119, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1610 'icmp' 'icmp_ln285_81' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1611 [1/1] (0.77ns)   --->   "%sub_ln294_119 = sub i9 0, %sub_ln281_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1611 'sub' 'sub_ln294_119' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln294_119 = trunc i9 %sub_ln294_119 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1612 'trunc' 'trunc_ln294_119' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1613 [1/1] (0.84ns)   --->   "%icmp_ln295_81 = icmp slt i8 %trunc_ln294_119, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1613 'icmp' 'icmp_ln295_81' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_119)   --->   "%shl_ln297_81 = shl i9 %trunc_ln296_119, %sub_ln294_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1614 'shl' 'shl_ln297_81' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_119)   --->   "%select_ln295_119 = select i1 %icmp_ln295_81, i9 %shl_ln297_81, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1615 'select' 'select_ln295_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%lshr_ln286_119 = lshr i24 %tmp_713_i_i, %sext_ln281_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1616 'lshr' 'lshr_ln286_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%trunc_ln286_119 = trunc i24 %lshr_ln286_119 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1617 'trunc' 'trunc_ln286_119' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_18, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1618 'bitselect' 'tmp_736' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%select_ln288_119 = select i1 %tmp_736, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1619 'select' 'select_ln288_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1620 [1/1] (0.28ns)   --->   "%or_ln282_119 = or i1 %icmp_ln278_81, %icmp_ln282_81" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1620 'or' 'or_ln282_119' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%xor_ln282_119 = xor i1 %or_ln282_119, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1621 'xor' 'xor_ln282_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%and_ln285_241 = and i1 %icmp_ln285_81, %xor_ln282_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1622 'and' 'and_ln285_241' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_119)   --->   "%and_ln285_242 = and i1 %and_ln285_241, %icmp_ln284_81" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1623 'and' 'and_ln285_242' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1624 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_119 = select i1 %and_ln285_242, i9 %trunc_ln286_119, i9 %select_ln288_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1624 'select' 'select_ln285_119' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_119)   --->   "%select_ln278_119 = select i1 %icmp_ln278_81, i9 0, i9 %select_ln285_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1625 'select' 'select_ln278_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_119)   --->   "%xor_ln278_119 = xor i1 %icmp_ln278_81, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1626 'xor' 'xor_ln278_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_119)   --->   "%and_ln282_119 = and i1 %icmp_ln282_81, %xor_ln278_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1627 'and' 'and_ln282_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1628 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_119 = select i1 %and_ln282_119, i9 %trunc_ln296_119, i9 %select_ln278_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1628 'select' 'select_ln282_119' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_119)   --->   "%or_ln284_119 = or i1 %or_ln282_119, %icmp_ln284_81" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1629 'or' 'or_ln284_119' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1630 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_119 = select i1 %or_ln284_119, i9 %select_ln282_119, i9 %select_ln295_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1630 'select' 'select_ln284_119' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1631 [1/1] (0.77ns)   --->   "%sub_ln461_81 = sub i9 0, %select_ln284_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1631 'sub' 'sub_ln461_81' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_37)   --->   "%select_ln303_56 = select i1 %tmp_735, i9 %sub_ln461_81, i9 %select_ln284_119" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1632 'select' 'select_ln303_56' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_37)   --->   "%xor_ln280_18 = xor i1 %and_ln280_18, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1633 'xor' 'xor_ln280_18' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1634 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_37 = and i1 %and_ln281_36, %xor_ln280_18" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1634 'and' 'and_ln281_37' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_37)   --->   "%select_ln281_36 = select i1 %and_ln281_37, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1635 'select' 'select_ln281_36' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_37)   --->   "%or_ln281_18 = or i1 %and_ln281_37, %and_ln280_18" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1636 'or' 'or_ln281_18' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1637 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_37 = select i1 %or_ln281_18, i9 %select_ln281_36, i9 %select_ln303_56" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1637 'select' 'select_ln281_37' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1638 [1/1] (0.00ns)   --->   "%bitcast_ln280_19 = bitcast float %out_i_18_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1638 'bitcast' 'bitcast_ln280_19' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_659 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_19, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1639 'partselect' 'tmp_659' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln280_19 = trunc i32 %bitcast_ln280_19 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1640 'trunc' 'trunc_ln280_19' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1641 [1/1] (0.84ns)   --->   "%icmp_ln280_38 = icmp ne i8 %tmp_659, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1641 'icmp' 'icmp_ln280_38' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1642 [1/1] (1.05ns)   --->   "%icmp_ln280_39 = icmp eq i23 %trunc_ln280_19, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1642 'icmp' 'icmp_ln280_39' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1643 [1/1] (0.28ns)   --->   "%or_ln280_19 = or i1 %icmp_ln280_39, %icmp_ln280_38" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1643 'or' 'or_ln280_19' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1644 [1/2] (2.78ns)   --->   "%tmp_660 = fcmp olt float %out_i_18_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1644 'fcmp' 'tmp_660' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1645 [1/1] (0.28ns)   --->   "%and_ln280_19 = and i1 %or_ln280_19, %tmp_660" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1645 'and' 'and_ln280_19' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1646 [1/2] (2.78ns)   --->   "%tmp_661 = fcmp ogt float %out_i_18_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1646 'fcmp' 'tmp_661' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_39)   --->   "%and_ln281_38 = and i1 %or_ln280_19, %tmp_661" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1647 'and' 'and_ln281_38' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln263_120 = trunc i32 %bitcast_ln280_19 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1648 'trunc' 'trunc_ln263_120' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_39)   --->   "%tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_19, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1649 'bitselect' 'tmp_737' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1650 [1/1] (0.00ns)   --->   "%zext_ln266_120 = zext i8 %tmp_659 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1650 'zext' 'zext_ln266_120' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln296_120 = trunc i32 %bitcast_ln280_19 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1651 'trunc' 'trunc_ln296_120' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%tmp_715_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_19)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1652 'bitconcatenate' 'tmp_715_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1653 [1/1] (0.99ns)   --->   "%icmp_ln278_82 = icmp eq i31 %trunc_ln263_120, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1653 'icmp' 'icmp_ln278_82' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1654 [1/1] (0.77ns)   --->   "%sub_ln281_120 = sub i9 150, %zext_ln266_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1654 'sub' 'sub_ln281_120' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%sext_ln281_120 = sext i9 %sub_ln281_120 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1655 'sext' 'sext_ln281_120' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1656 [1/1] (0.84ns)   --->   "%icmp_ln282_82 = icmp eq i8 %tmp_659, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1656 'icmp' 'icmp_ln282_82' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1657 [1/1] (0.88ns)   --->   "%icmp_ln284_82 = icmp sgt i9 %sub_ln281_120, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1657 'icmp' 'icmp_ln284_82' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1658 [1/1] (0.88ns)   --->   "%icmp_ln285_82 = icmp slt i9 %sub_ln281_120, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1658 'icmp' 'icmp_ln285_82' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1659 [1/1] (0.77ns)   --->   "%sub_ln294_120 = sub i9 0, %sub_ln281_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1659 'sub' 'sub_ln294_120' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln294_120 = trunc i9 %sub_ln294_120 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1660 'trunc' 'trunc_ln294_120' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1661 [1/1] (0.84ns)   --->   "%icmp_ln295_82 = icmp slt i8 %trunc_ln294_120, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1661 'icmp' 'icmp_ln295_82' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_120)   --->   "%shl_ln297_82 = shl i9 %trunc_ln296_120, %sub_ln294_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1662 'shl' 'shl_ln297_82' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_120)   --->   "%select_ln295_120 = select i1 %icmp_ln295_82, i9 %shl_ln297_82, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1663 'select' 'select_ln295_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%lshr_ln286_120 = lshr i24 %tmp_715_i_i, %sext_ln281_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1664 'lshr' 'lshr_ln286_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%trunc_ln286_120 = trunc i24 %lshr_ln286_120 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1665 'trunc' 'trunc_ln286_120' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_19, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1666 'bitselect' 'tmp_738' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%select_ln288_120 = select i1 %tmp_738, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1667 'select' 'select_ln288_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1668 [1/1] (0.28ns)   --->   "%or_ln282_120 = or i1 %icmp_ln278_82, %icmp_ln282_82" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1668 'or' 'or_ln282_120' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%xor_ln282_120 = xor i1 %or_ln282_120, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1669 'xor' 'xor_ln282_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%and_ln285_243 = and i1 %icmp_ln285_82, %xor_ln282_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1670 'and' 'and_ln285_243' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_120)   --->   "%and_ln285_244 = and i1 %and_ln285_243, %icmp_ln284_82" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1671 'and' 'and_ln285_244' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1672 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_120 = select i1 %and_ln285_244, i9 %trunc_ln286_120, i9 %select_ln288_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1672 'select' 'select_ln285_120' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_120)   --->   "%select_ln278_120 = select i1 %icmp_ln278_82, i9 0, i9 %select_ln285_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1673 'select' 'select_ln278_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_120)   --->   "%xor_ln278_120 = xor i1 %icmp_ln278_82, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1674 'xor' 'xor_ln278_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_120)   --->   "%and_ln282_120 = and i1 %icmp_ln282_82, %xor_ln278_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1675 'and' 'and_ln282_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1676 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_120 = select i1 %and_ln282_120, i9 %trunc_ln296_120, i9 %select_ln278_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1676 'select' 'select_ln282_120' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_120)   --->   "%or_ln284_120 = or i1 %or_ln282_120, %icmp_ln284_82" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1677 'or' 'or_ln284_120' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1678 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_120 = select i1 %or_ln284_120, i9 %select_ln282_120, i9 %select_ln295_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1678 'select' 'select_ln284_120' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1679 [1/1] (0.77ns)   --->   "%sub_ln461_82 = sub i9 0, %select_ln284_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1679 'sub' 'sub_ln461_82' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_39)   --->   "%select_ln303_57 = select i1 %tmp_737, i9 %sub_ln461_82, i9 %select_ln284_120" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1680 'select' 'select_ln303_57' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_39)   --->   "%xor_ln280_19 = xor i1 %and_ln280_19, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1681 'xor' 'xor_ln280_19' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1682 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_39 = and i1 %and_ln281_38, %xor_ln280_19" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1682 'and' 'and_ln281_39' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_39)   --->   "%select_ln281_38 = select i1 %and_ln281_39, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1683 'select' 'select_ln281_38' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_39)   --->   "%or_ln281_19 = or i1 %and_ln281_39, %and_ln280_19" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1684 'or' 'or_ln281_19' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1685 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_39 = select i1 %or_ln281_19, i9 %select_ln281_38, i9 %select_ln303_57" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1685 'select' 'select_ln281_39' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1686 [1/1] (0.00ns)   --->   "%bitcast_ln280_20 = bitcast float %out_i_19_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1686 'bitcast' 'bitcast_ln280_20' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_662 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_20, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1687 'partselect' 'tmp_662' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln280_20 = trunc i32 %bitcast_ln280_20 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1688 'trunc' 'trunc_ln280_20' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1689 [1/1] (0.84ns)   --->   "%icmp_ln280_40 = icmp ne i8 %tmp_662, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1689 'icmp' 'icmp_ln280_40' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1690 [1/1] (1.05ns)   --->   "%icmp_ln280_41 = icmp eq i23 %trunc_ln280_20, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1690 'icmp' 'icmp_ln280_41' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1691 [1/1] (0.28ns)   --->   "%or_ln280_20 = or i1 %icmp_ln280_41, %icmp_ln280_40" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1691 'or' 'or_ln280_20' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1692 [1/2] (2.78ns)   --->   "%tmp_663 = fcmp olt float %out_i_19_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1692 'fcmp' 'tmp_663' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1693 [1/1] (0.28ns)   --->   "%and_ln280_20 = and i1 %or_ln280_20, %tmp_663" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1693 'and' 'and_ln280_20' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1694 [1/2] (2.78ns)   --->   "%tmp_664 = fcmp ogt float %out_i_19_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1694 'fcmp' 'tmp_664' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_41)   --->   "%and_ln281_40 = and i1 %or_ln280_20, %tmp_664" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1695 'and' 'and_ln281_40' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1696 [1/1] (0.00ns)   --->   "%trunc_ln263_121 = trunc i32 %bitcast_ln280_20 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1696 'trunc' 'trunc_ln263_121' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_41)   --->   "%tmp_739 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_20, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1697 'bitselect' 'tmp_739' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln266_121 = zext i8 %tmp_662 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1698 'zext' 'zext_ln266_121' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1699 [1/1] (0.00ns)   --->   "%trunc_ln296_121 = trunc i32 %bitcast_ln280_20 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1699 'trunc' 'trunc_ln296_121' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%tmp_717_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_20)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1700 'bitconcatenate' 'tmp_717_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1701 [1/1] (0.99ns)   --->   "%icmp_ln278_83 = icmp eq i31 %trunc_ln263_121, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1701 'icmp' 'icmp_ln278_83' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1702 [1/1] (0.77ns)   --->   "%sub_ln281_121 = sub i9 150, %zext_ln266_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1702 'sub' 'sub_ln281_121' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%sext_ln281_121 = sext i9 %sub_ln281_121 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1703 'sext' 'sext_ln281_121' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1704 [1/1] (0.84ns)   --->   "%icmp_ln282_83 = icmp eq i8 %tmp_662, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1704 'icmp' 'icmp_ln282_83' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1705 [1/1] (0.88ns)   --->   "%icmp_ln284_83 = icmp sgt i9 %sub_ln281_121, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1705 'icmp' 'icmp_ln284_83' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1706 [1/1] (0.88ns)   --->   "%icmp_ln285_83 = icmp slt i9 %sub_ln281_121, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1706 'icmp' 'icmp_ln285_83' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1707 [1/1] (0.77ns)   --->   "%sub_ln294_121 = sub i9 0, %sub_ln281_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1707 'sub' 'sub_ln294_121' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln294_121 = trunc i9 %sub_ln294_121 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1708 'trunc' 'trunc_ln294_121' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1709 [1/1] (0.84ns)   --->   "%icmp_ln295_83 = icmp slt i8 %trunc_ln294_121, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1709 'icmp' 'icmp_ln295_83' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_121)   --->   "%shl_ln297_83 = shl i9 %trunc_ln296_121, %sub_ln294_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1710 'shl' 'shl_ln297_83' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_121)   --->   "%select_ln295_121 = select i1 %icmp_ln295_83, i9 %shl_ln297_83, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1711 'select' 'select_ln295_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%lshr_ln286_121 = lshr i24 %tmp_717_i_i, %sext_ln281_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1712 'lshr' 'lshr_ln286_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%trunc_ln286_121 = trunc i24 %lshr_ln286_121 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1713 'trunc' 'trunc_ln286_121' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%tmp_740 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_20, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1714 'bitselect' 'tmp_740' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%select_ln288_121 = select i1 %tmp_740, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1715 'select' 'select_ln288_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1716 [1/1] (0.28ns)   --->   "%or_ln282_121 = or i1 %icmp_ln278_83, %icmp_ln282_83" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1716 'or' 'or_ln282_121' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%xor_ln282_121 = xor i1 %or_ln282_121, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1717 'xor' 'xor_ln282_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%and_ln285_245 = and i1 %icmp_ln285_83, %xor_ln282_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1718 'and' 'and_ln285_245' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_121)   --->   "%and_ln285_246 = and i1 %and_ln285_245, %icmp_ln284_83" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1719 'and' 'and_ln285_246' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1720 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_121 = select i1 %and_ln285_246, i9 %trunc_ln286_121, i9 %select_ln288_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1720 'select' 'select_ln285_121' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_121)   --->   "%select_ln278_121 = select i1 %icmp_ln278_83, i9 0, i9 %select_ln285_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1721 'select' 'select_ln278_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_121)   --->   "%xor_ln278_121 = xor i1 %icmp_ln278_83, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1722 'xor' 'xor_ln278_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_121)   --->   "%and_ln282_121 = and i1 %icmp_ln282_83, %xor_ln278_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1723 'and' 'and_ln282_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1724 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_121 = select i1 %and_ln282_121, i9 %trunc_ln296_121, i9 %select_ln278_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1724 'select' 'select_ln282_121' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_121)   --->   "%or_ln284_121 = or i1 %or_ln282_121, %icmp_ln284_83" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1725 'or' 'or_ln284_121' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1726 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_121 = select i1 %or_ln284_121, i9 %select_ln282_121, i9 %select_ln295_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1726 'select' 'select_ln284_121' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1727 [1/1] (0.77ns)   --->   "%sub_ln461_83 = sub i9 0, %select_ln284_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1727 'sub' 'sub_ln461_83' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_41)   --->   "%select_ln303_58 = select i1 %tmp_739, i9 %sub_ln461_83, i9 %select_ln284_121" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1728 'select' 'select_ln303_58' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_41)   --->   "%xor_ln280_20 = xor i1 %and_ln280_20, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1729 'xor' 'xor_ln280_20' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1730 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_41 = and i1 %and_ln281_40, %xor_ln280_20" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1730 'and' 'and_ln281_41' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_41)   --->   "%select_ln281_40 = select i1 %and_ln281_41, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1731 'select' 'select_ln281_40' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_41)   --->   "%or_ln281_20 = or i1 %and_ln281_41, %and_ln280_20" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1732 'or' 'or_ln281_20' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1733 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_41 = select i1 %or_ln281_20, i9 %select_ln281_40, i9 %select_ln303_58" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1733 'select' 'select_ln281_41' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1734 [1/1] (0.00ns)   --->   "%bitcast_ln280_21 = bitcast float %out_i_20_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1734 'bitcast' 'bitcast_ln280_21' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_665 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_21, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1735 'partselect' 'tmp_665' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln280_21 = trunc i32 %bitcast_ln280_21 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1736 'trunc' 'trunc_ln280_21' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1737 [1/1] (0.84ns)   --->   "%icmp_ln280_42 = icmp ne i8 %tmp_665, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1737 'icmp' 'icmp_ln280_42' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1738 [1/1] (1.05ns)   --->   "%icmp_ln280_43 = icmp eq i23 %trunc_ln280_21, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1738 'icmp' 'icmp_ln280_43' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1739 [1/1] (0.28ns)   --->   "%or_ln280_21 = or i1 %icmp_ln280_43, %icmp_ln280_42" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1739 'or' 'or_ln280_21' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1740 [1/2] (2.78ns)   --->   "%tmp_666 = fcmp olt float %out_i_20_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1740 'fcmp' 'tmp_666' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1741 [1/1] (0.28ns)   --->   "%and_ln280_21 = and i1 %or_ln280_21, %tmp_666" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1741 'and' 'and_ln280_21' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1742 [1/2] (2.78ns)   --->   "%tmp_667 = fcmp ogt float %out_i_20_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1742 'fcmp' 'tmp_667' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_43)   --->   "%and_ln281_42 = and i1 %or_ln280_21, %tmp_667" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1743 'and' 'and_ln281_42' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln263_122 = trunc i32 %bitcast_ln280_21 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1744 'trunc' 'trunc_ln263_122' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_43)   --->   "%tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_21, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1745 'bitselect' 'tmp_741' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln266_122 = zext i8 %tmp_665 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1746 'zext' 'zext_ln266_122' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln296_122 = trunc i32 %bitcast_ln280_21 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1747 'trunc' 'trunc_ln296_122' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%tmp_719_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_21)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1748 'bitconcatenate' 'tmp_719_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1749 [1/1] (0.99ns)   --->   "%icmp_ln278_84 = icmp eq i31 %trunc_ln263_122, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1749 'icmp' 'icmp_ln278_84' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1750 [1/1] (0.77ns)   --->   "%sub_ln281_122 = sub i9 150, %zext_ln266_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1750 'sub' 'sub_ln281_122' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%sext_ln281_122 = sext i9 %sub_ln281_122 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1751 'sext' 'sext_ln281_122' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1752 [1/1] (0.84ns)   --->   "%icmp_ln282_84 = icmp eq i8 %tmp_665, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1752 'icmp' 'icmp_ln282_84' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1753 [1/1] (0.88ns)   --->   "%icmp_ln284_84 = icmp sgt i9 %sub_ln281_122, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1753 'icmp' 'icmp_ln284_84' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1754 [1/1] (0.88ns)   --->   "%icmp_ln285_84 = icmp slt i9 %sub_ln281_122, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1754 'icmp' 'icmp_ln285_84' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1755 [1/1] (0.77ns)   --->   "%sub_ln294_122 = sub i9 0, %sub_ln281_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1755 'sub' 'sub_ln294_122' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln294_122 = trunc i9 %sub_ln294_122 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1756 'trunc' 'trunc_ln294_122' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1757 [1/1] (0.84ns)   --->   "%icmp_ln295_84 = icmp slt i8 %trunc_ln294_122, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1757 'icmp' 'icmp_ln295_84' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_122)   --->   "%shl_ln297_84 = shl i9 %trunc_ln296_122, %sub_ln294_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1758 'shl' 'shl_ln297_84' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_122)   --->   "%select_ln295_122 = select i1 %icmp_ln295_84, i9 %shl_ln297_84, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1759 'select' 'select_ln295_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%lshr_ln286_122 = lshr i24 %tmp_719_i_i, %sext_ln281_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1760 'lshr' 'lshr_ln286_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%trunc_ln286_122 = trunc i24 %lshr_ln286_122 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1761 'trunc' 'trunc_ln286_122' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%tmp_742 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_21, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1762 'bitselect' 'tmp_742' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%select_ln288_122 = select i1 %tmp_742, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1763 'select' 'select_ln288_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1764 [1/1] (0.28ns)   --->   "%or_ln282_122 = or i1 %icmp_ln278_84, %icmp_ln282_84" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1764 'or' 'or_ln282_122' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%xor_ln282_122 = xor i1 %or_ln282_122, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1765 'xor' 'xor_ln282_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%and_ln285_247 = and i1 %icmp_ln285_84, %xor_ln282_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1766 'and' 'and_ln285_247' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_122)   --->   "%and_ln285_248 = and i1 %and_ln285_247, %icmp_ln284_84" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1767 'and' 'and_ln285_248' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1768 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_122 = select i1 %and_ln285_248, i9 %trunc_ln286_122, i9 %select_ln288_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1768 'select' 'select_ln285_122' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_122)   --->   "%select_ln278_122 = select i1 %icmp_ln278_84, i9 0, i9 %select_ln285_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1769 'select' 'select_ln278_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_122)   --->   "%xor_ln278_122 = xor i1 %icmp_ln278_84, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1770 'xor' 'xor_ln278_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_122)   --->   "%and_ln282_122 = and i1 %icmp_ln282_84, %xor_ln278_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1771 'and' 'and_ln282_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1772 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_122 = select i1 %and_ln282_122, i9 %trunc_ln296_122, i9 %select_ln278_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1772 'select' 'select_ln282_122' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_122)   --->   "%or_ln284_122 = or i1 %or_ln282_122, %icmp_ln284_84" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1773 'or' 'or_ln284_122' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1774 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_122 = select i1 %or_ln284_122, i9 %select_ln282_122, i9 %select_ln295_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1774 'select' 'select_ln284_122' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1775 [1/1] (0.77ns)   --->   "%sub_ln461_84 = sub i9 0, %select_ln284_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1775 'sub' 'sub_ln461_84' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_43)   --->   "%select_ln303_59 = select i1 %tmp_741, i9 %sub_ln461_84, i9 %select_ln284_122" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1776 'select' 'select_ln303_59' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_43)   --->   "%xor_ln280_21 = xor i1 %and_ln280_21, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1777 'xor' 'xor_ln280_21' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1778 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_43 = and i1 %and_ln281_42, %xor_ln280_21" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1778 'and' 'and_ln281_43' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_43)   --->   "%select_ln281_42 = select i1 %and_ln281_43, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1779 'select' 'select_ln281_42' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_43)   --->   "%or_ln281_21 = or i1 %and_ln281_43, %and_ln280_21" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1780 'or' 'or_ln281_21' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1781 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_43 = select i1 %or_ln281_21, i9 %select_ln281_42, i9 %select_ln303_59" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1781 'select' 'select_ln281_43' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1782 [1/1] (0.00ns)   --->   "%bitcast_ln280_22 = bitcast float %out_i_21_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1782 'bitcast' 'bitcast_ln280_22' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_668 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_22, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1783 'partselect' 'tmp_668' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln280_22 = trunc i32 %bitcast_ln280_22 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1784 'trunc' 'trunc_ln280_22' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1785 [1/1] (0.84ns)   --->   "%icmp_ln280_44 = icmp ne i8 %tmp_668, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1785 'icmp' 'icmp_ln280_44' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1786 [1/1] (1.05ns)   --->   "%icmp_ln280_45 = icmp eq i23 %trunc_ln280_22, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1786 'icmp' 'icmp_ln280_45' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1787 [1/1] (0.28ns)   --->   "%or_ln280_22 = or i1 %icmp_ln280_45, %icmp_ln280_44" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1787 'or' 'or_ln280_22' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1788 [1/2] (2.78ns)   --->   "%tmp_669 = fcmp olt float %out_i_21_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1788 'fcmp' 'tmp_669' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1789 [1/1] (0.28ns)   --->   "%and_ln280_22 = and i1 %or_ln280_22, %tmp_669" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1789 'and' 'and_ln280_22' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1790 [1/2] (2.78ns)   --->   "%tmp_670 = fcmp ogt float %out_i_21_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1790 'fcmp' 'tmp_670' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_45)   --->   "%and_ln281_44 = and i1 %or_ln280_22, %tmp_670" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1791 'and' 'and_ln281_44' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln263_123 = trunc i32 %bitcast_ln280_22 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1792 'trunc' 'trunc_ln263_123' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_45)   --->   "%tmp_743 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_22, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1793 'bitselect' 'tmp_743' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln266_123 = zext i8 %tmp_668 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1794 'zext' 'zext_ln266_123' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln296_123 = trunc i32 %bitcast_ln280_22 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1795 'trunc' 'trunc_ln296_123' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%tmp_721_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_22)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1796 'bitconcatenate' 'tmp_721_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1797 [1/1] (0.99ns)   --->   "%icmp_ln278_85 = icmp eq i31 %trunc_ln263_123, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1797 'icmp' 'icmp_ln278_85' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1798 [1/1] (0.77ns)   --->   "%sub_ln281_123 = sub i9 150, %zext_ln266_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1798 'sub' 'sub_ln281_123' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%sext_ln281_123 = sext i9 %sub_ln281_123 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1799 'sext' 'sext_ln281_123' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1800 [1/1] (0.84ns)   --->   "%icmp_ln282_85 = icmp eq i8 %tmp_668, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1800 'icmp' 'icmp_ln282_85' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1801 [1/1] (0.88ns)   --->   "%icmp_ln284_85 = icmp sgt i9 %sub_ln281_123, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1801 'icmp' 'icmp_ln284_85' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1802 [1/1] (0.88ns)   --->   "%icmp_ln285_85 = icmp slt i9 %sub_ln281_123, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1802 'icmp' 'icmp_ln285_85' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1803 [1/1] (0.77ns)   --->   "%sub_ln294_123 = sub i9 0, %sub_ln281_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1803 'sub' 'sub_ln294_123' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln294_123 = trunc i9 %sub_ln294_123 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1804 'trunc' 'trunc_ln294_123' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1805 [1/1] (0.84ns)   --->   "%icmp_ln295_85 = icmp slt i8 %trunc_ln294_123, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1805 'icmp' 'icmp_ln295_85' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_123)   --->   "%shl_ln297_85 = shl i9 %trunc_ln296_123, %sub_ln294_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1806 'shl' 'shl_ln297_85' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_123)   --->   "%select_ln295_123 = select i1 %icmp_ln295_85, i9 %shl_ln297_85, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1807 'select' 'select_ln295_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%lshr_ln286_123 = lshr i24 %tmp_721_i_i, %sext_ln281_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1808 'lshr' 'lshr_ln286_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%trunc_ln286_123 = trunc i24 %lshr_ln286_123 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1809 'trunc' 'trunc_ln286_123' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%tmp_744 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_22, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1810 'bitselect' 'tmp_744' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%select_ln288_123 = select i1 %tmp_744, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1811 'select' 'select_ln288_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1812 [1/1] (0.28ns)   --->   "%or_ln282_123 = or i1 %icmp_ln278_85, %icmp_ln282_85" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1812 'or' 'or_ln282_123' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%xor_ln282_123 = xor i1 %or_ln282_123, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1813 'xor' 'xor_ln282_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%and_ln285_249 = and i1 %icmp_ln285_85, %xor_ln282_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1814 'and' 'and_ln285_249' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_123)   --->   "%and_ln285_250 = and i1 %and_ln285_249, %icmp_ln284_85" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1815 'and' 'and_ln285_250' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1816 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_123 = select i1 %and_ln285_250, i9 %trunc_ln286_123, i9 %select_ln288_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1816 'select' 'select_ln285_123' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_123)   --->   "%select_ln278_123 = select i1 %icmp_ln278_85, i9 0, i9 %select_ln285_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1817 'select' 'select_ln278_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_123)   --->   "%xor_ln278_123 = xor i1 %icmp_ln278_85, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1818 'xor' 'xor_ln278_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_123)   --->   "%and_ln282_123 = and i1 %icmp_ln282_85, %xor_ln278_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1819 'and' 'and_ln282_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1820 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_123 = select i1 %and_ln282_123, i9 %trunc_ln296_123, i9 %select_ln278_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1820 'select' 'select_ln282_123' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_123)   --->   "%or_ln284_123 = or i1 %or_ln282_123, %icmp_ln284_85" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1821 'or' 'or_ln284_123' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1822 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_123 = select i1 %or_ln284_123, i9 %select_ln282_123, i9 %select_ln295_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1822 'select' 'select_ln284_123' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1823 [1/1] (0.77ns)   --->   "%sub_ln461_85 = sub i9 0, %select_ln284_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1823 'sub' 'sub_ln461_85' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_45)   --->   "%select_ln303_60 = select i1 %tmp_743, i9 %sub_ln461_85, i9 %select_ln284_123" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1824 'select' 'select_ln303_60' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_45)   --->   "%xor_ln280_22 = xor i1 %and_ln280_22, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1825 'xor' 'xor_ln280_22' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1826 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_45 = and i1 %and_ln281_44, %xor_ln280_22" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1826 'and' 'and_ln281_45' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_45)   --->   "%select_ln281_44 = select i1 %and_ln281_45, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1827 'select' 'select_ln281_44' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_45)   --->   "%or_ln281_22 = or i1 %and_ln281_45, %and_ln280_22" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1828 'or' 'or_ln281_22' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1829 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_45 = select i1 %or_ln281_22, i9 %select_ln281_44, i9 %select_ln303_60" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1829 'select' 'select_ln281_45' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1830 [1/1] (0.00ns)   --->   "%bitcast_ln280_23 = bitcast float %out_i_22_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1830 'bitcast' 'bitcast_ln280_23' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1831 [1/1] (0.00ns)   --->   "%tmp_671 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_23, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1831 'partselect' 'tmp_671' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1832 [1/1] (0.00ns)   --->   "%trunc_ln280_23 = trunc i32 %bitcast_ln280_23 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1832 'trunc' 'trunc_ln280_23' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1833 [1/1] (0.84ns)   --->   "%icmp_ln280_46 = icmp ne i8 %tmp_671, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1833 'icmp' 'icmp_ln280_46' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1834 [1/1] (1.05ns)   --->   "%icmp_ln280_47 = icmp eq i23 %trunc_ln280_23, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1834 'icmp' 'icmp_ln280_47' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1835 [1/1] (0.28ns)   --->   "%or_ln280_23 = or i1 %icmp_ln280_47, %icmp_ln280_46" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1835 'or' 'or_ln280_23' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1836 [1/2] (2.78ns)   --->   "%tmp_672 = fcmp olt float %out_i_22_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1836 'fcmp' 'tmp_672' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1837 [1/1] (0.28ns)   --->   "%and_ln280_23 = and i1 %or_ln280_23, %tmp_672" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1837 'and' 'and_ln280_23' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1838 [1/2] (2.78ns)   --->   "%tmp_673 = fcmp ogt float %out_i_22_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1838 'fcmp' 'tmp_673' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_47)   --->   "%and_ln281_46 = and i1 %or_ln280_23, %tmp_673" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1839 'and' 'and_ln281_46' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln263_124 = trunc i32 %bitcast_ln280_23 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1840 'trunc' 'trunc_ln263_124' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_47)   --->   "%tmp_745 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_23, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1841 'bitselect' 'tmp_745' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln266_124 = zext i8 %tmp_671 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1842 'zext' 'zext_ln266_124' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln296_124 = trunc i32 %bitcast_ln280_23 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1843 'trunc' 'trunc_ln296_124' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%tmp_723_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_23)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1844 'bitconcatenate' 'tmp_723_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1845 [1/1] (0.99ns)   --->   "%icmp_ln278_86 = icmp eq i31 %trunc_ln263_124, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1845 'icmp' 'icmp_ln278_86' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1846 [1/1] (0.77ns)   --->   "%sub_ln281_124 = sub i9 150, %zext_ln266_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1846 'sub' 'sub_ln281_124' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%sext_ln281_124 = sext i9 %sub_ln281_124 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1847 'sext' 'sext_ln281_124' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1848 [1/1] (0.84ns)   --->   "%icmp_ln282_86 = icmp eq i8 %tmp_671, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1848 'icmp' 'icmp_ln282_86' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1849 [1/1] (0.88ns)   --->   "%icmp_ln284_86 = icmp sgt i9 %sub_ln281_124, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1849 'icmp' 'icmp_ln284_86' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1850 [1/1] (0.88ns)   --->   "%icmp_ln285_86 = icmp slt i9 %sub_ln281_124, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1850 'icmp' 'icmp_ln285_86' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1851 [1/1] (0.77ns)   --->   "%sub_ln294_124 = sub i9 0, %sub_ln281_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1851 'sub' 'sub_ln294_124' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln294_124 = trunc i9 %sub_ln294_124 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1852 'trunc' 'trunc_ln294_124' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1853 [1/1] (0.84ns)   --->   "%icmp_ln295_86 = icmp slt i8 %trunc_ln294_124, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1853 'icmp' 'icmp_ln295_86' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_124)   --->   "%shl_ln297_86 = shl i9 %trunc_ln296_124, %sub_ln294_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1854 'shl' 'shl_ln297_86' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_124)   --->   "%select_ln295_124 = select i1 %icmp_ln295_86, i9 %shl_ln297_86, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1855 'select' 'select_ln295_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%lshr_ln286_124 = lshr i24 %tmp_723_i_i, %sext_ln281_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1856 'lshr' 'lshr_ln286_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%trunc_ln286_124 = trunc i24 %lshr_ln286_124 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1857 'trunc' 'trunc_ln286_124' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%tmp_746 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_23, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1858 'bitselect' 'tmp_746' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%select_ln288_124 = select i1 %tmp_746, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1859 'select' 'select_ln288_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1860 [1/1] (0.28ns)   --->   "%or_ln282_124 = or i1 %icmp_ln278_86, %icmp_ln282_86" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1860 'or' 'or_ln282_124' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%xor_ln282_124 = xor i1 %or_ln282_124, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1861 'xor' 'xor_ln282_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%and_ln285_251 = and i1 %icmp_ln285_86, %xor_ln282_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1862 'and' 'and_ln285_251' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_124)   --->   "%and_ln285_252 = and i1 %and_ln285_251, %icmp_ln284_86" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1863 'and' 'and_ln285_252' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1864 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_124 = select i1 %and_ln285_252, i9 %trunc_ln286_124, i9 %select_ln288_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1864 'select' 'select_ln285_124' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_124)   --->   "%select_ln278_124 = select i1 %icmp_ln278_86, i9 0, i9 %select_ln285_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1865 'select' 'select_ln278_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_124)   --->   "%xor_ln278_124 = xor i1 %icmp_ln278_86, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1866 'xor' 'xor_ln278_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_124)   --->   "%and_ln282_124 = and i1 %icmp_ln282_86, %xor_ln278_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1867 'and' 'and_ln282_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1868 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_124 = select i1 %and_ln282_124, i9 %trunc_ln296_124, i9 %select_ln278_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1868 'select' 'select_ln282_124' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_124)   --->   "%or_ln284_124 = or i1 %or_ln282_124, %icmp_ln284_86" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1869 'or' 'or_ln284_124' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1870 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_124 = select i1 %or_ln284_124, i9 %select_ln282_124, i9 %select_ln295_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1870 'select' 'select_ln284_124' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1871 [1/1] (0.77ns)   --->   "%sub_ln461_86 = sub i9 0, %select_ln284_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1871 'sub' 'sub_ln461_86' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_47)   --->   "%select_ln303_61 = select i1 %tmp_745, i9 %sub_ln461_86, i9 %select_ln284_124" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1872 'select' 'select_ln303_61' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_47)   --->   "%xor_ln280_23 = xor i1 %and_ln280_23, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1873 'xor' 'xor_ln280_23' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1874 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_47 = and i1 %and_ln281_46, %xor_ln280_23" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1874 'and' 'and_ln281_47' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_47)   --->   "%select_ln281_46 = select i1 %and_ln281_47, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1875 'select' 'select_ln281_46' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_47)   --->   "%or_ln281_23 = or i1 %and_ln281_47, %and_ln280_23" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1876 'or' 'or_ln281_23' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1877 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_47 = select i1 %or_ln281_23, i9 %select_ln281_46, i9 %select_ln303_61" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1877 'select' 'select_ln281_47' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1878 [1/1] (0.00ns)   --->   "%bitcast_ln280_24 = bitcast float %out_i_23_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1878 'bitcast' 'bitcast_ln280_24' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_674 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_24, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1879 'partselect' 'tmp_674' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln280_24 = trunc i32 %bitcast_ln280_24 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1880 'trunc' 'trunc_ln280_24' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1881 [1/1] (0.84ns)   --->   "%icmp_ln280_48 = icmp ne i8 %tmp_674, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1881 'icmp' 'icmp_ln280_48' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1882 [1/1] (1.05ns)   --->   "%icmp_ln280_49 = icmp eq i23 %trunc_ln280_24, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1882 'icmp' 'icmp_ln280_49' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1883 [1/1] (0.28ns)   --->   "%or_ln280_24 = or i1 %icmp_ln280_49, %icmp_ln280_48" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1883 'or' 'or_ln280_24' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1884 [1/2] (2.78ns)   --->   "%tmp_675 = fcmp olt float %out_i_23_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1884 'fcmp' 'tmp_675' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1885 [1/1] (0.28ns)   --->   "%and_ln280_24 = and i1 %or_ln280_24, %tmp_675" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1885 'and' 'and_ln280_24' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1886 [1/2] (2.78ns)   --->   "%tmp_676 = fcmp ogt float %out_i_23_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1886 'fcmp' 'tmp_676' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_49)   --->   "%and_ln281_48 = and i1 %or_ln280_24, %tmp_676" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1887 'and' 'and_ln281_48' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln263_125 = trunc i32 %bitcast_ln280_24 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1888 'trunc' 'trunc_ln263_125' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_49)   --->   "%tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_24, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1889 'bitselect' 'tmp_747' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln266_125 = zext i8 %tmp_674 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1890 'zext' 'zext_ln266_125' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln296_125 = trunc i32 %bitcast_ln280_24 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1891 'trunc' 'trunc_ln296_125' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%tmp_725_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_24)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1892 'bitconcatenate' 'tmp_725_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1893 [1/1] (0.99ns)   --->   "%icmp_ln278_87 = icmp eq i31 %trunc_ln263_125, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1893 'icmp' 'icmp_ln278_87' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1894 [1/1] (0.77ns)   --->   "%sub_ln281_125 = sub i9 150, %zext_ln266_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1894 'sub' 'sub_ln281_125' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%sext_ln281_125 = sext i9 %sub_ln281_125 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1895 'sext' 'sext_ln281_125' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1896 [1/1] (0.84ns)   --->   "%icmp_ln282_87 = icmp eq i8 %tmp_674, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1896 'icmp' 'icmp_ln282_87' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1897 [1/1] (0.88ns)   --->   "%icmp_ln284_87 = icmp sgt i9 %sub_ln281_125, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1897 'icmp' 'icmp_ln284_87' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1898 [1/1] (0.88ns)   --->   "%icmp_ln285_87 = icmp slt i9 %sub_ln281_125, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1898 'icmp' 'icmp_ln285_87' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1899 [1/1] (0.77ns)   --->   "%sub_ln294_125 = sub i9 0, %sub_ln281_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1899 'sub' 'sub_ln294_125' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln294_125 = trunc i9 %sub_ln294_125 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1900 'trunc' 'trunc_ln294_125' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1901 [1/1] (0.84ns)   --->   "%icmp_ln295_87 = icmp slt i8 %trunc_ln294_125, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1901 'icmp' 'icmp_ln295_87' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_125)   --->   "%shl_ln297_87 = shl i9 %trunc_ln296_125, %sub_ln294_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1902 'shl' 'shl_ln297_87' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_125)   --->   "%select_ln295_125 = select i1 %icmp_ln295_87, i9 %shl_ln297_87, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1903 'select' 'select_ln295_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%lshr_ln286_125 = lshr i24 %tmp_725_i_i, %sext_ln281_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1904 'lshr' 'lshr_ln286_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%trunc_ln286_125 = trunc i24 %lshr_ln286_125 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1905 'trunc' 'trunc_ln286_125' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_24, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1906 'bitselect' 'tmp_748' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%select_ln288_125 = select i1 %tmp_748, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1907 'select' 'select_ln288_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1908 [1/1] (0.28ns)   --->   "%or_ln282_125 = or i1 %icmp_ln278_87, %icmp_ln282_87" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1908 'or' 'or_ln282_125' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%xor_ln282_125 = xor i1 %or_ln282_125, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1909 'xor' 'xor_ln282_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%and_ln285_253 = and i1 %icmp_ln285_87, %xor_ln282_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1910 'and' 'and_ln285_253' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_125)   --->   "%and_ln285_254 = and i1 %and_ln285_253, %icmp_ln284_87" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1911 'and' 'and_ln285_254' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1912 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_125 = select i1 %and_ln285_254, i9 %trunc_ln286_125, i9 %select_ln288_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1912 'select' 'select_ln285_125' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_125)   --->   "%select_ln278_125 = select i1 %icmp_ln278_87, i9 0, i9 %select_ln285_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1913 'select' 'select_ln278_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_125)   --->   "%xor_ln278_125 = xor i1 %icmp_ln278_87, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1914 'xor' 'xor_ln278_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_125)   --->   "%and_ln282_125 = and i1 %icmp_ln282_87, %xor_ln278_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1915 'and' 'and_ln282_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1916 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_125 = select i1 %and_ln282_125, i9 %trunc_ln296_125, i9 %select_ln278_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1916 'select' 'select_ln282_125' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_125)   --->   "%or_ln284_125 = or i1 %or_ln282_125, %icmp_ln284_87" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1917 'or' 'or_ln284_125' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1918 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_125 = select i1 %or_ln284_125, i9 %select_ln282_125, i9 %select_ln295_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1918 'select' 'select_ln284_125' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1919 [1/1] (0.77ns)   --->   "%sub_ln461_87 = sub i9 0, %select_ln284_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1919 'sub' 'sub_ln461_87' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_49)   --->   "%select_ln303_62 = select i1 %tmp_747, i9 %sub_ln461_87, i9 %select_ln284_125" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1920 'select' 'select_ln303_62' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_49)   --->   "%xor_ln280_24 = xor i1 %and_ln280_24, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1921 'xor' 'xor_ln280_24' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1922 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_49 = and i1 %and_ln281_48, %xor_ln280_24" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1922 'and' 'and_ln281_49' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_49)   --->   "%select_ln281_48 = select i1 %and_ln281_49, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1923 'select' 'select_ln281_48' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_49)   --->   "%or_ln281_24 = or i1 %and_ln281_49, %and_ln280_24" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1924 'or' 'or_ln281_24' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1925 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_49 = select i1 %or_ln281_24, i9 %select_ln281_48, i9 %select_ln303_62" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1925 'select' 'select_ln281_49' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1926 [1/1] (0.00ns)   --->   "%bitcast_ln280_25 = bitcast float %out_i_24_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1926 'bitcast' 'bitcast_ln280_25' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_677 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_25, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1927 'partselect' 'tmp_677' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1928 [1/1] (0.00ns)   --->   "%trunc_ln280_25 = trunc i32 %bitcast_ln280_25 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1928 'trunc' 'trunc_ln280_25' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1929 [1/1] (0.84ns)   --->   "%icmp_ln280_50 = icmp ne i8 %tmp_677, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1929 'icmp' 'icmp_ln280_50' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1930 [1/1] (1.05ns)   --->   "%icmp_ln280_51 = icmp eq i23 %trunc_ln280_25, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1930 'icmp' 'icmp_ln280_51' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1931 [1/1] (0.28ns)   --->   "%or_ln280_25 = or i1 %icmp_ln280_51, %icmp_ln280_50" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1931 'or' 'or_ln280_25' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1932 [1/2] (2.78ns)   --->   "%tmp_678 = fcmp olt float %out_i_24_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1932 'fcmp' 'tmp_678' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1933 [1/1] (0.28ns)   --->   "%and_ln280_25 = and i1 %or_ln280_25, %tmp_678" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1933 'and' 'and_ln280_25' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1934 [1/2] (2.78ns)   --->   "%tmp_679 = fcmp ogt float %out_i_24_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1934 'fcmp' 'tmp_679' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_51)   --->   "%and_ln281_50 = and i1 %or_ln280_25, %tmp_679" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1935 'and' 'and_ln281_50' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln263_126 = trunc i32 %bitcast_ln280_25 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1936 'trunc' 'trunc_ln263_126' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_51)   --->   "%tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_25, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1937 'bitselect' 'tmp_749' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln266_126 = zext i8 %tmp_677 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1938 'zext' 'zext_ln266_126' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln296_126 = trunc i32 %bitcast_ln280_25 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1939 'trunc' 'trunc_ln296_126' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%tmp_727_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_25)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1940 'bitconcatenate' 'tmp_727_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1941 [1/1] (0.99ns)   --->   "%icmp_ln278_88 = icmp eq i31 %trunc_ln263_126, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1941 'icmp' 'icmp_ln278_88' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1942 [1/1] (0.77ns)   --->   "%sub_ln281_126 = sub i9 150, %zext_ln266_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1942 'sub' 'sub_ln281_126' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%sext_ln281_126 = sext i9 %sub_ln281_126 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1943 'sext' 'sext_ln281_126' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1944 [1/1] (0.84ns)   --->   "%icmp_ln282_88 = icmp eq i8 %tmp_677, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1944 'icmp' 'icmp_ln282_88' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1945 [1/1] (0.88ns)   --->   "%icmp_ln284_88 = icmp sgt i9 %sub_ln281_126, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1945 'icmp' 'icmp_ln284_88' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1946 [1/1] (0.88ns)   --->   "%icmp_ln285_88 = icmp slt i9 %sub_ln281_126, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1946 'icmp' 'icmp_ln285_88' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1947 [1/1] (0.77ns)   --->   "%sub_ln294_126 = sub i9 0, %sub_ln281_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1947 'sub' 'sub_ln294_126' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln294_126 = trunc i9 %sub_ln294_126 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1948 'trunc' 'trunc_ln294_126' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1949 [1/1] (0.84ns)   --->   "%icmp_ln295_88 = icmp slt i8 %trunc_ln294_126, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1949 'icmp' 'icmp_ln295_88' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_126)   --->   "%shl_ln297_88 = shl i9 %trunc_ln296_126, %sub_ln294_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1950 'shl' 'shl_ln297_88' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_126)   --->   "%select_ln295_126 = select i1 %icmp_ln295_88, i9 %shl_ln297_88, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1951 'select' 'select_ln295_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%lshr_ln286_126 = lshr i24 %tmp_727_i_i, %sext_ln281_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1952 'lshr' 'lshr_ln286_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%trunc_ln286_126 = trunc i24 %lshr_ln286_126 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1953 'trunc' 'trunc_ln286_126' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_25, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1954 'bitselect' 'tmp_750' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%select_ln288_126 = select i1 %tmp_750, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1955 'select' 'select_ln288_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1956 [1/1] (0.28ns)   --->   "%or_ln282_126 = or i1 %icmp_ln278_88, %icmp_ln282_88" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1956 'or' 'or_ln282_126' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%xor_ln282_126 = xor i1 %or_ln282_126, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1957 'xor' 'xor_ln282_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%and_ln285_255 = and i1 %icmp_ln285_88, %xor_ln282_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1958 'and' 'and_ln285_255' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_126)   --->   "%and_ln285_256 = and i1 %and_ln285_255, %icmp_ln284_88" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1959 'and' 'and_ln285_256' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1960 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_126 = select i1 %and_ln285_256, i9 %trunc_ln286_126, i9 %select_ln288_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1960 'select' 'select_ln285_126' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_126)   --->   "%select_ln278_126 = select i1 %icmp_ln278_88, i9 0, i9 %select_ln285_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1961 'select' 'select_ln278_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_126)   --->   "%xor_ln278_126 = xor i1 %icmp_ln278_88, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1962 'xor' 'xor_ln278_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_126)   --->   "%and_ln282_126 = and i1 %icmp_ln282_88, %xor_ln278_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1963 'and' 'and_ln282_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1964 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_126 = select i1 %and_ln282_126, i9 %trunc_ln296_126, i9 %select_ln278_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1964 'select' 'select_ln282_126' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_126)   --->   "%or_ln284_126 = or i1 %or_ln282_126, %icmp_ln284_88" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1965 'or' 'or_ln284_126' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1966 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_126 = select i1 %or_ln284_126, i9 %select_ln282_126, i9 %select_ln295_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1966 'select' 'select_ln284_126' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1967 [1/1] (0.77ns)   --->   "%sub_ln461_88 = sub i9 0, %select_ln284_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1967 'sub' 'sub_ln461_88' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_51)   --->   "%select_ln303_63 = select i1 %tmp_749, i9 %sub_ln461_88, i9 %select_ln284_126" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1968 'select' 'select_ln303_63' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_51)   --->   "%xor_ln280_25 = xor i1 %and_ln280_25, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1969 'xor' 'xor_ln280_25' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1970 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_51 = and i1 %and_ln281_50, %xor_ln280_25" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1970 'and' 'and_ln281_51' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_51)   --->   "%select_ln281_50 = select i1 %and_ln281_51, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1971 'select' 'select_ln281_50' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_51)   --->   "%or_ln281_25 = or i1 %and_ln281_51, %and_ln280_25" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1972 'or' 'or_ln281_25' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1973 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_51 = select i1 %or_ln281_25, i9 %select_ln281_50, i9 %select_ln303_63" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1973 'select' 'select_ln281_51' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1974 [1/1] (0.00ns)   --->   "%bitcast_ln280_26 = bitcast float %out_i_25_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1974 'bitcast' 'bitcast_ln280_26' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_680 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_26, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1975 'partselect' 'tmp_680' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln280_26 = trunc i32 %bitcast_ln280_26 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1976 'trunc' 'trunc_ln280_26' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1977 [1/1] (0.84ns)   --->   "%icmp_ln280_52 = icmp ne i8 %tmp_680, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1977 'icmp' 'icmp_ln280_52' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1978 [1/1] (1.05ns)   --->   "%icmp_ln280_53 = icmp eq i23 %trunc_ln280_26, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1978 'icmp' 'icmp_ln280_53' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1979 [1/1] (0.28ns)   --->   "%or_ln280_26 = or i1 %icmp_ln280_53, %icmp_ln280_52" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1979 'or' 'or_ln280_26' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1980 [1/2] (2.78ns)   --->   "%tmp_681 = fcmp olt float %out_i_25_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1980 'fcmp' 'tmp_681' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1981 [1/1] (0.28ns)   --->   "%and_ln280_26 = and i1 %or_ln280_26, %tmp_681" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 1981 'and' 'and_ln280_26' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1982 [1/2] (2.78ns)   --->   "%tmp_682 = fcmp ogt float %out_i_25_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1982 'fcmp' 'tmp_682' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_53)   --->   "%and_ln281_52 = and i1 %or_ln280_26, %tmp_682" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 1983 'and' 'and_ln281_52' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1984 [1/1] (0.00ns)   --->   "%trunc_ln263_127 = trunc i32 %bitcast_ln280_26 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1984 'trunc' 'trunc_ln263_127' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_53)   --->   "%tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_26, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1985 'bitselect' 'tmp_751' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln266_127 = zext i8 %tmp_680 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1986 'zext' 'zext_ln266_127' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1987 [1/1] (0.00ns)   --->   "%trunc_ln296_127 = trunc i32 %bitcast_ln280_26 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1987 'trunc' 'trunc_ln296_127' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%tmp_729_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_26)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1988 'bitconcatenate' 'tmp_729_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1989 [1/1] (0.99ns)   --->   "%icmp_ln278_89 = icmp eq i31 %trunc_ln263_127, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1989 'icmp' 'icmp_ln278_89' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1990 [1/1] (0.77ns)   --->   "%sub_ln281_127 = sub i9 150, %zext_ln266_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1990 'sub' 'sub_ln281_127' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%sext_ln281_127 = sext i9 %sub_ln281_127 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1991 'sext' 'sext_ln281_127' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1992 [1/1] (0.84ns)   --->   "%icmp_ln282_89 = icmp eq i8 %tmp_680, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1992 'icmp' 'icmp_ln282_89' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1993 [1/1] (0.88ns)   --->   "%icmp_ln284_89 = icmp sgt i9 %sub_ln281_127, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1993 'icmp' 'icmp_ln284_89' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1994 [1/1] (0.88ns)   --->   "%icmp_ln285_89 = icmp slt i9 %sub_ln281_127, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1994 'icmp' 'icmp_ln285_89' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1995 [1/1] (0.77ns)   --->   "%sub_ln294_127 = sub i9 0, %sub_ln281_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1995 'sub' 'sub_ln294_127' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln294_127 = trunc i9 %sub_ln294_127 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1996 'trunc' 'trunc_ln294_127' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 1997 [1/1] (0.84ns)   --->   "%icmp_ln295_89 = icmp slt i8 %trunc_ln294_127, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1997 'icmp' 'icmp_ln295_89' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_127)   --->   "%shl_ln297_89 = shl i9 %trunc_ln296_127, %sub_ln294_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1998 'shl' 'shl_ln297_89' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_127)   --->   "%select_ln295_127 = select i1 %icmp_ln295_89, i9 %shl_ln297_89, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 1999 'select' 'select_ln295_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%lshr_ln286_127 = lshr i24 %tmp_729_i_i, %sext_ln281_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2000 'lshr' 'lshr_ln286_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%trunc_ln286_127 = trunc i24 %lshr_ln286_127 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2001 'trunc' 'trunc_ln286_127' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_26, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2002 'bitselect' 'tmp_752' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%select_ln288_127 = select i1 %tmp_752, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2003 'select' 'select_ln288_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2004 [1/1] (0.28ns)   --->   "%or_ln282_127 = or i1 %icmp_ln278_89, %icmp_ln282_89" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2004 'or' 'or_ln282_127' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%xor_ln282_127 = xor i1 %or_ln282_127, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2005 'xor' 'xor_ln282_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%and_ln285_257 = and i1 %icmp_ln285_89, %xor_ln282_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2006 'and' 'and_ln285_257' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_127)   --->   "%and_ln285_258 = and i1 %and_ln285_257, %icmp_ln284_89" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2007 'and' 'and_ln285_258' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2008 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_127 = select i1 %and_ln285_258, i9 %trunc_ln286_127, i9 %select_ln288_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2008 'select' 'select_ln285_127' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_127)   --->   "%select_ln278_127 = select i1 %icmp_ln278_89, i9 0, i9 %select_ln285_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2009 'select' 'select_ln278_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_127)   --->   "%xor_ln278_127 = xor i1 %icmp_ln278_89, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2010 'xor' 'xor_ln278_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_127)   --->   "%and_ln282_127 = and i1 %icmp_ln282_89, %xor_ln278_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2011 'and' 'and_ln282_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2012 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_127 = select i1 %and_ln282_127, i9 %trunc_ln296_127, i9 %select_ln278_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2012 'select' 'select_ln282_127' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_127)   --->   "%or_ln284_127 = or i1 %or_ln282_127, %icmp_ln284_89" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2013 'or' 'or_ln284_127' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2014 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_127 = select i1 %or_ln284_127, i9 %select_ln282_127, i9 %select_ln295_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2014 'select' 'select_ln284_127' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2015 [1/1] (0.77ns)   --->   "%sub_ln461_89 = sub i9 0, %select_ln284_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2015 'sub' 'sub_ln461_89' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_53)   --->   "%select_ln303_64 = select i1 %tmp_751, i9 %sub_ln461_89, i9 %select_ln284_127" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2016 'select' 'select_ln303_64' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_53)   --->   "%xor_ln280_26 = xor i1 %and_ln280_26, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2017 'xor' 'xor_ln280_26' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2018 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_53 = and i1 %and_ln281_52, %xor_ln280_26" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2018 'and' 'and_ln281_53' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_53)   --->   "%select_ln281_52 = select i1 %and_ln281_53, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2019 'select' 'select_ln281_52' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_53)   --->   "%or_ln281_26 = or i1 %and_ln281_53, %and_ln280_26" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2020 'or' 'or_ln281_26' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2021 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_53 = select i1 %or_ln281_26, i9 %select_ln281_52, i9 %select_ln303_64" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2021 'select' 'select_ln281_53' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2022 [1/1] (0.00ns)   --->   "%bitcast_ln280_27 = bitcast float %out_i_26_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2022 'bitcast' 'bitcast_ln280_27' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_683 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_27, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2023 'partselect' 'tmp_683' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln280_27 = trunc i32 %bitcast_ln280_27 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2024 'trunc' 'trunc_ln280_27' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2025 [1/1] (0.84ns)   --->   "%icmp_ln280_54 = icmp ne i8 %tmp_683, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2025 'icmp' 'icmp_ln280_54' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2026 [1/1] (1.05ns)   --->   "%icmp_ln280_55 = icmp eq i23 %trunc_ln280_27, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2026 'icmp' 'icmp_ln280_55' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2027 [1/1] (0.28ns)   --->   "%or_ln280_27 = or i1 %icmp_ln280_55, %icmp_ln280_54" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2027 'or' 'or_ln280_27' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2028 [1/2] (2.78ns)   --->   "%tmp_684 = fcmp olt float %out_i_26_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2028 'fcmp' 'tmp_684' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2029 [1/1] (0.28ns)   --->   "%and_ln280_27 = and i1 %or_ln280_27, %tmp_684" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2029 'and' 'and_ln280_27' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2030 [1/2] (2.78ns)   --->   "%tmp_685 = fcmp ogt float %out_i_26_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2030 'fcmp' 'tmp_685' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_55)   --->   "%and_ln281_54 = and i1 %or_ln280_27, %tmp_685" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2031 'and' 'and_ln281_54' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln263_128 = trunc i32 %bitcast_ln280_27 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2032 'trunc' 'trunc_ln263_128' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_55)   --->   "%tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_27, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2033 'bitselect' 'tmp_753' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln266_128 = zext i8 %tmp_683 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2034 'zext' 'zext_ln266_128' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln296_128 = trunc i32 %bitcast_ln280_27 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2035 'trunc' 'trunc_ln296_128' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%tmp_731_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_27)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2036 'bitconcatenate' 'tmp_731_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2037 [1/1] (0.99ns)   --->   "%icmp_ln278_90 = icmp eq i31 %trunc_ln263_128, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2037 'icmp' 'icmp_ln278_90' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2038 [1/1] (0.77ns)   --->   "%sub_ln281_128 = sub i9 150, %zext_ln266_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2038 'sub' 'sub_ln281_128' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%sext_ln281_128 = sext i9 %sub_ln281_128 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2039 'sext' 'sext_ln281_128' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2040 [1/1] (0.84ns)   --->   "%icmp_ln282_90 = icmp eq i8 %tmp_683, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2040 'icmp' 'icmp_ln282_90' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2041 [1/1] (0.88ns)   --->   "%icmp_ln284_90 = icmp sgt i9 %sub_ln281_128, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2041 'icmp' 'icmp_ln284_90' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2042 [1/1] (0.88ns)   --->   "%icmp_ln285_90 = icmp slt i9 %sub_ln281_128, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2042 'icmp' 'icmp_ln285_90' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2043 [1/1] (0.77ns)   --->   "%sub_ln294_128 = sub i9 0, %sub_ln281_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2043 'sub' 'sub_ln294_128' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln294_128 = trunc i9 %sub_ln294_128 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2044 'trunc' 'trunc_ln294_128' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2045 [1/1] (0.84ns)   --->   "%icmp_ln295_90 = icmp slt i8 %trunc_ln294_128, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2045 'icmp' 'icmp_ln295_90' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_128)   --->   "%shl_ln297_90 = shl i9 %trunc_ln296_128, %sub_ln294_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2046 'shl' 'shl_ln297_90' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_128)   --->   "%select_ln295_128 = select i1 %icmp_ln295_90, i9 %shl_ln297_90, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2047 'select' 'select_ln295_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%lshr_ln286_128 = lshr i24 %tmp_731_i_i, %sext_ln281_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2048 'lshr' 'lshr_ln286_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%trunc_ln286_128 = trunc i24 %lshr_ln286_128 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2049 'trunc' 'trunc_ln286_128' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_27, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2050 'bitselect' 'tmp_754' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%select_ln288_128 = select i1 %tmp_754, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2051 'select' 'select_ln288_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2052 [1/1] (0.28ns)   --->   "%or_ln282_128 = or i1 %icmp_ln278_90, %icmp_ln282_90" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2052 'or' 'or_ln282_128' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%xor_ln282_128 = xor i1 %or_ln282_128, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2053 'xor' 'xor_ln282_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%and_ln285_259 = and i1 %icmp_ln285_90, %xor_ln282_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2054 'and' 'and_ln285_259' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_128)   --->   "%and_ln285_260 = and i1 %and_ln285_259, %icmp_ln284_90" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2055 'and' 'and_ln285_260' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2056 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_128 = select i1 %and_ln285_260, i9 %trunc_ln286_128, i9 %select_ln288_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2056 'select' 'select_ln285_128' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_128)   --->   "%select_ln278_128 = select i1 %icmp_ln278_90, i9 0, i9 %select_ln285_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2057 'select' 'select_ln278_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_128)   --->   "%xor_ln278_128 = xor i1 %icmp_ln278_90, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2058 'xor' 'xor_ln278_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_128)   --->   "%and_ln282_128 = and i1 %icmp_ln282_90, %xor_ln278_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2059 'and' 'and_ln282_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2060 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_128 = select i1 %and_ln282_128, i9 %trunc_ln296_128, i9 %select_ln278_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2060 'select' 'select_ln282_128' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_128)   --->   "%or_ln284_128 = or i1 %or_ln282_128, %icmp_ln284_90" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2061 'or' 'or_ln284_128' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2062 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_128 = select i1 %or_ln284_128, i9 %select_ln282_128, i9 %select_ln295_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2062 'select' 'select_ln284_128' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2063 [1/1] (0.77ns)   --->   "%sub_ln461_90 = sub i9 0, %select_ln284_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2063 'sub' 'sub_ln461_90' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_55)   --->   "%select_ln303_65 = select i1 %tmp_753, i9 %sub_ln461_90, i9 %select_ln284_128" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2064 'select' 'select_ln303_65' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_55)   --->   "%xor_ln280_27 = xor i1 %and_ln280_27, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2065 'xor' 'xor_ln280_27' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2066 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_55 = and i1 %and_ln281_54, %xor_ln280_27" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2066 'and' 'and_ln281_55' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_55)   --->   "%select_ln281_54 = select i1 %and_ln281_55, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2067 'select' 'select_ln281_54' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_55)   --->   "%or_ln281_27 = or i1 %and_ln281_55, %and_ln280_27" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2068 'or' 'or_ln281_27' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2069 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_55 = select i1 %or_ln281_27, i9 %select_ln281_54, i9 %select_ln303_65" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2069 'select' 'select_ln281_55' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2070 [1/1] (0.00ns)   --->   "%bitcast_ln280_28 = bitcast float %out_i_27_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2070 'bitcast' 'bitcast_ln280_28' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_686 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_28, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2071 'partselect' 'tmp_686' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln280_28 = trunc i32 %bitcast_ln280_28 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2072 'trunc' 'trunc_ln280_28' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2073 [1/1] (0.84ns)   --->   "%icmp_ln280_56 = icmp ne i8 %tmp_686, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2073 'icmp' 'icmp_ln280_56' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2074 [1/1] (1.05ns)   --->   "%icmp_ln280_57 = icmp eq i23 %trunc_ln280_28, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2074 'icmp' 'icmp_ln280_57' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2075 [1/1] (0.28ns)   --->   "%or_ln280_28 = or i1 %icmp_ln280_57, %icmp_ln280_56" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2075 'or' 'or_ln280_28' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2076 [1/2] (2.78ns)   --->   "%tmp_687 = fcmp olt float %out_i_27_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2076 'fcmp' 'tmp_687' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2077 [1/1] (0.28ns)   --->   "%and_ln280_28 = and i1 %or_ln280_28, %tmp_687" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2077 'and' 'and_ln280_28' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2078 [1/2] (2.78ns)   --->   "%tmp_688 = fcmp ogt float %out_i_27_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2078 'fcmp' 'tmp_688' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_57)   --->   "%and_ln281_56 = and i1 %or_ln280_28, %tmp_688" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2079 'and' 'and_ln281_56' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln263_129 = trunc i32 %bitcast_ln280_28 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2080 'trunc' 'trunc_ln263_129' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_57)   --->   "%tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_28, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2081 'bitselect' 'tmp_755' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln266_129 = zext i8 %tmp_686 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2082 'zext' 'zext_ln266_129' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln296_129 = trunc i32 %bitcast_ln280_28 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2083 'trunc' 'trunc_ln296_129' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%tmp_733_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_28)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2084 'bitconcatenate' 'tmp_733_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2085 [1/1] (0.99ns)   --->   "%icmp_ln278_91 = icmp eq i31 %trunc_ln263_129, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2085 'icmp' 'icmp_ln278_91' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2086 [1/1] (0.77ns)   --->   "%sub_ln281_129 = sub i9 150, %zext_ln266_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2086 'sub' 'sub_ln281_129' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%sext_ln281_129 = sext i9 %sub_ln281_129 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2087 'sext' 'sext_ln281_129' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2088 [1/1] (0.84ns)   --->   "%icmp_ln282_91 = icmp eq i8 %tmp_686, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2088 'icmp' 'icmp_ln282_91' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2089 [1/1] (0.88ns)   --->   "%icmp_ln284_91 = icmp sgt i9 %sub_ln281_129, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2089 'icmp' 'icmp_ln284_91' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2090 [1/1] (0.88ns)   --->   "%icmp_ln285_91 = icmp slt i9 %sub_ln281_129, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2090 'icmp' 'icmp_ln285_91' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2091 [1/1] (0.77ns)   --->   "%sub_ln294_129 = sub i9 0, %sub_ln281_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2091 'sub' 'sub_ln294_129' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln294_129 = trunc i9 %sub_ln294_129 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2092 'trunc' 'trunc_ln294_129' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2093 [1/1] (0.84ns)   --->   "%icmp_ln295_91 = icmp slt i8 %trunc_ln294_129, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2093 'icmp' 'icmp_ln295_91' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_129)   --->   "%shl_ln297_91 = shl i9 %trunc_ln296_129, %sub_ln294_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2094 'shl' 'shl_ln297_91' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_129)   --->   "%select_ln295_129 = select i1 %icmp_ln295_91, i9 %shl_ln297_91, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2095 'select' 'select_ln295_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%lshr_ln286_129 = lshr i24 %tmp_733_i_i, %sext_ln281_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2096 'lshr' 'lshr_ln286_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%trunc_ln286_129 = trunc i24 %lshr_ln286_129 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2097 'trunc' 'trunc_ln286_129' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_28, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2098 'bitselect' 'tmp_756' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%select_ln288_129 = select i1 %tmp_756, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2099 'select' 'select_ln288_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2100 [1/1] (0.28ns)   --->   "%or_ln282_129 = or i1 %icmp_ln278_91, %icmp_ln282_91" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2100 'or' 'or_ln282_129' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%xor_ln282_129 = xor i1 %or_ln282_129, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2101 'xor' 'xor_ln282_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%and_ln285_261 = and i1 %icmp_ln285_91, %xor_ln282_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2102 'and' 'and_ln285_261' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_129)   --->   "%and_ln285_262 = and i1 %and_ln285_261, %icmp_ln284_91" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2103 'and' 'and_ln285_262' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2104 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_129 = select i1 %and_ln285_262, i9 %trunc_ln286_129, i9 %select_ln288_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2104 'select' 'select_ln285_129' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_129)   --->   "%select_ln278_129 = select i1 %icmp_ln278_91, i9 0, i9 %select_ln285_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2105 'select' 'select_ln278_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_129)   --->   "%xor_ln278_129 = xor i1 %icmp_ln278_91, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2106 'xor' 'xor_ln278_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_129)   --->   "%and_ln282_129 = and i1 %icmp_ln282_91, %xor_ln278_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2107 'and' 'and_ln282_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2108 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_129 = select i1 %and_ln282_129, i9 %trunc_ln296_129, i9 %select_ln278_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2108 'select' 'select_ln282_129' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_129)   --->   "%or_ln284_129 = or i1 %or_ln282_129, %icmp_ln284_91" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2109 'or' 'or_ln284_129' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2110 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_129 = select i1 %or_ln284_129, i9 %select_ln282_129, i9 %select_ln295_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2110 'select' 'select_ln284_129' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2111 [1/1] (0.77ns)   --->   "%sub_ln461_91 = sub i9 0, %select_ln284_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2111 'sub' 'sub_ln461_91' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_57)   --->   "%select_ln303_66 = select i1 %tmp_755, i9 %sub_ln461_91, i9 %select_ln284_129" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2112 'select' 'select_ln303_66' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_57)   --->   "%xor_ln280_28 = xor i1 %and_ln280_28, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2113 'xor' 'xor_ln280_28' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2114 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_57 = and i1 %and_ln281_56, %xor_ln280_28" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2114 'and' 'and_ln281_57' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_57)   --->   "%select_ln281_56 = select i1 %and_ln281_57, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2115 'select' 'select_ln281_56' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_57)   --->   "%or_ln281_28 = or i1 %and_ln281_57, %and_ln280_28" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2116 'or' 'or_ln281_28' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2117 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_57 = select i1 %or_ln281_28, i9 %select_ln281_56, i9 %select_ln303_66" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2117 'select' 'select_ln281_57' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2118 [1/1] (0.00ns)   --->   "%bitcast_ln280_29 = bitcast float %out_i_28_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2118 'bitcast' 'bitcast_ln280_29' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_689 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_29, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2119 'partselect' 'tmp_689' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2120 [1/1] (0.00ns)   --->   "%trunc_ln280_29 = trunc i32 %bitcast_ln280_29 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2120 'trunc' 'trunc_ln280_29' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2121 [1/1] (0.84ns)   --->   "%icmp_ln280_58 = icmp ne i8 %tmp_689, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2121 'icmp' 'icmp_ln280_58' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2122 [1/1] (1.05ns)   --->   "%icmp_ln280_59 = icmp eq i23 %trunc_ln280_29, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2122 'icmp' 'icmp_ln280_59' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2123 [1/1] (0.28ns)   --->   "%or_ln280_29 = or i1 %icmp_ln280_59, %icmp_ln280_58" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2123 'or' 'or_ln280_29' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2124 [1/2] (2.78ns)   --->   "%tmp_690 = fcmp olt float %out_i_28_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2124 'fcmp' 'tmp_690' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2125 [1/1] (0.28ns)   --->   "%and_ln280_29 = and i1 %or_ln280_29, %tmp_690" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2125 'and' 'and_ln280_29' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2126 [1/2] (2.78ns)   --->   "%tmp_691 = fcmp ogt float %out_i_28_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2126 'fcmp' 'tmp_691' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_59)   --->   "%and_ln281_58 = and i1 %or_ln280_29, %tmp_691" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2127 'and' 'and_ln281_58' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2128 [1/1] (0.00ns)   --->   "%trunc_ln263_130 = trunc i32 %bitcast_ln280_29 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2128 'trunc' 'trunc_ln263_130' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_59)   --->   "%tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_29, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2129 'bitselect' 'tmp_757' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln266_130 = zext i8 %tmp_689 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2130 'zext' 'zext_ln266_130' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln296_130 = trunc i32 %bitcast_ln280_29 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2131 'trunc' 'trunc_ln296_130' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%tmp_735_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_29)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2132 'bitconcatenate' 'tmp_735_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2133 [1/1] (0.99ns)   --->   "%icmp_ln278_92 = icmp eq i31 %trunc_ln263_130, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2133 'icmp' 'icmp_ln278_92' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2134 [1/1] (0.77ns)   --->   "%sub_ln281_130 = sub i9 150, %zext_ln266_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2134 'sub' 'sub_ln281_130' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%sext_ln281_130 = sext i9 %sub_ln281_130 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2135 'sext' 'sext_ln281_130' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2136 [1/1] (0.84ns)   --->   "%icmp_ln282_92 = icmp eq i8 %tmp_689, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2136 'icmp' 'icmp_ln282_92' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2137 [1/1] (0.88ns)   --->   "%icmp_ln284_92 = icmp sgt i9 %sub_ln281_130, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2137 'icmp' 'icmp_ln284_92' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2138 [1/1] (0.88ns)   --->   "%icmp_ln285_92 = icmp slt i9 %sub_ln281_130, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2138 'icmp' 'icmp_ln285_92' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2139 [1/1] (0.77ns)   --->   "%sub_ln294_130 = sub i9 0, %sub_ln281_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2139 'sub' 'sub_ln294_130' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln294_130 = trunc i9 %sub_ln294_130 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2140 'trunc' 'trunc_ln294_130' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2141 [1/1] (0.84ns)   --->   "%icmp_ln295_92 = icmp slt i8 %trunc_ln294_130, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2141 'icmp' 'icmp_ln295_92' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_130)   --->   "%shl_ln297_92 = shl i9 %trunc_ln296_130, %sub_ln294_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2142 'shl' 'shl_ln297_92' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_130)   --->   "%select_ln295_130 = select i1 %icmp_ln295_92, i9 %shl_ln297_92, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2143 'select' 'select_ln295_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%lshr_ln286_130 = lshr i24 %tmp_735_i_i, %sext_ln281_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2144 'lshr' 'lshr_ln286_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%trunc_ln286_130 = trunc i24 %lshr_ln286_130 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2145 'trunc' 'trunc_ln286_130' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_29, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2146 'bitselect' 'tmp_758' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%select_ln288_130 = select i1 %tmp_758, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2147 'select' 'select_ln288_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2148 [1/1] (0.28ns)   --->   "%or_ln282_130 = or i1 %icmp_ln278_92, %icmp_ln282_92" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2148 'or' 'or_ln282_130' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%xor_ln282_130 = xor i1 %or_ln282_130, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2149 'xor' 'xor_ln282_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%and_ln285_263 = and i1 %icmp_ln285_92, %xor_ln282_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2150 'and' 'and_ln285_263' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_130)   --->   "%and_ln285_264 = and i1 %and_ln285_263, %icmp_ln284_92" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2151 'and' 'and_ln285_264' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2152 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_130 = select i1 %and_ln285_264, i9 %trunc_ln286_130, i9 %select_ln288_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2152 'select' 'select_ln285_130' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_130)   --->   "%select_ln278_130 = select i1 %icmp_ln278_92, i9 0, i9 %select_ln285_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2153 'select' 'select_ln278_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_130)   --->   "%xor_ln278_130 = xor i1 %icmp_ln278_92, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2154 'xor' 'xor_ln278_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_130)   --->   "%and_ln282_130 = and i1 %icmp_ln282_92, %xor_ln278_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2155 'and' 'and_ln282_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2156 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_130 = select i1 %and_ln282_130, i9 %trunc_ln296_130, i9 %select_ln278_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2156 'select' 'select_ln282_130' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_130)   --->   "%or_ln284_130 = or i1 %or_ln282_130, %icmp_ln284_92" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2157 'or' 'or_ln284_130' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2158 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_130 = select i1 %or_ln284_130, i9 %select_ln282_130, i9 %select_ln295_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2158 'select' 'select_ln284_130' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2159 [1/1] (0.77ns)   --->   "%sub_ln461_92 = sub i9 0, %select_ln284_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2159 'sub' 'sub_ln461_92' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_59)   --->   "%select_ln303_67 = select i1 %tmp_757, i9 %sub_ln461_92, i9 %select_ln284_130" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2160 'select' 'select_ln303_67' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_59)   --->   "%xor_ln280_29 = xor i1 %and_ln280_29, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2161 'xor' 'xor_ln280_29' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2162 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_59 = and i1 %and_ln281_58, %xor_ln280_29" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2162 'and' 'and_ln281_59' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_59)   --->   "%select_ln281_58 = select i1 %and_ln281_59, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2163 'select' 'select_ln281_58' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_59)   --->   "%or_ln281_29 = or i1 %and_ln281_59, %and_ln280_29" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2164 'or' 'or_ln281_29' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2165 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_59 = select i1 %or_ln281_29, i9 %select_ln281_58, i9 %select_ln303_67" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2165 'select' 'select_ln281_59' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2166 [1/1] (0.00ns)   --->   "%bitcast_ln280_30 = bitcast float %out_i_29_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2166 'bitcast' 'bitcast_ln280_30' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_692 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_30, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2167 'partselect' 'tmp_692' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln280_30 = trunc i32 %bitcast_ln280_30 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2168 'trunc' 'trunc_ln280_30' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2169 [1/1] (0.84ns)   --->   "%icmp_ln280_60 = icmp ne i8 %tmp_692, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2169 'icmp' 'icmp_ln280_60' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2170 [1/1] (1.05ns)   --->   "%icmp_ln280_61 = icmp eq i23 %trunc_ln280_30, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2170 'icmp' 'icmp_ln280_61' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2171 [1/1] (0.28ns)   --->   "%or_ln280_30 = or i1 %icmp_ln280_61, %icmp_ln280_60" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2171 'or' 'or_ln280_30' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2172 [1/2] (2.78ns)   --->   "%tmp_693 = fcmp olt float %out_i_29_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2172 'fcmp' 'tmp_693' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2173 [1/1] (0.28ns)   --->   "%and_ln280_30 = and i1 %or_ln280_30, %tmp_693" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2173 'and' 'and_ln280_30' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2174 [1/2] (2.78ns)   --->   "%tmp_694 = fcmp ogt float %out_i_29_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2174 'fcmp' 'tmp_694' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_61)   --->   "%and_ln281_60 = and i1 %or_ln280_30, %tmp_694" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2175 'and' 'and_ln281_60' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2176 [1/1] (0.00ns)   --->   "%trunc_ln263_131 = trunc i32 %bitcast_ln280_30 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2176 'trunc' 'trunc_ln263_131' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_61)   --->   "%tmp_759 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_30, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2177 'bitselect' 'tmp_759' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln266_131 = zext i8 %tmp_692 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2178 'zext' 'zext_ln266_131' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln296_131 = trunc i32 %bitcast_ln280_30 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2179 'trunc' 'trunc_ln296_131' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%tmp_737_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_30)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2180 'bitconcatenate' 'tmp_737_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2181 [1/1] (0.99ns)   --->   "%icmp_ln278_93 = icmp eq i31 %trunc_ln263_131, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2181 'icmp' 'icmp_ln278_93' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2182 [1/1] (0.77ns)   --->   "%sub_ln281_131 = sub i9 150, %zext_ln266_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2182 'sub' 'sub_ln281_131' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%sext_ln281_131 = sext i9 %sub_ln281_131 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2183 'sext' 'sext_ln281_131' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2184 [1/1] (0.84ns)   --->   "%icmp_ln282_93 = icmp eq i8 %tmp_692, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2184 'icmp' 'icmp_ln282_93' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2185 [1/1] (0.88ns)   --->   "%icmp_ln284_93 = icmp sgt i9 %sub_ln281_131, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2185 'icmp' 'icmp_ln284_93' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2186 [1/1] (0.88ns)   --->   "%icmp_ln285_93 = icmp slt i9 %sub_ln281_131, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2186 'icmp' 'icmp_ln285_93' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2187 [1/1] (0.77ns)   --->   "%sub_ln294_131 = sub i9 0, %sub_ln281_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2187 'sub' 'sub_ln294_131' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln294_131 = trunc i9 %sub_ln294_131 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2188 'trunc' 'trunc_ln294_131' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2189 [1/1] (0.84ns)   --->   "%icmp_ln295_93 = icmp slt i8 %trunc_ln294_131, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2189 'icmp' 'icmp_ln295_93' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_131)   --->   "%shl_ln297_93 = shl i9 %trunc_ln296_131, %sub_ln294_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2190 'shl' 'shl_ln297_93' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_131)   --->   "%select_ln295_131 = select i1 %icmp_ln295_93, i9 %shl_ln297_93, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2191 'select' 'select_ln295_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%lshr_ln286_131 = lshr i24 %tmp_737_i_i, %sext_ln281_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2192 'lshr' 'lshr_ln286_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%trunc_ln286_131 = trunc i24 %lshr_ln286_131 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2193 'trunc' 'trunc_ln286_131' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%tmp_760 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_30, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2194 'bitselect' 'tmp_760' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%select_ln288_131 = select i1 %tmp_760, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2195 'select' 'select_ln288_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2196 [1/1] (0.28ns)   --->   "%or_ln282_131 = or i1 %icmp_ln278_93, %icmp_ln282_93" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2196 'or' 'or_ln282_131' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%xor_ln282_131 = xor i1 %or_ln282_131, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2197 'xor' 'xor_ln282_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%and_ln285_265 = and i1 %icmp_ln285_93, %xor_ln282_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2198 'and' 'and_ln285_265' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_131)   --->   "%and_ln285_266 = and i1 %and_ln285_265, %icmp_ln284_93" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2199 'and' 'and_ln285_266' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2200 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_131 = select i1 %and_ln285_266, i9 %trunc_ln286_131, i9 %select_ln288_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2200 'select' 'select_ln285_131' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_131)   --->   "%select_ln278_131 = select i1 %icmp_ln278_93, i9 0, i9 %select_ln285_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2201 'select' 'select_ln278_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_131)   --->   "%xor_ln278_131 = xor i1 %icmp_ln278_93, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2202 'xor' 'xor_ln278_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_131)   --->   "%and_ln282_131 = and i1 %icmp_ln282_93, %xor_ln278_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2203 'and' 'and_ln282_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2204 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_131 = select i1 %and_ln282_131, i9 %trunc_ln296_131, i9 %select_ln278_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2204 'select' 'select_ln282_131' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_131)   --->   "%or_ln284_131 = or i1 %or_ln282_131, %icmp_ln284_93" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2205 'or' 'or_ln284_131' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2206 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_131 = select i1 %or_ln284_131, i9 %select_ln282_131, i9 %select_ln295_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2206 'select' 'select_ln284_131' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2207 [1/1] (0.77ns)   --->   "%sub_ln461_93 = sub i9 0, %select_ln284_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2207 'sub' 'sub_ln461_93' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_61)   --->   "%select_ln303_68 = select i1 %tmp_759, i9 %sub_ln461_93, i9 %select_ln284_131" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2208 'select' 'select_ln303_68' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_61)   --->   "%xor_ln280_30 = xor i1 %and_ln280_30, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2209 'xor' 'xor_ln280_30' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2210 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_61 = and i1 %and_ln281_60, %xor_ln280_30" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2210 'and' 'and_ln281_61' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_61)   --->   "%select_ln281_60 = select i1 %and_ln281_61, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2211 'select' 'select_ln281_60' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_61)   --->   "%or_ln281_30 = or i1 %and_ln281_61, %and_ln280_30" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2212 'or' 'or_ln281_30' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2213 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_61 = select i1 %or_ln281_30, i9 %select_ln281_60, i9 %select_ln303_68" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2213 'select' 'select_ln281_61' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2214 [1/1] (0.00ns)   --->   "%bitcast_ln280_31 = bitcast float %out_i_30_i_i to i32" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2214 'bitcast' 'bitcast_ln280_31' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_695 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln280_31, i32 23, i32 30)" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2215 'partselect' 'tmp_695' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln280_31 = trunc i32 %bitcast_ln280_31 to i23" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2216 'trunc' 'trunc_ln280_31' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2217 [1/1] (0.84ns)   --->   "%icmp_ln280_62 = icmp ne i8 %tmp_695, -1" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2217 'icmp' 'icmp_ln280_62' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2218 [1/1] (1.05ns)   --->   "%icmp_ln280_63 = icmp eq i23 %trunc_ln280_31, 0" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2218 'icmp' 'icmp_ln280_63' <Predicate = (!icmp_ln274)> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2219 [1/1] (0.28ns)   --->   "%or_ln280_31 = or i1 %icmp_ln280_63, %icmp_ln280_62" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2219 'or' 'or_ln280_31' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2220 [1/2] (2.78ns)   --->   "%tmp_696 = fcmp olt float %out_i_30_i_i, 0.000000e+00" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2220 'fcmp' 'tmp_696' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2221 [1/1] (0.28ns)   --->   "%and_ln280_31 = and i1 %or_ln280_31, %tmp_696" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2221 'and' 'and_ln280_31' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2222 [1/2] (2.78ns)   --->   "%tmp_697 = fcmp ogt float %out_i_30_i_i, 2.550000e+02" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2222 'fcmp' 'tmp_697' <Predicate = (!icmp_ln274)> <Delay = 2.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_63)   --->   "%and_ln281_62 = and i1 %or_ln280_31, %tmp_697" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2223 'and' 'and_ln281_62' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2224 [1/1] (0.00ns)   --->   "%trunc_ln263_132 = trunc i32 %bitcast_ln280_31 to i31" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2224 'trunc' 'trunc_ln263_132' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_63)   --->   "%tmp_761 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_31, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2225 'bitselect' 'tmp_761' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2226 [1/1] (0.00ns)   --->   "%zext_ln266_132 = zext i8 %tmp_695 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2226 'zext' 'zext_ln266_132' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln296_132 = trunc i32 %bitcast_ln280_31 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2227 'trunc' 'trunc_ln296_132' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%tmp_739_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln280_31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2228 'bitconcatenate' 'tmp_739_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2229 [1/1] (0.99ns)   --->   "%icmp_ln278_94 = icmp eq i31 %trunc_ln263_132, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2229 'icmp' 'icmp_ln278_94' <Predicate = (!icmp_ln274)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2230 [1/1] (0.77ns)   --->   "%sub_ln281_132 = sub i9 150, %zext_ln266_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2230 'sub' 'sub_ln281_132' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%sext_ln281_132 = sext i9 %sub_ln281_132 to i24" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2231 'sext' 'sext_ln281_132' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2232 [1/1] (0.84ns)   --->   "%icmp_ln282_94 = icmp eq i8 %tmp_695, -106" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2232 'icmp' 'icmp_ln282_94' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2233 [1/1] (0.88ns)   --->   "%icmp_ln284_94 = icmp sgt i9 %sub_ln281_132, 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2233 'icmp' 'icmp_ln284_94' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2234 [1/1] (0.88ns)   --->   "%icmp_ln285_94 = icmp slt i9 %sub_ln281_132, 25" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2234 'icmp' 'icmp_ln285_94' <Predicate = (!icmp_ln274)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2235 [1/1] (0.77ns)   --->   "%sub_ln294_132 = sub i9 0, %sub_ln281_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2235 'sub' 'sub_ln294_132' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln294_132 = trunc i9 %sub_ln294_132 to i8" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2236 'trunc' 'trunc_ln294_132' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2237 [1/1] (0.84ns)   --->   "%icmp_ln295_94 = icmp slt i8 %trunc_ln294_132, 9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2237 'icmp' 'icmp_ln295_94' <Predicate = (!icmp_ln274)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_132)   --->   "%shl_ln297_94 = shl i9 %trunc_ln296_132, %sub_ln294_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2238 'shl' 'shl_ln297_94' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_132)   --->   "%select_ln295_132 = select i1 %icmp_ln295_94, i9 %shl_ln297_94, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2239 'select' 'select_ln295_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%lshr_ln286_132 = lshr i24 %tmp_739_i_i, %sext_ln281_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2240 'lshr' 'lshr_ln286_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%trunc_ln286_132 = trunc i24 %lshr_ln286_132 to i9" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2241 'trunc' 'trunc_ln286_132' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%tmp_762 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln280_31, i32 31)" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2242 'bitselect' 'tmp_762' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%select_ln288_132 = select i1 %tmp_762, i9 -1, i9 0" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2243 'select' 'select_ln288_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2244 [1/1] (0.28ns)   --->   "%or_ln282_132 = or i1 %icmp_ln278_94, %icmp_ln282_94" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2244 'or' 'or_ln282_132' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%xor_ln282_132 = xor i1 %or_ln282_132, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2245 'xor' 'xor_ln282_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%and_ln285_267 = and i1 %icmp_ln285_94, %xor_ln282_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2246 'and' 'and_ln285_267' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_132)   --->   "%and_ln285_268 = and i1 %and_ln285_267, %icmp_ln284_94" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2247 'and' 'and_ln285_268' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2248 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_132 = select i1 %and_ln285_268, i9 %trunc_ln286_132, i9 %select_ln288_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2248 'select' 'select_ln285_132' <Predicate = (!icmp_ln274)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_132)   --->   "%select_ln278_132 = select i1 %icmp_ln278_94, i9 0, i9 %select_ln285_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2249 'select' 'select_ln278_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_132)   --->   "%xor_ln278_132 = xor i1 %icmp_ln278_94, true" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2250 'xor' 'xor_ln278_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_132)   --->   "%and_ln282_132 = and i1 %icmp_ln282_94, %xor_ln278_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2251 'and' 'and_ln282_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2252 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_132 = select i1 %and_ln282_132, i9 %trunc_ln296_132, i9 %select_ln278_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2252 'select' 'select_ln282_132' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_132)   --->   "%or_ln284_132 = or i1 %or_ln282_132, %icmp_ln284_94" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2253 'or' 'or_ln284_132' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2254 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_132 = select i1 %or_ln284_132, i9 %select_ln282_132, i9 %select_ln295_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2254 'select' 'select_ln284_132' <Predicate = (!icmp_ln274)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2255 [1/1] (0.77ns)   --->   "%sub_ln461_94 = sub i9 0, %select_ln284_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2255 'sub' 'sub_ln461_94' <Predicate = (!icmp_ln274)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_63)   --->   "%select_ln303_69 = select i1 %tmp_761, i9 %sub_ln461_94, i9 %select_ln284_132" [resnet50_0.cpp:282->resnet50_0.cpp:313]   --->   Operation 2256 'select' 'select_ln303_69' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node and_ln281_63)   --->   "%xor_ln280_31 = xor i1 %and_ln280_31, true" [resnet50_0.cpp:280->resnet50_0.cpp:313]   --->   Operation 2257 'xor' 'xor_ln280_31' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2258 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln281_63 = and i1 %and_ln281_62, %xor_ln280_31" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2258 'and' 'and_ln281_63' <Predicate = (!icmp_ln274)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_63)   --->   "%select_ln281_62 = select i1 %and_ln281_63, i9 255, i9 0" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2259 'select' 'select_ln281_62' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node select_ln281_63)   --->   "%or_ln281_31 = or i1 %and_ln281_63, %and_ln280_31" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2260 'or' 'or_ln281_31' <Predicate = (!icmp_ln274)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2261 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln281_63 = select i1 %or_ln281_31, i9 %select_ln281_62, i9 %select_ln303_69" [resnet50_0.cpp:281->resnet50_0.cpp:313]   --->   Operation 2261 'select' 'select_ln281_63' <Predicate = (!icmp_ln274)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_740_i_i = call i288 @_ssdm_op_BitConcatenate.i288.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9(i9 %select_ln281_63, i9 %select_ln281_61, i9 %select_ln281_59, i9 %select_ln281_57, i9 %select_ln281_55, i9 %select_ln281_53, i9 %select_ln281_51, i9 %select_ln281_49, i9 %select_ln281_47, i9 %select_ln281_45, i9 %select_ln281_43, i9 %select_ln281_41, i9 %select_ln281_39, i9 %select_ln281_37, i9 %select_ln281_35, i9 %select_ln281_33, i9 %select_ln281_31, i9 %select_ln281_29, i9 %select_ln281_27, i9 %select_ln281_25, i9 %select_ln281_23, i9 %select_ln281_21, i9 %select_ln281_19, i9 %select_ln281_17, i9 %select_ln281_15, i9 %select_ln281_13, i9 %select_ln281_11, i9 %select_ln281_9, i9 %select_ln281_7, i9 %select_ln281_5, i9 %select_ln281_3, i9 %select_ln281_1)" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 2262 'bitconcatenate' 'tmp_740_i_i' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2263 [1/1] (1.23ns)   --->   "store i288 %tmp_740_i_i, i288* %output_V_addr, align 8" [resnet50_0.cpp:283->resnet50_0.cpp:313]   --->   Operation 2263 'store' <Predicate = (!icmp_ln274)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_15 : Operation 2264 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_669_i_i)" [resnet50_0.cpp:285->resnet50_0.cpp:313]   --->   Operation 2264 'specregionend' 'empty' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_15 : Operation 2265 [1/1] (0.00ns)   --->   "br label %0" [resnet50_0.cpp:274->resnet50_0.cpp:313]   --->   Operation 2265 'br' <Predicate = (!icmp_ln274)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 0.00>
ST_16 : Operation 2266 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 2266 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.89ns
The critical path consists of the following:
	wire read on port 'p_read36' (resnet50_0.cpp:301) [99]  (0 ns)
	'sitofp' operation ('tmp', resnet50_0.cpp:279->resnet50_0.cpp:313) [155]  (7.89 ns)

 <State 2>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp', resnet50_0.cpp:279->resnet50_0.cpp:313) [155]  (7.89 ns)

 <State 3>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp', resnet50_0.cpp:279->resnet50_0.cpp:313) [155]  (7.89 ns)

 <State 4>: 0.785ns
The critical path consists of the following:
	'phi' operation ('ti') with incoming values : ('ti', resnet50_0.cpp:274->resnet50_0.cpp:313) [158]  (0 ns)
	'icmp' operation ('icmp_ln279', resnet50_0.cpp:279->resnet50_0.cpp:313) [174]  (0.785 ns)

 <State 5>: 8.21ns
The critical path consists of the following:
	'select' operation ('select_ln544', resnet50_0.cpp:279->resnet50_0.cpp:313) [176]  (0.321 ns)
	'sitofp' operation ('tmp_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) [178]  (7.89 ns)

 <State 6>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) [178]  (7.89 ns)

 <State 7>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) [178]  (7.89 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_i_674', resnet50_0.cpp:279->resnet50_0.cpp:313) [179]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i_i_674', resnet50_0.cpp:279->resnet50_0.cpp:313) [179]  (8.42 ns)

 <State 10>: 6.89ns
The critical path consists of the following:
	'select' operation ('select_ln279_1', resnet50_0.cpp:279->resnet50_0.cpp:313) [180]  (0.449 ns)
	'fadd' operation ('tmp_1_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) [181]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) [181]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) [181]  (6.44 ns)

 <State 13>: 7.67ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) [181]  (6.44 ns)
	'call' operation ('out_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) to 'roundf' [182]  (1.24 ns)

 <State 14>: 5.93ns
The critical path consists of the following:
	'call' operation ('out_i_i_i', resnet50_0.cpp:279->resnet50_0.cpp:313) to 'roundf' [182]  (3.15 ns)
	'fcmp' operation ('tmp_603', resnet50_0.cpp:280->resnet50_0.cpp:313) [189]  (2.78 ns)

 <State 15>: 6.42ns
The critical path consists of the following:
	'sub' operation ('sub_ln281', resnet50_0.cpp:282->resnet50_0.cpp:313) [199]  (0.776 ns)
	'icmp' operation ('icmp_ln284', resnet50_0.cpp:282->resnet50_0.cpp:313) [202]  (0.881 ns)
	'and' operation ('and_ln285_206', resnet50_0.cpp:282->resnet50_0.cpp:313) [216]  (0 ns)
	'select' operation ('select_ln285', resnet50_0.cpp:282->resnet50_0.cpp:313) [217]  (1.15 ns)
	'select' operation ('select_ln278', resnet50_0.cpp:282->resnet50_0.cpp:313) [218]  (0 ns)
	'select' operation ('select_ln282', resnet50_0.cpp:282->resnet50_0.cpp:313) [221]  (0.398 ns)
	'select' operation ('select_ln284', resnet50_0.cpp:282->resnet50_0.cpp:313) [223]  (0.801 ns)
	'sub' operation ('sub_ln461', resnet50_0.cpp:282->resnet50_0.cpp:313) [224]  (0.776 ns)
	'select' operation ('select_ln303', resnet50_0.cpp:282->resnet50_0.cpp:313) [225]  (0 ns)
	'select' operation ('select_ln281_1', resnet50_0.cpp:281->resnet50_0.cpp:313) [230]  (0.398 ns)
	'store' operation ('store_ln283', resnet50_0.cpp:283->resnet50_0.cpp:313) of variable 'tmp_740_i_i', resnet50_0.cpp:283->resnet50_0.cpp:313 on array 'output_V' [2029]  (1.24 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
