# Signed_ALU
"16-bit signed Arithmetic Logic Unit (ALU) in Verilog with a complete testbench. Supports arithmetic, logic, comparison, and shift operations, verified using a task-based simulation that reports Success/Failed for each case."
