--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Multi_SOC.twx Multi_SOC.ncd -o Multi_SOC.twr Multi_SOC.pcf

Design file:              Multi_SOC.ncd
Physical constraint file: Multi_SOC.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9416 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.839ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X67Y76.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 2)
  Clock Path Skew:      -0.403ns (0.978 - 1.381)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y30.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y74.C2      net (fanout=263)      3.271   rst
    SLICE_X34Y74.CMUX    Tilo                  0.244   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X67Y76.C1      net (fanout=64)       1.618   U6/M2/_n0103_inv
    SLICE_X67Y76.CLK     Tas                   0.009   U6/M2/buffer<5>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (0.512ns logic, 4.889ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.403ns (0.978 - 1.381)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y30.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y74.D2      net (fanout=263)      3.270   rst
    SLICE_X34Y74.CMUX    Topdc                 0.242   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X67Y76.C1      net (fanout=64)       1.618   U6/M2/_n0103_inv
    SLICE_X67Y76.CLK     Tas                   0.009   U6/M2/buffer<5>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (0.510ns logic, 4.888ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/s_clk (FF)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.978 - 1.100)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/s_clk to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.AQ      Tcko                  0.223   seg_clk_OBUF
                                                       U6/M2/s_clk
    SLICE_X34Y74.B2      net (fanout=7)        0.589   seg_clk_OBUF
    SLICE_X34Y74.B       Tilo                  0.043   seg_clk_OBUF
                                                       U6/M2/_n0075_inv31
    SLICE_X34Y74.C6      net (fanout=1)        0.103   U6/M2/_n0075_inv_bdd3
    SLICE_X34Y74.CMUX    Tilo                  0.244   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X67Y76.C1      net (fanout=64)       1.618   U6/M2/_n0103_inv
    SLICE_X67Y76.CLK     Tas                   0.009   U6/M2/buffer<5>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (0.519ns logic, 2.310ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X66Y76.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.403ns (0.978 - 1.381)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y30.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y74.C2      net (fanout=263)      3.271   rst
    SLICE_X34Y74.CMUX    Tilo                  0.244   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X66Y76.C1      net (fanout=64)       1.626   U6/M2/_n0103_inv
    SLICE_X66Y76.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.377ns (0.480ns logic, 4.897ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.374ns (Levels of Logic = 2)
  Clock Path Skew:      -0.403ns (0.978 - 1.381)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y30.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y74.D2      net (fanout=263)      3.270   rst
    SLICE_X34Y74.CMUX    Topdc                 0.242   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X66Y76.C1      net (fanout=64)       1.626   U6/M2/_n0103_inv
    SLICE_X66Y76.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.374ns (0.478ns logic, 4.896ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/s_clk (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.805ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (0.978 - 1.100)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/s_clk to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.AQ      Tcko                  0.223   seg_clk_OBUF
                                                       U6/M2/s_clk
    SLICE_X34Y74.B2      net (fanout=7)        0.589   seg_clk_OBUF
    SLICE_X34Y74.B       Tilo                  0.043   seg_clk_OBUF
                                                       U6/M2/_n0075_inv31
    SLICE_X34Y74.C6      net (fanout=1)        0.103   U6/M2/_n0075_inv_bdd3
    SLICE_X34Y74.CMUX    Tilo                  0.244   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X66Y76.C1      net (fanout=64)       1.626   U6/M2/_n0103_inv
    SLICE_X66Y76.CLK     Tas                  -0.023   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.487ns logic, 2.318ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_3 (SLICE_X66Y77.B5), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.402ns (0.979 - 1.381)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y30.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y74.C2      net (fanout=263)      3.271   rst
    SLICE_X34Y74.CMUX    Tilo                  0.244   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X66Y77.B5      net (fanout=64)       1.514   U6/M2/_n0103_inv
    SLICE_X66Y77.CLK     Tas                  -0.022   U6/M2/buffer<3>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (0.481ns logic, 4.785ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.263ns (Levels of Logic = 2)
  Clock Path Skew:      -0.402ns (0.979 - 1.381)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y30.DQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X34Y74.D2      net (fanout=263)      3.270   rst
    SLICE_X34Y74.CMUX    Topdc                 0.242   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X66Y77.B5      net (fanout=64)       1.514   U6/M2/_n0103_inv
    SLICE_X66Y77.CLK     Tas                  -0.022   U6/M2/buffer<3>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      5.263ns (0.479ns logic, 4.784ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/s_clk (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.694ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (0.979 - 1.100)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/s_clk to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.AQ      Tcko                  0.223   seg_clk_OBUF
                                                       U6/M2/s_clk
    SLICE_X34Y74.B2      net (fanout=7)        0.589   seg_clk_OBUF
    SLICE_X34Y74.B       Tilo                  0.043   seg_clk_OBUF
                                                       U6/M2/_n0075_inv31
    SLICE_X34Y74.C6      net (fanout=1)        0.103   U6/M2/_n0075_inv_bdd3
    SLICE_X34Y74.CMUX    Tilo                  0.244   seg_clk_OBUF
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X66Y77.B5      net (fanout=64)       1.514   U6/M2/_n0103_inv
    SLICE_X66Y77.CLK     Tas                  -0.022   U6/M2/buffer<3>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (0.488ns logic, 2.206ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X54Y69.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_56 (FF)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.662 - 0.471)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_56 to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.BQ      Tcko                  0.100   U6/M2/buffer<24>
                                                       U6/M2/buffer_56
    SLICE_X54Y69.B6      net (fanout=2)        0.161   U6/M2/buffer<56>
    SLICE_X54Y69.CLK     Tah         (-Th)     0.059   U6/M2/buffer<23>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      0.202ns (0.041ns logic, 0.161ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X54Y69.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_24 (FF)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.662 - 0.471)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_24 to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.100   U6/M2/buffer<24>
                                                       U6/M2/buffer_24
    SLICE_X54Y69.C4      net (fanout=2)        0.220   U6/M2/buffer<24>
    SLICE_X54Y69.CLK     Tah         (-Th)     0.059   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.041ns logic, 0.220ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_19 (SLICE_X52Y70.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_20 (FF)
  Destination:          U6/M2/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.663 - 0.472)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_20 to U6/M2/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y70.CQ      Tcko                  0.100   U6/M2/buffer<20>
                                                       U6/M2/buffer_20
    SLICE_X52Y70.C4      net (fanout=2)        0.232   U6/M2/buffer<20>
    SLICE_X52Y70.CLK     Tah         (-Th)     0.033   U6/M2/buffer<19>
                                                       U6/M2/buffer_19_rstpot
                                                       U6/M2/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.067ns logic, 0.232ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.839|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9416 paths, 0 nets, and 2026 connections

Design statistics:
   Minimum period:   5.839ns{1}   (Maximum frequency: 171.262MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 25 18:41:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5124 MB



