const positions = [
  {
    company: 'Codintek',
    position: 'Hardware engineer',
    link: 'https://www.linkedin.com/company/codintek/about/',
    daterange: 'February 2019 - September2021',
    points: [
      ' VHDL design of Crest factor reduction module using Active constellation extension algorithm',
      ' VHDL design of Digital PreDistortion module for power amplifier linearization',
      ' VHDL design of Fast fourier Transform FFT 1024',
      ' Log application that stores error or warning messages in an SPI flash memory.',
      ' Power management module in which I control an IOT node components power '
      + ' mode (transceivers, clock generator, SOC) in order to optimize the power consumption.',
      ' Bootloader and Firmware update application with NVM memory partitioning.',
      ' In System programming (ISP) application to update the FPGA bit-stream through SPI flash.',
      ' Hardware driver for AD9695 ADC.',
      ' Key words: RF, FPGA and SOC, VHDL, C, MATLAB, MODELSIM',
    ],
  },

  {
    company: 'Innovation Alliance Tech',
    position: 'Intern',
    link: 'https://ubnl.space/',
    daterange: 'June 2018 â€“ Jully 2018',
    points: [
      'Summer internship',
    ],
  },
];

export default positions;
