# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../m_mod_counter.srcs/sources_1/new/m_mod_count.vhd" \
"../../../../m_mod_counter.srcs/sim_1/new/m_mod_count_tb.vhd" \

# Do not sort compile order
nosort
