Classic Timing Analyzer report for Bootloader
Tue Mar 01 15:17:40 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
  6. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
  7. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
  8. Clock Setup: 'PHY_CLK125'
  9. Clock Setup: 'PHY_RX_CLOCK'
 10. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 11. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 12. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 13. Clock Hold: 'PHY_CLK125'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Slow Corner Signal Integrity Metrics
 21. Fast Corner Signal Integrity Metrics
 22. Ignored Timing Assignments
 23. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                  ; To                                                                                                                                                            ; From Clock                                                                                    ; To Clock                                                                                      ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                               ; N/A       ; None                             ; 6.561 ns                                       ; PHY_DV                                                                                                ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_address_reg0 ; --                                                                                            ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Worst-case tco                                                                                               ; N/A       ; None                             ; 16.686 ns                                      ; MDIO:MDIO_inst|write[0]                                                                               ; PHY_MDC                                                                                                                                                       ; PHY_CLK125                                                                                    ; --                                                                                            ; 0            ;
; Worst-case tpd                                                                                               ; N/A       ; None                             ; 10.639 ns                                      ; PHY_DV                                                                                                ; ATLAS_A13                                                                                                                                                     ; --                                                                                            ; --                                                                                            ; 0            ;
; Worst-case th                                                                                                ; N/A       ; None                             ; 2.912 ns                                       ; CONFIG                                                                                                ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                                                                ; --                                                                                            ; PHY_CLK125                                                                                    ; 0            ;
; Clock Setup: 'PHY_CLK125'                                                                                    ; 4.196 ns  ; 125.00 MHz ( period = 8.000 ns ) ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; HB_counter[0]                                                                                         ; HB_counter[25]                                                                                                                                                ; PHY_CLK125                                                                                    ; PHY_CLK125                                                                                    ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]' ; 9.593 ns  ; 25.00 MHz ( period = 40.000 ns ) ; 48.04 MHz ( period = 20.814 ns )               ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0] ; address[21]                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' ; 13.522 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                                            ; erase_done                                                                                            ; temp_MAC[1]                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' ; 35.517 ns ; 2.50 MHz ( period = 400.000 ns ) ; N/A                                            ; write_PHY                                                                                             ; MDIO:MDIO_inst|address[2]                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Setup: 'PHY_RX_CLOCK'                                                                                  ; N/A       ; None                             ; 57.36 MHz ( period = 17.434 ns )               ; PHY_output[33]                                                                                        ; data_match                                                                                                                                                    ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'  ; -1.271 ns ; 25.00 MHz ( period = 40.000 ns ) ; N/A                                            ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe22       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 2            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.646 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                                            ; reset_CRC                                                                                             ; reset_CRC                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'  ; 0.646 ns  ; 2.50 MHz ( period = 400.000 ns ) ; N/A                                            ; TDI                                                                                                   ; TDI                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Hold: 'PHY_CLK125'                                                                                     ; 0.646 ns  ; 125.00 MHz ( period = 8.000 ns ) ; N/A                                            ; HB_counter[0]                                                                                         ; HB_counter[0]                                                                                                                                                 ; PHY_CLK125                                                                                    ; PHY_CLK125                                                                                    ; 0            ;
; Total number of failed paths                                                                                 ;           ;                                  ;                                                ;                                                                                                       ;                                                                                                                                                               ;                                                                                               ;                                                                                               ; 2            ;
+--------------------------------------------------------------------------------------------------------------+-----------+----------------------------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP3C40Q240C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_0pj1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_0pj1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_fah1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_fah1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                                               ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on   ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+----------+--------------+
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; PHY_CLK125 ; 1                     ; 5                   ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; PHY_CLK125 ; 1                     ; 10                  ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output ; 2.5 MHz          ; 0.000 ns      ; 0.000 ns     ; PHY_CLK125 ; 1                     ; 50                  ; 1.535 ns ;              ;
; PHY_CLK125                                                                                    ;                    ; User Pin   ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; --         ; N/A                   ; N/A                 ; N/A      ;              ;
; PHY_RX_CLOCK                                                                                  ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --         ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                    ; To                                                                                                                                                                                                                        ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.593 ns                                ; 48.04 MHz ( period = 20.814 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 10.190 ns               ;
; 9.687 ns                                ; 48.48 MHz ( period = 20.626 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 10.096 ns               ;
; 9.696 ns                                ; 48.52 MHz ( period = 20.608 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 10.066 ns               ;
; 9.708 ns                                ; 48.58 MHz ( period = 20.584 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 10.075 ns               ;
; 9.752 ns                                ; 48.79 MHz ( period = 20.496 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 10.031 ns               ;
; 9.790 ns                                ; 48.97 MHz ( period = 20.420 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.972 ns                ;
; 9.790 ns                                ; 48.97 MHz ( period = 20.420 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.993 ns                ;
; 9.802 ns                                ; 49.03 MHz ( period = 20.396 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.981 ns                ;
; 9.815 ns                                ; 49.09 MHz ( period = 20.370 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.968 ns                ;
; 9.835 ns                                ; 49.19 MHz ( period = 20.330 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.948 ns                ;
; 9.839 ns                                ; 49.21 MHz ( period = 20.322 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.922 ns                ;
; 9.846 ns                                ; 49.24 MHz ( period = 20.308 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.937 ns                ;
; 9.861 ns                                ; 49.31 MHz ( period = 20.278 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.922 ns                ;
; 9.872 ns                                ; 49.37 MHz ( period = 20.256 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.911 ns                ;
; 9.893 ns                                ; 49.47 MHz ( period = 20.214 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.869 ns                ;
; 9.905 ns                                ; 49.53 MHz ( period = 20.190 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.878 ns                ;
; 9.909 ns                                ; 49.55 MHz ( period = 20.182 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.874 ns                ;
; 9.933 ns                                ; 49.67 MHz ( period = 20.134 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.828 ns                ;
; 9.938 ns                                ; 49.69 MHz ( period = 20.124 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.824 ns                ;
; 9.949 ns                                ; 49.75 MHz ( period = 20.102 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.834 ns                ;
; 9.950 ns                                ; 49.75 MHz ( period = 20.100 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.833 ns                ;
; 9.955 ns                                ; 49.78 MHz ( period = 20.090 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.828 ns                ;
; 9.966 ns                                ; 49.83 MHz ( period = 20.068 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.817 ns                ;
; 9.971 ns                                ; 49.86 MHz ( period = 20.058 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.812 ns                ;
; 9.983 ns                                ; 49.92 MHz ( period = 20.034 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.812 ns                ;
; 9.994 ns                                ; 49.97 MHz ( period = 20.012 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.789 ns                ;
; 9.996 ns                                ; 49.98 MHz ( period = 20.008 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.787 ns                ;
; 10.012 ns                               ; 50.06 MHz ( period = 19.976 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.771 ns                ;
; 10.036 ns                               ; 50.18 MHz ( period = 19.928 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.725 ns                ;
; 10.057 ns                               ; 50.29 MHz ( period = 19.886 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.726 ns                ;
; 10.058 ns                               ; 50.29 MHz ( period = 19.884 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.725 ns                ;
; 10.069 ns                               ; 50.35 MHz ( period = 19.862 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.714 ns                ;
; 10.074 ns                               ; 50.37 MHz ( period = 19.852 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.688 ns                ;
; 10.077 ns                               ; 50.39 MHz ( period = 19.846 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.718 ns                ;
; 10.081 ns                               ; 50.41 MHz ( period = 19.838 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.680 ns                ;
; 10.086 ns                               ; 50.43 MHz ( period = 19.828 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.697 ns                ;
; 10.099 ns                               ; 50.50 MHz ( period = 19.802 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.663 ns                ;
; 10.103 ns                               ; 50.52 MHz ( period = 19.794 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.680 ns                ;
; 10.111 ns                               ; 50.56 MHz ( period = 19.778 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.672 ns                ;
; 10.114 ns                               ; 50.58 MHz ( period = 19.772 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.669 ns                ;
; 10.121 ns                               ; 50.61 MHz ( period = 19.758 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.662 ns                ;
; 10.130 ns                               ; 50.66 MHz ( period = 19.740 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.653 ns                ;
; 10.142 ns                               ; 50.72 MHz ( period = 19.716 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 9.640 ns                ;
; 10.155 ns                               ; 50.79 MHz ( period = 19.690 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.628 ns                ;
; 10.179 ns                               ; 50.91 MHz ( period = 19.642 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.598 ns                ;
; 10.180 ns                               ; 50.92 MHz ( period = 19.640 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.615 ns                ;
; 10.193 ns                               ; 50.98 MHz ( period = 19.614 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.590 ns                ;
; 10.213 ns                               ; 51.09 MHz ( period = 19.574 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.581 ns                ;
; 10.217 ns                               ; 51.11 MHz ( period = 19.566 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.544 ns                ;
; 10.218 ns                               ; 51.11 MHz ( period = 19.564 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.565 ns                ;
; 10.224 ns                               ; 51.15 MHz ( period = 19.552 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.538 ns                ;
; 10.225 ns                               ; 51.15 MHz ( period = 19.550 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.570 ns                ;
; 10.236 ns                               ; 51.21 MHz ( period = 19.528 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.547 ns                ;
; 10.239 ns                               ; 51.22 MHz ( period = 19.522 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.544 ns                ;
; 10.242 ns                               ; 51.24 MHz ( period = 19.516 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.519 ns                ;
; 10.245 ns                               ; 51.26 MHz ( period = 19.510 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.516 ns                ;
; 10.250 ns                               ; 51.28 MHz ( period = 19.500 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.533 ns                ;
; 10.257 ns                               ; 51.32 MHz ( period = 19.486 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 9.525 ns                ;
; 10.264 ns                               ; 51.36 MHz ( period = 19.472 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.519 ns                ;
; 10.269 ns                               ; 51.38 MHz ( period = 19.462 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.514 ns                ;
; 10.273 ns                               ; 51.40 MHz ( period = 19.454 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.504 ns                ;
; 10.275 ns                               ; 51.41 MHz ( period = 19.450 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.508 ns                ;
; 10.280 ns                               ; 51.44 MHz ( period = 19.440 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.503 ns                ;
; 10.301 ns                               ; 51.55 MHz ( period = 19.398 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 9.481 ns                ;
; 10.307 ns                               ; 51.58 MHz ( period = 19.386 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.487 ns                ;
; 10.340 ns                               ; 51.76 MHz ( period = 19.320 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.443 ns                ;
; 10.343 ns                               ; 51.78 MHz ( period = 19.314 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.440 ns                ;
; 10.361 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.434 ns                ;
; 10.364 ns                               ; 51.89 MHz ( period = 19.272 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 9.418 ns                ;
; 10.367 ns                               ; 51.90 MHz ( period = 19.266 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.410 ns                ;
; 10.367 ns                               ; 51.90 MHz ( period = 19.266 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.394 ns                ;
; 10.372 ns                               ; 51.93 MHz ( period = 19.256 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.762 ns                 ; 9.390 ns                ;
; 10.373 ns                               ; 51.94 MHz ( period = 19.254 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.388 ns                ;
; 10.376 ns                               ; 51.95 MHz ( period = 19.248 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.401 ns                ;
; 10.378 ns                               ; 51.96 MHz ( period = 19.244 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.405 ns                ;
; 10.384 ns                               ; 52.00 MHz ( period = 19.232 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.399 ns                ;
; 10.386 ns                               ; 52.01 MHz ( period = 19.228 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.409 ns                ;
; 10.388 ns                               ; 52.02 MHz ( period = 19.224 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.760 ns                 ; 9.372 ns                ;
; 10.389 ns                               ; 52.02 MHz ( period = 19.222 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.394 ns                ;
; 10.400 ns                               ; 52.08 MHz ( period = 19.200 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.383 ns                ;
; 10.410 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 9.372 ns                ;
; 10.410 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.384 ns                ;
; 10.421 ns                               ; 52.20 MHz ( period = 19.158 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.356 ns                ;
; 10.421 ns                               ; 52.20 MHz ( period = 19.158 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 9.361 ns                ;
; 10.428 ns                               ; 52.24 MHz ( period = 19.144 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.355 ns                ;
; 10.434 ns                               ; 52.27 MHz ( period = 19.132 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.349 ns                ;
; 10.447 ns                               ; 52.34 MHz ( period = 19.106 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.337 ns                ;
; 10.455 ns                               ; 52.38 MHz ( period = 19.090 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.339 ns                ;
; 10.461 ns                               ; 52.42 MHz ( period = 19.078 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.316 ns                ;
; 10.467 ns                               ; 52.45 MHz ( period = 19.066 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.294 ns                ;
; 10.472 ns                               ; 52.48 MHz ( period = 19.056 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.311 ns                ;
; 10.491 ns                               ; 52.58 MHz ( period = 19.018 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.292 ns                ;
; 10.511 ns                               ; 52.69 MHz ( period = 18.978 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.284 ns                ;
; 10.515 ns                               ; 52.71 MHz ( period = 18.970 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.246 ns                ;
; 10.532 ns                               ; 52.81 MHz ( period = 18.936 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.262 ns                ;
; 10.537 ns                               ; 52.84 MHz ( period = 18.926 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.246 ns                ;
; 10.537 ns                               ; 52.84 MHz ( period = 18.926 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.246 ns                ;
; 10.548 ns                               ; 52.90 MHz ( period = 18.904 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.235 ns                ;
; 10.557 ns                               ; 52.95 MHz ( period = 18.886 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.226 ns                ;
; 10.557 ns                               ; 52.95 MHz ( period = 18.886 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.220 ns                ;
; 10.562 ns                               ; 52.98 MHz ( period = 18.876 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.222 ns                ;
; 10.564 ns                               ; 52.99 MHz ( period = 18.872 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.213 ns                ;
; 10.570 ns                               ; 53.02 MHz ( period = 18.860 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.191 ns                ;
; 10.575 ns                               ; 53.05 MHz ( period = 18.850 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.208 ns                ;
; 10.582 ns                               ; 53.09 MHz ( period = 18.836 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.201 ns                ;
; 10.582 ns                               ; 53.09 MHz ( period = 18.836 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.195 ns                ;
; 10.588 ns                               ; 53.12 MHz ( period = 18.824 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 20.154 ns                 ; 9.566 ns                ;
; 10.591 ns                               ; 53.14 MHz ( period = 18.818 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.203 ns                ;
; 10.606 ns                               ; 53.23 MHz ( period = 18.788 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.178 ns                ;
; 10.609 ns                               ; 53.24 MHz ( period = 18.782 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.168 ns                ;
; 10.615 ns                               ; 53.28 MHz ( period = 18.770 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.146 ns                ;
; 10.616 ns                               ; 53.28 MHz ( period = 18.768 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.178 ns                ;
; 10.620 ns                               ; 53.30 MHz ( period = 18.760 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.163 ns                ;
; 10.636 ns                               ; 53.40 MHz ( period = 18.728 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.158 ns                ;
; 10.651 ns                               ; 53.48 MHz ( period = 18.698 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.132 ns                ;
; 10.659 ns                               ; 53.53 MHz ( period = 18.682 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 9.136 ns                ;
; 10.669 ns                               ; 53.58 MHz ( period = 18.662 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.115 ns                ;
; 10.707 ns                               ; 53.80 MHz ( period = 18.586 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.070 ns                ;
; 10.715 ns                               ; 53.85 MHz ( period = 18.570 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.069 ns                ;
; 10.718 ns                               ; 53.87 MHz ( period = 18.564 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.065 ns                ;
; 10.726 ns                               ; 53.91 MHz ( period = 18.548 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 9.058 ns                ;
; 10.728 ns                               ; 53.93 MHz ( period = 18.544 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.776 ns                 ; 9.048 ns                ;
; 10.730 ns                               ; 53.94 MHz ( period = 18.540 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.064 ns                ;
; 10.741 ns                               ; 54.00 MHz ( period = 18.518 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.053 ns                ;
; 10.743 ns                               ; 54.01 MHz ( period = 18.514 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.040 ns                ;
; 10.745 ns                               ; 54.02 MHz ( period = 18.510 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.032 ns                ;
; 10.751 ns                               ; 54.06 MHz ( period = 18.498 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 20.154 ns                 ; 9.403 ns                ;
; 10.751 ns                               ; 54.06 MHz ( period = 18.498 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 9.010 ns                ;
; 10.754 ns                               ; 54.08 MHz ( period = 18.492 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.029 ns                ;
; 10.756 ns                               ; 54.09 MHz ( period = 18.488 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.027 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[7]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[5]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[4]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[3]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[1]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.760 ns                               ; 54.11 MHz ( period = 18.480 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.993 ns                ;
; 10.762 ns                               ; 54.12 MHz ( period = 18.476 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.793 ns                 ; 9.031 ns                ;
; 10.770 ns                               ; 54.17 MHz ( period = 18.460 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 9.007 ns                ;
; 10.776 ns                               ; 54.21 MHz ( period = 18.448 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.985 ns                ;
; 10.781 ns                               ; 54.24 MHz ( period = 18.438 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 9.002 ns                ;
; 10.794 ns                               ; 54.31 MHz ( period = 18.412 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 9.000 ns                ;
; 10.799 ns                               ; 54.34 MHz ( period = 18.402 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.984 ns                ;
; 10.827 ns                               ; 54.51 MHz ( period = 18.346 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.778 ns                 ; 8.951 ns                ;
; 10.833 ns                               ; 54.54 MHz ( period = 18.334 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.961 ns                ;
; 10.837 ns                               ; 54.57 MHz ( period = 18.326 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.796 ns                 ; 8.959 ns                ;
; 10.841 ns                               ; 54.59 MHz ( period = 18.318 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[14]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.931 ns                ;
; 10.855 ns                               ; 54.67 MHz ( period = 18.290 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 8.922 ns                ;
; 10.868 ns                               ; 54.75 MHz ( period = 18.264 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.915 ns                ;
; 10.878 ns                               ; 54.81 MHz ( period = 18.244 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.916 ns                ;
; 10.888 ns                               ; 54.87 MHz ( period = 18.224 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.906 ns                ;
; 10.889 ns                               ; 54.88 MHz ( period = 18.222 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 8.893 ns                ;
; 10.889 ns                               ; 54.88 MHz ( period = 18.222 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.905 ns                ;
; 10.892 ns                               ; 54.90 MHz ( period = 18.216 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                   ; address[21]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.891 ns                ;
; 10.895 ns                               ; 54.91 MHz ( period = 18.210 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 8.882 ns                ;
; 10.901 ns                               ; 54.95 MHz ( period = 18.198 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.860 ns                ;
; 10.906 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.877 ns                ;
; 10.916 ns                               ; 55.04 MHz ( period = 18.168 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.776 ns                 ; 8.860 ns                ;
; 10.922 ns                               ; 55.08 MHz ( period = 18.156 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.760 ns                 ; 8.838 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[7]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[6]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[5]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[4]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[3]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[1]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.923 ns                               ; 55.08 MHz ( period = 18.154 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.753 ns                 ; 8.830 ns                ;
; 10.927 ns                               ; 55.11 MHz ( period = 18.146 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[15]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.782 ns                 ; 8.855 ns                ;
; 10.935 ns                               ; 55.16 MHz ( period = 18.130 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.848 ns                ;
; 10.944 ns                               ; 55.21 MHz ( period = 18.112 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[14]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.751 ns                 ; 8.807 ns                ;
; 10.956 ns                               ; 55.29 MHz ( period = 18.088 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[14]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.816 ns                ;
; 10.958 ns                               ; 55.30 MHz ( period = 18.084 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[13]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.814 ns                ;
; 10.960 ns                               ; 55.31 MHz ( period = 18.080 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.823 ns                ;
; 10.986 ns                               ; 55.47 MHz ( period = 18.028 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                   ; address[22]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.797 ns                ;
; 10.987 ns                               ; 55.48 MHz ( period = 18.026 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                   ; address[12]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.785 ns                ;
; 10.991 ns                               ; 55.50 MHz ( period = 18.018 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.803 ns                ;
; 11.000 ns                               ; 55.56 MHz ( period = 18.000 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                   ; address[14]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.772 ns                ;
; 11.014 ns                               ; 55.64 MHz ( period = 17.972 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                   ; address[18]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.780 ns                ;
; 11.016 ns                               ; 55.65 MHz ( period = 17.968 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.767 ns                ;
; 11.036 ns                               ; 55.78 MHz ( period = 17.928 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                                   ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.758 ns                ;
; 11.039 ns                               ; 55.80 MHz ( period = 17.922 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                                   ; address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.794 ns                 ; 8.755 ns                ;
; 11.039 ns                               ; 55.80 MHz ( period = 17.922 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.745 ns                ;
; 11.043 ns                               ; 55.82 MHz ( period = 17.914 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.777 ns                 ; 8.734 ns                ;
; 11.049 ns                               ; 55.86 MHz ( period = 17.902 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.761 ns                 ; 8.712 ns                ;
; 11.054 ns                               ; 55.89 MHz ( period = 17.892 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; address[17]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.729 ns                ;
; 11.061 ns                               ; 55.93 MHz ( period = 17.878 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[13]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.751 ns                 ; 8.690 ns                ;
; 11.063 ns                               ; 55.95 MHz ( period = 17.874 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                                   ; address[14]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.709 ns                ;
; 11.066 ns                               ; 55.97 MHz ( period = 17.868 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.778 ns                 ; 8.712 ns                ;
; 11.067 ns                               ; 55.97 MHz ( period = 17.866 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.795 ns                 ; 8.728 ns                ;
; 11.072 ns                               ; 56.00 MHz ( period = 17.856 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end1_cyc_reg                                                             ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 20.156 ns                 ; 9.084 ns                ;
; 11.073 ns                               ; 56.01 MHz ( period = 17.854 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[13]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.699 ns                ;
; 11.077 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                   ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.784 ns                 ; 8.707 ns                ;
; 11.085 ns                               ; 56.09 MHz ( period = 17.830 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                   ; address[19]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.698 ns                ;
; 11.087 ns                               ; 56.10 MHz ( period = 17.826 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; address[14]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.750 ns                 ; 8.663 ns                ;
; 11.089 ns                               ; 56.11 MHz ( period = 17.822 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                                   ; address[20]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.783 ns                 ; 8.694 ns                ;
; 11.090 ns                               ; 56.12 MHz ( period = 17.820 ns )                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; address[12]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.751 ns                 ; 8.661 ns                ;
; 11.102 ns                               ; 56.19 MHz ( period = 17.796 ns )                    ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                                   ; address[12]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.772 ns                 ; 8.670 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                         ;                                                                                                                                                                                                                           ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From       ; To               ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[33]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[41]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[34]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.522 ns                               ; None                                                ; erase_done ; temp_MAC[42]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.248 ns                ;
; 13.546 ns                               ; None                                                ; erase_done ; temp_MAC[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.225 ns                ;
; 13.546 ns                               ; None                                                ; erase_done ; temp_MAC[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.225 ns                ;
; 13.546 ns                               ; None                                                ; erase_done ; temp_MAC[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.225 ns                ;
; 13.546 ns                               ; None                                                ; erase_done ; temp_MAC[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.225 ns                ;
; 13.546 ns                               ; None                                                ; erase_done ; temp_MAC[47]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.225 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[33]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[41]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[34]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.568 ns                               ; None                                                ; send_more  ; temp_MAC[42]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.202 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[35]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[43]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[36]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.578 ns                               ; None                                                ; erase_done ; temp_MAC[44]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.204 ns                ;
; 13.592 ns                               ; None                                                ; send_more  ; temp_MAC[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.179 ns                ;
; 13.592 ns                               ; None                                                ; send_more  ; temp_MAC[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.179 ns                ;
; 13.592 ns                               ; None                                                ; send_more  ; temp_MAC[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.179 ns                ;
; 13.592 ns                               ; None                                                ; send_more  ; temp_MAC[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.179 ns                ;
; 13.592 ns                               ; None                                                ; send_more  ; temp_MAC[47]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.179 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[35]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[43]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[36]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.624 ns                               ; None                                                ; send_more  ; temp_MAC[44]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.782 ns                 ; 6.158 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[39]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[32]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.893 ns                               ; None                                                ; erase_done ; temp_MAC[40]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.877 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[38]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[37]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[46]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.903 ns                               ; None                                                ; erase_done ; temp_MAC[45]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.867 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[39]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[32]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.939 ns                               ; None                                                ; send_more  ; temp_MAC[40]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.831 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[38]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[37]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[46]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 13.949 ns                               ; None                                                ; send_more  ; temp_MAC[45]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.821 ns                ;
; 14.241 ns                               ; None                                                ; erase_done ; temp_MAC[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.528 ns                ;
; 14.241 ns                               ; None                                                ; erase_done ; temp_MAC[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.528 ns                ;
; 14.241 ns                               ; None                                                ; erase_done ; temp_MAC[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.528 ns                ;
; 14.287 ns                               ; None                                                ; send_more  ; temp_MAC[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.482 ns                ;
; 14.287 ns                               ; None                                                ; send_more  ; temp_MAC[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.482 ns                ;
; 14.287 ns                               ; None                                                ; send_more  ; temp_MAC[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.482 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[9]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[11]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[17]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[10]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[19]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[25]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[18]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.024 ns                               ; None                                                ; erase_done ; temp_IP[26]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.745 ns                ;
; 15.138 ns                               ; None                                                ; erase_done ; state_Tx.SENDMAC ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 4.632 ns                ;
; 15.184 ns                               ; None                                                ; send_more  ; state_Tx.SENDMAC ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 4.586 ns                ;
; 15.185 ns                               ; None                                                ; erase_done ; state_Tx.SENDIP  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.582 ns                ;
; 15.231 ns                               ; None                                                ; send_more  ; state_Tx.SENDIP  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.536 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[14]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[15]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[22]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[23]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[8]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[16]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.353 ns                               ; None                                                ; erase_done ; temp_IP[24]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.414 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[9]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[11]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[17]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[10]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[19]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[25]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[18]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.356 ns                               ; None                                                ; send_more  ; temp_IP[26]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 4.413 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[11]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[9]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[19]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[10]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.399 ns                               ; None                                                ; erase_done ; temp_ID[27]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.365 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[17]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[25]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[18]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[26]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[8]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[16]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.411 ns                               ; None                                                ; erase_done ; temp_ID[24]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.355 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[22]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[21]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[30]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[29]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[12]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[20]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.460 ns                               ; None                                                ; erase_done ; temp_ID[28]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.308 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[6]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[5]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[7]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[14]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[13]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[15]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[23]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.471 ns                               ; None                                                ; erase_done ; temp_ID[31]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.297 ns                ;
; 15.663 ns                               ; None                                                ; erase_done ; temp_IP[27]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.105 ns                ;
; 15.663 ns                               ; None                                                ; erase_done ; temp_IP[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.105 ns                ;
; 15.663 ns                               ; None                                                ; erase_done ; temp_IP[12]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.105 ns                ;
; 15.663 ns                               ; None                                                ; erase_done ; temp_IP[20]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.105 ns                ;
; 15.663 ns                               ; None                                                ; erase_done ; temp_IP[28]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 4.105 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[14]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[15]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[22]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[23]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[8]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[16]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.685 ns                               ; None                                                ; send_more  ; temp_IP[24]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.082 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[6]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[5]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[7]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[13]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[21]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[30]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[29]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.716 ns                               ; None                                                ; erase_done ; temp_IP[31]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 4.051 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[11]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[9]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[19]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[10]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.731 ns                               ; None                                                ; send_more  ; temp_ID[27]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.764 ns                 ; 4.033 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[17]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[25]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[18]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[26]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[8]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[16]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.743 ns                               ; None                                                ; send_more  ; temp_ID[24]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.766 ns                 ; 4.023 ns                ;
; 15.792 ns                               ; None                                                ; send_more  ; temp_ID[22]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 3.976 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                  ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                      ; To                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 35.517 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|address[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.746 ns                 ; 4.229 ns                ;
; 35.517 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|address[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.746 ns                 ; 4.229 ns                ;
; 35.517 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|address[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.746 ns                 ; 4.229 ns                ;
; 35.782 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|address2[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.737 ns                 ; 3.955 ns                ;
; 35.873 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|temp_address[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 3.865 ns                ;
; 35.873 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|temp_address[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 3.865 ns                ;
; 35.873 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|temp_address[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 3.865 ns                ;
; 35.873 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|temp_address[4] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 3.865 ns                ;
; 36.020 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|preamble[3]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.748 ns                 ; 3.728 ns                ;
; 36.020 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|preamble[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.748 ns                 ; 3.728 ns                ;
; 36.020 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|preamble[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.748 ns                 ; 3.728 ns                ;
; 36.020 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|preamble[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.748 ns                 ; 3.728 ns                ;
; 36.020 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|preamble[6]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.748 ns                 ; 3.728 ns                ;
; 36.020 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|preamble[5]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.748 ns                 ; 3.728 ns                ;
; 36.020 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|preamble[4]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.748 ns                 ; 3.728 ns                ;
; 36.058 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|address2[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.737 ns                 ; 3.679 ns                ;
; 36.060 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|address2[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.737 ns                 ; 3.677 ns                ;
; 36.585 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|MDIO            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.747 ns                 ; 3.162 ns                ;
; 36.627 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|write[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.746 ns                 ; 3.119 ns                ;
; 36.951 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|read_count[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.787 ns                ;
; 36.951 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|read_count[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.787 ns                ;
; 36.951 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|read_count[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.787 ns                ;
; 36.951 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|read_count[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.787 ns                ;
; 36.951 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|read_count[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.787 ns                ;
; 37.123 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|loop_count[0]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.747 ns                 ; 2.624 ns                ;
; 37.123 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|loop_count[3]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.747 ns                 ; 2.624 ns                ;
; 37.123 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|loop_count[1]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.747 ns                 ; 2.624 ns                ;
; 37.123 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|loop_count[2]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.747 ns                 ; 2.624 ns                ;
; 37.123 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|loop_count[4]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.747 ns                 ; 2.624 ns                ;
; 37.181 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|preamble2[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.557 ns                ;
; 37.181 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|preamble2[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.557 ns                ;
; 37.181 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|preamble2[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.557 ns                ;
; 37.181 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|preamble2[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.557 ns                ;
; 37.181 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|preamble2[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.557 ns                ;
; 37.181 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|preamble2[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 2.557 ns                ;
; 37.534 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|read[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.737 ns                 ; 2.203 ns                ;
; 37.886 ns                               ; None                                                ; write_PHY                                                                                                                                 ; MDIO:MDIO_inst|write_done      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.747 ns                 ; 1.861 ns                ;
; 37.936 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|temp_address[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 1.802 ns                ;
; 37.979 ns                               ; None                                                ; send_more_ACK                                                                                                                             ; A                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 1.759 ns                ;
; 38.273 ns                               ; None                                                ; read_PHY                                                                                                                                  ; MDIO:MDIO_inst|read_done       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 40.000 ns                   ; 39.738 ns                 ; 1.465 ns                ;
; 71.942 ns                               ; None                                                ; send_more_ACK                                                                                                                             ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.747 ns                 ; 7.805 ns                ;
; 73.025 ns                               ; None                                                ; send_ID_ACK                                                                                                                               ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.741 ns                 ; 6.716 ns                ;
; 73.327 ns                               ; None                                                ; erase_done_ACK                                                                                                                            ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.741 ns                 ; 6.414 ns                ;
; 73.388 ns                               ; None                                                ; erase_done_ACK                                                                                                                            ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.744 ns                 ; 6.356 ns                ;
; 73.860 ns                               ; None                                                ; send_ID_ACK                                                                                                                               ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.741 ns                 ; 5.881 ns                ;
; 73.865 ns                               ; None                                                ; send_ID_ACK                                                                                                                               ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.735 ns                 ; 5.870 ns                ;
; 73.898 ns                               ; None                                                ; erase_done_ACK                                                                                                                            ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.735 ns                 ; 5.837 ns                ;
; 74.162 ns                               ; None                                                ; erase_done_ACK                                                                                                                            ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.741 ns                 ; 5.579 ns                ;
; 74.549 ns                               ; None                                                ; send_more_ACK                                                                                                                             ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.744 ns                 ; 5.195 ns                ;
; 74.686 ns                               ; None                                                ; send_more_ACK                                                                                                                             ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.744 ns                 ; 5.058 ns                ;
; 74.743 ns                               ; None                                                ; send_ID_ACK                                                                                                                               ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.747 ns                 ; 5.004 ns                ;
; 75.013 ns                               ; None                                                ; send_more_ACK                                                                                                                             ; J_send_more                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.747 ns                 ; 4.734 ns                ;
; 75.093 ns                               ; None                                                ; send_ID_ACK                                                                                                                               ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.737 ns                 ; 4.644 ns                ;
; 75.401 ns                               ; None                                                ; send_more_ACK                                                                                                                             ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.740 ns                 ; 4.339 ns                ;
; 76.139 ns                               ; None                                                ; erase_done_ACK                                                                                                                            ; data_state[6]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.733 ns                 ; 3.594 ns                ;
; 76.222 ns                               ; None                                                ; erase_done_ACK                                                                                                                            ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.737 ns                 ; 3.515 ns                ;
; 77.408 ns                               ; None                                                ; send_ID_ACK                                                                                                                               ; send_ID                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.732 ns                 ; 2.324 ns                ;
; 77.582 ns                               ; None                                                ; erase_done_ACK                                                                                                                            ; erase_confirm                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 80.000 ns                   ; 79.737 ns                 ; 2.155 ns                ;
; 190.927 ns                              ; 55.11 MHz ( period = 18.146 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.770 ns                ; 8.843 ns                ;
; 191.387 ns                              ; 58.05 MHz ( period = 17.226 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[10]                                                  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.770 ns                ; 8.383 ns                ;
; 191.497 ns                              ; 58.80 MHz ( period = 17.006 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 8.257 ns                ;
; 191.559 ns                              ; 59.23 MHz ( period = 16.882 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.772 ns                ; 8.213 ns                ;
; 191.573 ns                              ; 59.33 MHz ( period = 16.854 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.756 ns                ; 8.183 ns                ;
; 191.635 ns                              ; 59.77 MHz ( period = 16.730 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.774 ns                ; 8.139 ns                ;
; 191.696 ns                              ; 60.21 MHz ( period = 16.608 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                   ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 8.065 ns                ;
; 191.707 ns                              ; 60.29 MHz ( period = 16.586 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 8.052 ns                ;
; 191.744 ns                              ; 60.56 MHz ( period = 16.512 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 8.015 ns                ;
; 191.783 ns                              ; 60.85 MHz ( period = 16.434 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 7.978 ns                ;
; 191.877 ns                              ; 61.55 MHz ( period = 16.246 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 7.880 ns                ;
; 191.917 ns                              ; 61.86 MHz ( period = 16.166 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 7.844 ns                ;
; 191.928 ns                              ; 61.94 MHz ( period = 16.144 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 7.838 ns                ;
; 191.935 ns                              ; 62.00 MHz ( period = 16.130 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 7.826 ns                ;
; 191.953 ns                              ; 62.13 MHz ( period = 16.094 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 7.806 ns                ;
; 191.964 ns                              ; 62.22 MHz ( period = 16.072 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 7.796 ns                ;
; 191.980 ns                              ; 62.34 MHz ( period = 16.040 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 7.777 ns                ;
; 191.980 ns                              ; 62.34 MHz ( period = 16.040 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 7.777 ns                ;
; 191.981 ns                              ; 62.35 MHz ( period = 16.038 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 7.780 ns                ;
; 191.990 ns                              ; 62.42 MHz ( period = 16.020 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.784 ns                ; 7.794 ns                ;
; 192.007 ns                              ; 62.55 MHz ( period = 15.986 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[3]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.769 ns                ; 7.762 ns                ;
; 192.015 ns                              ; 62.62 MHz ( period = 15.970 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 7.742 ns                ;
; 192.026 ns                              ; 62.70 MHz ( period = 15.948 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.778 ns                ; 7.752 ns                ;
; 192.056 ns                              ; 62.94 MHz ( period = 15.888 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 7.703 ns                ;
; 192.057 ns                              ; 62.95 MHz ( period = 15.886 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.706 ns                ;
; 192.091 ns                              ; 63.22 MHz ( period = 15.818 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 7.668 ns                ;
; 192.122 ns                              ; 63.47 MHz ( period = 15.756 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 7.635 ns                ;
; 192.123 ns                              ; 63.48 MHz ( period = 15.754 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[8]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.770 ns                ; 7.647 ns                ;
; 192.129 ns                              ; 63.52 MHz ( period = 15.742 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 7.625 ns                ;
; 192.138 ns                              ; 63.60 MHz ( period = 15.724 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.771 ns                ; 7.633 ns                ;
; 192.156 ns                              ; 63.74 MHz ( period = 15.688 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[10]                                                  ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 7.605 ns                ;
; 192.174 ns                              ; 63.89 MHz ( period = 15.652 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 7.591 ns                ;
; 192.175 ns                              ; 63.90 MHz ( period = 15.650 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.771 ns                ; 7.596 ns                ;
; 192.187 ns                              ; 64.00 MHz ( period = 15.626 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 7.570 ns                ;
; 192.205 ns                              ; 64.14 MHz ( period = 15.590 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.756 ns                ; 7.551 ns                ;
; 192.211 ns                              ; 64.19 MHz ( period = 15.578 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 7.554 ns                ;
; 192.216 ns                              ; 64.23 MHz ( period = 15.568 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 7.538 ns                ;
; 192.219 ns                              ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 7.535 ns                ;
; 192.292 ns                              ; 64.87 MHz ( period = 15.416 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.756 ns                ; 7.464 ns                ;
; 192.295 ns                              ; 64.89 MHz ( period = 15.410 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.756 ns                ; 7.461 ns                ;
; 192.295 ns                              ; 64.89 MHz ( period = 15.410 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 7.464 ns                ;
; 192.300 ns                              ; 64.94 MHz ( period = 15.400 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 7.466 ns                ;
; 192.307 ns                              ; 64.99 MHz ( period = 15.386 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 7.459 ns                ;
; 192.308 ns                              ; 65.00 MHz ( period = 15.384 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.769 ns                ; 7.461 ns                ;
; 192.333 ns                              ; 65.21 MHz ( period = 15.334 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 7.428 ns                ;
; 192.334 ns                              ; 65.22 MHz ( period = 15.332 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.429 ns                ;
; 192.342 ns                              ; 65.29 MHz ( period = 15.316 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.773 ns                ; 7.431 ns                ;
; 192.344 ns                              ; 65.31 MHz ( period = 15.312 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.419 ns                ;
; 192.366 ns                              ; 65.50 MHz ( period = 15.268 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 7.388 ns                ;
; 192.366 ns                              ; 65.50 MHz ( period = 15.268 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.773 ns                ; 7.407 ns                ;
; 192.369 ns                              ; 65.52 MHz ( period = 15.262 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 7.385 ns                ;
; 192.379 ns                              ; 65.61 MHz ( period = 15.242 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 7.380 ns                ;
; 192.402 ns                              ; 65.81 MHz ( period = 15.196 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.767 ns                ; 7.365 ns                ;
; 192.411 ns                              ; 65.88 MHz ( period = 15.178 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.769 ns                ; 7.358 ns                ;
; 192.412 ns                              ; 65.89 MHz ( period = 15.176 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.773 ns                ; 7.361 ns                ;
; 192.442 ns                              ; 66.16 MHz ( period = 15.116 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.756 ns                ; 7.314 ns                ;
; 192.445 ns                              ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.756 ns                ; 7.311 ns                ;
; 192.446 ns                              ; 66.19 MHz ( period = 15.108 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.769 ns                ; 7.323 ns                ;
; 192.447 ns                              ; 66.20 MHz ( period = 15.106 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.316 ns                ;
; 192.447 ns                              ; 66.20 MHz ( period = 15.106 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.316 ns                ;
; 192.448 ns                              ; 66.21 MHz ( period = 15.104 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.767 ns                ; 7.319 ns                ;
; 192.482 ns                              ; 66.51 MHz ( period = 15.036 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.281 ns                ;
; 192.498 ns                              ; 66.65 MHz ( period = 15.004 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[2]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 7.267 ns                ;
; 192.505 ns                              ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[5]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 7.260 ns                ;
; 192.510 ns                              ; 66.76 MHz ( period = 14.980 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|q_b[0]                              ; TDI                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.337 ns                ; 6.827 ns                ;
; 192.553 ns                              ; 67.14 MHz ( period = 14.894 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.769 ns                ; 7.216 ns                ;
; 192.560 ns                              ; 67.20 MHz ( period = 14.880 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 7.206 ns                ;
; 192.565 ns                              ; 67.25 MHz ( period = 14.870 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 7.189 ns                ;
; 192.586 ns                              ; 67.44 MHz ( period = 14.828 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 7.173 ns                ;
; 192.589 ns                              ; 67.47 MHz ( period = 14.822 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.174 ns                ;
; 192.596 ns                              ; 67.53 MHz ( period = 14.808 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 7.164 ns                ;
; 192.596 ns                              ; 67.53 MHz ( period = 14.808 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[1]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 7.164 ns                ;
; 192.618 ns                              ; 67.73 MHz ( period = 14.764 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.769 ns                ; 7.151 ns                ;
; 192.626 ns                              ; 67.81 MHz ( period = 14.748 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.769 ns                ; 7.143 ns                ;
; 192.627 ns                              ; 67.82 MHz ( period = 14.746 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.772 ns                ; 7.145 ns                ;
; 192.647 ns                              ; 68.00 MHz ( period = 14.706 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 7.119 ns                ;
; 192.650 ns                              ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 7.116 ns                ;
; 192.650 ns                              ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.113 ns                ;
; 192.654 ns                              ; 68.06 MHz ( period = 14.692 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.109 ns                ;
; 192.658 ns                              ; 68.10 MHz ( period = 14.684 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.778 ns                ; 7.120 ns                ;
; 192.683 ns                              ; 68.33 MHz ( period = 14.634 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 7.077 ns                ;
; 192.686 ns                              ; 68.36 MHz ( period = 14.628 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[0]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 7.074 ns                ;
; 192.700 ns                              ; 68.49 MHz ( period = 14.600 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[1]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.754 ns                ; 7.054 ns                ;
; 192.706 ns                              ; 68.55 MHz ( period = 14.588 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 7.060 ns                ;
; 192.712 ns                              ; 68.61 MHz ( period = 14.576 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.781 ns                ; 7.069 ns                ;
; 192.731 ns                              ; 68.79 MHz ( period = 14.538 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                   ; J_send_more                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.770 ns                ; 7.039 ns                ;
; 192.732 ns                              ; 68.79 MHz ( period = 14.536 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                ; data_state[0]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 7.031 ns                ;
; 192.762 ns                              ; 69.08 MHz ( period = 14.476 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[3]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.772 ns                ; 7.010 ns                ;
; 192.770 ns                              ; 69.16 MHz ( period = 14.460 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[7]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.995 ns                ;
; 192.775 ns                              ; 69.20 MHz ( period = 14.450 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 6.984 ns                ;
; 192.776 ns                              ; 69.21 MHz ( period = 14.448 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[3]                                                   ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 6.984 ns                ;
; 192.787 ns                              ; 69.32 MHz ( period = 14.426 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 6.979 ns                ;
; 192.797 ns                              ; 69.42 MHz ( period = 14.406 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 6.969 ns                ;
; 192.800 ns                              ; 69.44 MHz ( period = 14.400 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 6.966 ns                ;
; 192.800 ns                              ; 69.44 MHz ( period = 14.400 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.767 ns                ; 6.967 ns                ;
; 192.806 ns                              ; 69.50 MHz ( period = 14.388 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.959 ns                ;
; 192.809 ns                              ; 69.53 MHz ( period = 14.382 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|q_b[1]                              ; TDI                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.337 ns                ; 6.528 ns                ;
; 192.812 ns                              ; 69.56 MHz ( period = 14.376 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 6.947 ns                ;
; 192.833 ns                              ; 69.76 MHz ( period = 14.334 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[2]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 6.927 ns                ;
; 192.836 ns                              ; 69.79 MHz ( period = 14.328 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                ; data_state[7]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.760 ns                ; 6.924 ns                ;
; 192.860 ns                              ; 70.03 MHz ( period = 14.280 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.768 ns                ; 6.908 ns                ;
; 192.861 ns                              ; 70.04 MHz ( period = 14.278 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[6]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.904 ns                ;
; 192.861 ns                              ; 70.04 MHz ( period = 14.278 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.904 ns                ;
; 192.892 ns                              ; 70.34 MHz ( period = 14.216 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[8]                                                   ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 6.869 ns                ;
; 192.897 ns                              ; 70.39 MHz ( period = 14.206 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.768 ns                ; 6.871 ns                ;
; 192.910 ns                              ; 70.52 MHz ( period = 14.180 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 6.849 ns                ;
; 192.945 ns                              ; 70.87 MHz ( period = 14.110 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.812 ns                ;
; 192.945 ns                              ; 70.87 MHz ( period = 14.110 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.820 ns                ;
; 192.946 ns                              ; 70.88 MHz ( period = 14.108 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.819 ns                ;
; 192.947 ns                              ; 70.89 MHz ( period = 14.106 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.759 ns                ; 6.812 ns                ;
; 192.955 ns                              ; 70.97 MHz ( period = 14.090 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.802 ns                ;
; 192.976 ns                              ; 71.18 MHz ( period = 14.048 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 6.787 ns                ;
; 192.979 ns                              ; 71.21 MHz ( period = 14.042 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                ; data_state[3]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.773 ns                ; 6.794 ns                ;
; 193.003 ns                              ; 71.46 MHz ( period = 13.994 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 6.758 ns                ;
; 193.026 ns                              ; 71.69 MHz ( period = 13.948 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|q_b[6]                              ; TDI                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.337 ns                ; 6.311 ns                ;
; 193.030 ns                              ; 71.74 MHz ( period = 13.940 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 6.736 ns                ;
; 193.048 ns                              ; 71.92 MHz ( period = 13.904 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.709 ns                ;
; 193.048 ns                              ; 71.92 MHz ( period = 13.904 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.709 ns                ;
; 193.049 ns                              ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 6.712 ns                ;
; 193.052 ns                              ; 71.96 MHz ( period = 13.896 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.767 ns                ; 6.715 ns                ;
; 193.068 ns                              ; 72.13 MHz ( period = 13.864 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10] ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.697 ns                ;
; 193.069 ns                              ; 72.14 MHz ( period = 13.862 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.688 ns                ;
; 193.076 ns                              ; 72.21 MHz ( period = 13.848 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.681 ns                ;
; 193.079 ns                              ; 72.24 MHz ( period = 13.842 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[1]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.770 ns                ; 6.691 ns                ;
; 193.079 ns                              ; 72.24 MHz ( period = 13.842 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 6.684 ns                ;
; 193.080 ns                              ; 72.25 MHz ( period = 13.840 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.767 ns                ; 6.687 ns                ;
; 193.080 ns                              ; 72.25 MHz ( period = 13.840 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[3]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.677 ns                ;
; 193.083 ns                              ; 72.29 MHz ( period = 13.834 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.674 ns                ;
; 193.088 ns                              ; 72.34 MHz ( period = 13.824 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.770 ns                ; 6.682 ns                ;
; 193.097 ns                              ; 72.43 MHz ( period = 13.806 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 6.666 ns                ;
; 193.111 ns                              ; 72.58 MHz ( period = 13.778 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; J_rdreq                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.764 ns                ; 6.653 ns                ;
; 193.114 ns                              ; 72.61 MHz ( period = 13.772 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; data_state[5]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.763 ns                ; 6.649 ns                ;
; 193.133 ns                              ; 72.81 MHz ( period = 13.734 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 6.633 ns                ;
; 193.133 ns                              ; 72.81 MHz ( period = 13.734 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 6.633 ns                ;
; 193.134 ns                              ; 72.82 MHz ( period = 13.732 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.770 ns                ; 6.636 ns                ;
; 193.135 ns                              ; 72.83 MHz ( period = 13.730 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[4]                                                   ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.765 ns                ; 6.630 ns                ;
; 193.138 ns                              ; 72.87 MHz ( period = 13.724 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[7]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 6.623 ns                ;
; 193.168 ns                              ; 73.19 MHz ( period = 13.664 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[5]                                ; data_state[2]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.766 ns                ; 6.598 ns                ;
; 193.183 ns                              ; 73.35 MHz ( period = 13.634 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[4]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.574 ns                ;
; 193.183 ns                              ; 73.35 MHz ( period = 13.634 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[8]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.574 ns                ;
; 193.184 ns                              ; 73.36 MHz ( period = 13.632 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[4]                                ; data_state[1]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.761 ns                ; 6.577 ns                ;
; 193.190 ns                              ; 73.42 MHz ( period = 13.620 ns )                    ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[6]                                ; data_state[4]                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 200.000 ns                  ; 199.757 ns                ; 6.567 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                           ;                                ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_CLK125'                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To             ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 4.196 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.565 ns                ;
; 4.269 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.492 ns                ;
; 4.342 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.419 ns                ;
; 4.386 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.375 ns                ;
; 4.415 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.346 ns                ;
; 4.459 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.302 ns                ;
; 4.461 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.300 ns                ;
; 4.488 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.273 ns                ;
; 4.532 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.229 ns                ;
; 4.534 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.227 ns                ;
; 4.534 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.227 ns                ;
; 4.561 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.200 ns                ;
; 4.604 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.157 ns                ;
; 4.605 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.156 ns                ;
; 4.607 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.154 ns                ;
; 4.607 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.154 ns                ;
; 4.634 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.127 ns                ;
; 4.677 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.084 ns                ;
; 4.677 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.084 ns                ;
; 4.678 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.083 ns                ;
; 4.680 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.081 ns                ;
; 4.680 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.081 ns                ;
; 4.707 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.054 ns                ;
; 4.750 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.011 ns                ;
; 4.750 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.011 ns                ;
; 4.750 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.011 ns                ;
; 4.751 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.010 ns                ;
; 4.753 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.008 ns                ;
; 4.753 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 3.008 ns                ;
; 4.780 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.981 ns                ;
; 4.823 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.938 ns                ;
; 4.823 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.938 ns                ;
; 4.823 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.938 ns                ;
; 4.823 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.938 ns                ;
; 4.824 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.937 ns                ;
; 4.826 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.935 ns                ;
; 4.826 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.935 ns                ;
; 4.853 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.908 ns                ;
; 4.896 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.865 ns                ;
; 4.896 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.865 ns                ;
; 4.896 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.865 ns                ;
; 4.896 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.865 ns                ;
; 4.897 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.864 ns                ;
; 4.899 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.862 ns                ;
; 4.899 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.862 ns                ;
; 4.900 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.861 ns                ;
; 4.926 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.835 ns                ;
; 4.969 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.792 ns                ;
; 4.969 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.792 ns                ;
; 4.969 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.792 ns                ;
; 4.969 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.792 ns                ;
; 4.970 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.791 ns                ;
; 4.970 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.791 ns                ;
; 4.972 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.789 ns                ;
; 4.972 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.789 ns                ;
; 4.973 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.788 ns                ;
; 4.999 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.762 ns                ;
; 5.042 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.719 ns                ;
; 5.042 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.719 ns                ;
; 5.042 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.719 ns                ;
; 5.042 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.719 ns                ;
; 5.043 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.718 ns                ;
; 5.043 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.718 ns                ;
; 5.045 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.716 ns                ;
; 5.045 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.716 ns                ;
; 5.046 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.715 ns                ;
; 5.046 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.715 ns                ;
; 5.072 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.689 ns                ;
; 5.115 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.646 ns                ;
; 5.115 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.646 ns                ;
; 5.115 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.646 ns                ;
; 5.115 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.646 ns                ;
; 5.116 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.645 ns                ;
; 5.116 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.645 ns                ;
; 5.116 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.645 ns                ;
; 5.118 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.643 ns                ;
; 5.118 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.643 ns                ;
; 5.119 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.642 ns                ;
; 5.119 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.642 ns                ;
; 5.144 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.616 ns                ;
; 5.188 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.573 ns                ;
; 5.188 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.573 ns                ;
; 5.188 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.573 ns                ;
; 5.188 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.573 ns                ;
; 5.189 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.572 ns                ;
; 5.189 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.572 ns                ;
; 5.189 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.572 ns                ;
; 5.191 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.570 ns                ;
; 5.191 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.570 ns                ;
; 5.192 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.569 ns                ;
; 5.192 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.569 ns                ;
; 5.192 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.569 ns                ;
; 5.217 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.543 ns                ;
; 5.261 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.500 ns                ;
; 5.261 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.500 ns                ;
; 5.261 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.500 ns                ;
; 5.261 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.500 ns                ;
; 5.262 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.499 ns                ;
; 5.262 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.499 ns                ;
; 5.262 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.499 ns                ;
; 5.263 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.497 ns                ;
; 5.264 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.497 ns                ;
; 5.264 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.497 ns                ;
; 5.265 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.496 ns                ;
; 5.265 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.496 ns                ;
; 5.265 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.496 ns                ;
; 5.290 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.470 ns                ;
; 5.334 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.426 ns                ;
; 5.334 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.427 ns                ;
; 5.334 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.427 ns                ;
; 5.334 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.427 ns                ;
; 5.334 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.427 ns                ;
; 5.335 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.426 ns                ;
; 5.335 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.426 ns                ;
; 5.335 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.425 ns                ;
; 5.336 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.424 ns                ;
; 5.337 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.424 ns                ;
; 5.337 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.424 ns                ;
; 5.338 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.423 ns                ;
; 5.338 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.423 ns                ;
; 5.338 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.423 ns                ;
; 5.363 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.397 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.353 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.354 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.354 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.354 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.354 ns                ;
; 5.407 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.353 ns                ;
; 5.408 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.353 ns                ;
; 5.408 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.353 ns                ;
; 5.408 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.352 ns                ;
; 5.409 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.351 ns                ;
; 5.409 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.351 ns                ;
; 5.410 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.351 ns                ;
; 5.411 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.350 ns                ;
; 5.411 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.350 ns                ;
; 5.411 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.350 ns                ;
; 5.436 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.324 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.280 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.281 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.281 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.281 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.281 ns                ;
; 5.480 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.280 ns                ;
; 5.481 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.280 ns                ;
; 5.481 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.280 ns                ;
; 5.481 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.279 ns                ;
; 5.482 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.278 ns                ;
; 5.482 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.278 ns                ;
; 5.482 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.278 ns                ;
; 5.483 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[16] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.277 ns                ;
; 5.484 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.277 ns                ;
; 5.484 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.277 ns                ;
; 5.484 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.277 ns                ;
; 5.509 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.251 ns                ;
; 5.552 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.208 ns                ;
; 5.552 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[17] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.208 ns                ;
; 5.553 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.207 ns                ;
; 5.553 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.208 ns                ;
; 5.553 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.208 ns                ;
; 5.553 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.208 ns                ;
; 5.553 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.207 ns                ;
; 5.554 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.207 ns                ;
; 5.554 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.207 ns                ;
; 5.554 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.206 ns                ;
; 5.555 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.205 ns                ;
; 5.555 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.205 ns                ;
; 5.555 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.205 ns                ;
; 5.556 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[16] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.204 ns                ;
; 5.557 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.204 ns                ;
; 5.557 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.204 ns                ;
; 5.557 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.204 ns                ;
; 5.582 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.178 ns                ;
; 5.625 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.135 ns                ;
; 5.625 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.135 ns                ;
; 5.625 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[17] ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.135 ns                ;
; 5.626 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.134 ns                ;
; 5.626 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.135 ns                ;
; 5.626 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.135 ns                ;
; 5.626 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.134 ns                ;
; 5.627 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.134 ns                ;
; 5.627 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[11] ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.134 ns                ;
; 5.627 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[14] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.133 ns                ;
; 5.627 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[18] ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.133 ns                ;
; 5.628 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[2]  ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.132 ns                ;
; 5.628 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[3]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.132 ns                ;
; 5.628 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[13] ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.132 ns                ;
; 5.629 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[16] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.131 ns                ;
; 5.630 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[8]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.131 ns                ;
; 5.630 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[10] ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.131 ns                ;
; 5.630 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[12] ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.131 ns                ;
; 5.655 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[0]  ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.105 ns                ;
; 5.698 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[4]  ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.062 ns                ;
; 5.698 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[5]  ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.062 ns                ;
; 5.698 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[6]  ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.062 ns                ;
; 5.698 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[17] ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.062 ns                ;
; 5.699 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[1]  ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.061 ns                ;
; 5.699 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[7]  ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.062 ns                ;
; 5.699 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[15] ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.760 ns                  ; 2.061 ns                ;
; 5.700 ns                                ; Restricted to 250.0 MHz ( period = 4.0 ns )         ; HB_counter[9]  ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 8.000 ns                    ; 7.761 ns                  ; 2.061 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+----------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From           ; To                    ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 57.36 MHz ( period = 17.434 ns )                    ; PHY_output[33] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 8.471 ns                ;
; N/A                                     ; 58.32 MHz ( period = 17.146 ns )                    ; PHY_output[35] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 8.327 ns                ;
; N/A                                     ; 59.56 MHz ( period = 16.790 ns )                    ; PHY_output[18] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 8.146 ns                ;
; N/A                                     ; 60.34 MHz ( period = 16.572 ns )                    ; PHY_output[37] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 8.040 ns                ;
; N/A                                     ; 62.10 MHz ( period = 16.102 ns )                    ; PHY_output[1]  ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.802 ns                ;
; N/A                                     ; 62.62 MHz ( period = 15.970 ns )                    ; PHY_output[32] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 62.74 MHz ( period = 15.940 ns )                    ; PHY_output[38] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.724 ns                ;
; N/A                                     ; 62.74 MHz ( period = 15.940 ns )                    ; PHY_output[38] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.724 ns                ;
; N/A                                     ; 62.74 MHz ( period = 15.940 ns )                    ; PHY_output[38] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.724 ns                ;
; N/A                                     ; 62.74 MHz ( period = 15.940 ns )                    ; PHY_output[38] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.724 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; PHY_output[36] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; PHY_output[36] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; PHY_output[36] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 62.91 MHz ( period = 15.896 ns )                    ; PHY_output[36] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[22]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[23]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[21]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[20]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[18]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[19]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[16]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[17]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[31]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.14 MHz ( period = 15.838 ns )                    ; PHY_output[33] ; num_blocks[30]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 63.25 MHz ( period = 15.810 ns )                    ; PHY_output[50] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 63.25 MHz ( period = 15.810 ns )                    ; PHY_output[50] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 63.25 MHz ( period = 15.810 ns )                    ; PHY_output[50] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 63.25 MHz ( period = 15.810 ns )                    ; PHY_output[50] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[1]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[0]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[5]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[4]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[3]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[2]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[7]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[33] ; num_blocks[6]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.562 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[50] ; PC_MAC[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[50] ; PC_MAC[2]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[50] ; PC_MAC[9]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 64.04 MHz ( period = 15.616 ns )                    ; PHY_output[50] ; PC_MAC[1]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 64.21 MHz ( period = 15.574 ns )                    ; PHY_output[31] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.545 ns                ;
; N/A                                     ; 64.23 MHz ( period = 15.570 ns )                    ; PHY_output[50] ; PC_MAC[15]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 64.23 MHz ( period = 15.570 ns )                    ; PHY_output[50] ; PC_MAC[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 64.23 MHz ( period = 15.570 ns )                    ; PHY_output[50] ; PC_MAC[23]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 64.23 MHz ( period = 15.570 ns )                    ; PHY_output[50] ; PC_MAC[39]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 64.23 MHz ( period = 15.570 ns )                    ; PHY_output[50] ; PC_MAC[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 64.23 MHz ( period = 15.570 ns )                    ; PHY_output[50] ; PC_MAC[47]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 64.51 MHz ( period = 15.502 ns )                    ; PHY_output[20] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 64.83 MHz ( period = 15.426 ns )                    ; PHY_output[56] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.83 MHz ( period = 15.426 ns )                    ; PHY_output[56] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.83 MHz ( period = 15.426 ns )                    ; PHY_output[56] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 64.83 MHz ( period = 15.426 ns )                    ; PHY_output[56] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 65.02 MHz ( period = 15.380 ns )                    ; PHY_output[50] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.438 ns                ;
; N/A                                     ; 65.06 MHz ( period = 15.370 ns )                    ; PHY_output[21] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.444 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[8]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[7]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[6]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[5]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[4]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[3]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[2]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.16 MHz ( period = 15.348 ns )                    ; PHY_output[38] ; IP_to_write[1]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 65.25 MHz ( period = 15.326 ns )                    ; PHY_output[38] ; IP_to_write[11]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 65.25 MHz ( period = 15.326 ns )                    ; PHY_output[38] ; IP_to_write[10]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 65.25 MHz ( period = 15.326 ns )                    ; PHY_output[38] ; IP_to_write[9]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 65.25 MHz ( period = 15.326 ns )                    ; PHY_output[38] ; IP_to_write[0]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[8]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[7]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[6]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[5]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[4]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[3]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[2]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.34 MHz ( period = 15.304 ns )                    ; PHY_output[36] ; IP_to_write[1]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 65.44 MHz ( period = 15.282 ns )                    ; PHY_output[36] ; IP_to_write[11]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 65.44 MHz ( period = 15.282 ns )                    ; PHY_output[36] ; IP_to_write[10]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 65.44 MHz ( period = 15.282 ns )                    ; PHY_output[36] ; IP_to_write[9]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 65.44 MHz ( period = 15.282 ns )                    ; PHY_output[36] ; IP_to_write[0]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 65.50 MHz ( period = 15.268 ns )                    ; PHY_output[29] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.391 ns                ;
; N/A                                     ; 65.58 MHz ( period = 15.248 ns )                    ; PHY_output[28] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.381 ns                ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; PHY_output[56] ; PC_MAC[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; PHY_output[56] ; PC_MAC[2]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; PHY_output[56] ; PC_MAC[9]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; PHY_output[56] ; PC_MAC[1]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[14]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[10]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[11]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[9]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[8]         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[12]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[13]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[26]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[27]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[28]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.66 MHz ( period = 15.230 ns )                    ; PHY_output[33] ; num_blocks[29]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[8]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[7]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[6]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[5]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[4]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[3]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[2]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; PHY_output[50] ; IP_to_write[1]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.365 ns                ;
; N/A                                     ; 65.75 MHz ( period = 15.208 ns )                    ; PHY_output[39] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 65.75 MHz ( period = 15.208 ns )                    ; PHY_output[39] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 65.75 MHz ( period = 15.208 ns )                    ; PHY_output[39] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 65.75 MHz ( period = 15.208 ns )                    ; PHY_output[39] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 65.81 MHz ( period = 15.196 ns )                    ; PHY_output[50] ; IP_to_write[11]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 65.81 MHz ( period = 15.196 ns )                    ; PHY_output[50] ; IP_to_write[10]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 65.81 MHz ( period = 15.196 ns )                    ; PHY_output[50] ; IP_to_write[9]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 65.81 MHz ( period = 15.196 ns )                    ; PHY_output[50] ; IP_to_write[0]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.353 ns                ;
; N/A                                     ; 65.85 MHz ( period = 15.186 ns )                    ; PHY_output[56] ; PC_MAC[15]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 65.85 MHz ( period = 15.186 ns )                    ; PHY_output[56] ; PC_MAC[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 65.85 MHz ( period = 15.186 ns )                    ; PHY_output[56] ; PC_MAC[23]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 65.85 MHz ( period = 15.186 ns )                    ; PHY_output[56] ; PC_MAC[39]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 65.85 MHz ( period = 15.186 ns )                    ; PHY_output[56] ; PC_MAC[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 65.85 MHz ( period = 15.186 ns )                    ; PHY_output[56] ; PC_MAC[47]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; PHY_output[50] ; PHY_Rx_state.ERASE    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 66.12 MHz ( period = 15.124 ns )                    ; PHY_output[33] ; num_blocks[15]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 66.12 MHz ( period = 15.124 ns )                    ; PHY_output[33] ; num_blocks[24]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 66.12 MHz ( period = 15.124 ns )                    ; PHY_output[33] ; num_blocks[25]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 66.21 MHz ( period = 15.104 ns )                    ; PHY_output[38] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.100 ns )                    ; PHY_output[40] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.100 ns )                    ; PHY_output[40] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.100 ns )                    ; PHY_output[40] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 66.23 MHz ( period = 15.100 ns )                    ; PHY_output[40] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[23]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[22]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[21]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[20]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[19]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[18]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[17]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.42 MHz ( period = 15.056 ns )                    ; PHY_output[38] ; IP_to_write[16]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.286 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; PHY_output[33] ; PHY_Rx_state.GET_TYPE ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.274 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; PHY_output[37] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; PHY_output[37] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; PHY_output[37] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; 66.60 MHz ( period = 15.016 ns )                    ; PHY_output[37] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[23]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[22]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[21]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[20]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[19]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[18]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[17]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.61 MHz ( period = 15.012 ns )                    ; PHY_output[36] ; IP_to_write[16]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 66.68 MHz ( period = 14.996 ns )                    ; PHY_output[24] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.253 ns                ;
; N/A                                     ; 66.68 MHz ( period = 14.996 ns )                    ; PHY_output[56] ; data_match            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.249 ns                ;
; N/A                                     ; 66.85 MHz ( period = 14.958 ns )                    ; PHY_output[52] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 66.85 MHz ( period = 14.958 ns )                    ; PHY_output[52] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 66.85 MHz ( period = 14.958 ns )                    ; PHY_output[52] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 66.85 MHz ( period = 14.958 ns )                    ; PHY_output[52] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.230 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[19]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[35]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[43]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[27]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[41]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[25]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[17]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[21]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 66.96 MHz ( period = 14.934 ns )                    ; PHY_output[50] ; PC_MAC[37]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[23]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[22]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[21]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[20]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[19]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[18]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[17]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.00 MHz ( period = 14.926 ns )                    ; PHY_output[50] ; IP_to_write[16]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 67.09 MHz ( period = 14.906 ns )                    ; PHY_output[40] ; PC_MAC[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 67.09 MHz ( period = 14.906 ns )                    ; PHY_output[40] ; PC_MAC[2]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 67.09 MHz ( period = 14.906 ns )                    ; PHY_output[40] ; PC_MAC[9]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 67.09 MHz ( period = 14.906 ns )                    ; PHY_output[40] ; PC_MAC[1]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; PHY_output[40] ; PC_MAC[15]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; PHY_output[40] ; PC_MAC[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; PHY_output[40] ; PC_MAC[23]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; PHY_output[40] ; PC_MAC[39]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; PHY_output[40] ; PC_MAC[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; PHY_output[40] ; PC_MAC[47]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[8]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[24]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[40]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[16]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[32]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[22]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[38]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[46]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.33 MHz ( period = 14.852 ns )                    ; PHY_output[50] ; PC_MAC[30]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.173 ns                ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; PHY_output[46] ; IP_to_write[15]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; PHY_output[46] ; IP_to_write[14]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; PHY_output[46] ; IP_to_write[13]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 67.35 MHz ( period = 14.848 ns )                    ; PHY_output[46] ; IP_to_write[12]       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.188 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; PHY_output[56] ; IP_to_write[8]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; PHY_output[56] ; IP_to_write[7]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; PHY_output[56] ; IP_to_write[6]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; PHY_output[56] ; IP_to_write[5]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; PHY_output[56] ; IP_to_write[4]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; PHY_output[56] ; IP_to_write[3]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.834 ns )                    ; PHY_output[56] ; IP_to_write[2]        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; None                        ; None                      ; 7.176 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                       ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------+-----------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                 ; To                                                                                                                                                                                                                        ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.271 ns                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe22                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 0.809 ns                 ;
; -0.085 ns                               ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe17                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 1.995 ns                 ;
; 0.277 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe11                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 2.357 ns                 ;
; 0.303 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe13                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.081 ns                   ; 2.384 ns                 ;
; 0.343 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe19                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.081 ns                   ; 2.424 ns                 ;
; 0.581 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.003 ns                 ;
; 0.596 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe1a0[0]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.067 ns                   ; 2.663 ns                 ;
; 0.606 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe20                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 2.686 ns                 ;
; 0.641 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.347 ns                   ; 0.988 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                  ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_state.00001                                                                                                                                                                      ; PHY_state.00001                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|done                                                                                                                                                          ; Reconfigure:Recon_inst|done                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED5|LED                                                                                                                                                             ; Led_flash:Flash_LED5|LED                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|LED                                                                                                                                                         ; Led_control:Control_LED0|LED                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; Led_flash:Flash_LED3|LED                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; Led_flash:Flash_LED2|LED                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; Led_flash:Flash_LED1|LED                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED0|LED                                                                                                                                                             ; Led_flash:Flash_LED0|LED                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; rdreq                                                                                                                                                                                ; rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; erase_ACK                                                                                                                                                                            ; erase_ACK                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; erase_done                                                                                                                                                                           ; erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; send_more                                                                                                                                                                            ; send_more                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state[0]                                                                                                                                                                             ; state[0]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state[3]                                                                                                                                                                             ; state[3]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state[2]                                                                                                                                                                             ; state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state[1]                                                                                                                                                                             ; state[1]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; shift_bytes                                                                                                                                                                          ; shift_bytes                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_enable                                                                                                                                                                         ; write_enable                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; sector_erase                                                                                                                                                                         ; sector_erase                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write                                                                                                                                                                                ; write                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                     ; Reconfigure:Recon_inst|Reason[3]                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[4]                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                      ; Reconfigure:Recon_inst|Param[1]                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe8                                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe8                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                    ; Reconfigure:Recon_inst|WriteParam                                                                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                     ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                       ; Reconfigure:Recon_inst|ResetRU                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe21                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe21                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe20                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe20                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe15                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe15                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe17                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe17                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe11                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe11                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe13                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe13                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe19                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe19                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.647 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[1]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.069 ns                 ;
; 0.700 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.044 ns                 ;
; 0.706 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[22]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[21]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[19]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[18]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[15]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[14]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[8]                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[7]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[5]                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[4]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.343 ns                   ; 1.051 ns                 ;
; 0.708 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[27]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[26]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[16]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[15]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[13]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[12]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[11]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[10]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[7]                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[6]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe16                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe17                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe1a1[0]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe1a0[0]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg                                                                                         ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[24]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[23]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[12]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[11]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[6]                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[5]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[26]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[25]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[21]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[20]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[20]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[19]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.719 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                     ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.724 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.732 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; byte_count[8]                                                                                                                                                                        ; byte_count[8]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                        ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_addmsb_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; address[23]                                                                                                                                                                          ; address[23]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.736 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.737 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.081 ns                 ;
; 0.740 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.744 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5|cntr_eri:auto_generated|counter_reg_bit[5]                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|lpm_counter:cntr5|cntr_eri:auto_generated|counter_reg_bit[5]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.747 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[5]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.169 ns                 ;
; 0.754 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                          ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.705 ns                 ;
; 0.758 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[8]                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.760 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[2]                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[2]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.760 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.761 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.761 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.774 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.725 ns                 ;
; 0.775 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.726 ns                 ;
; 0.785 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[4]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.207 ns                 ;
; 0.788 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.739 ns                 ;
; 0.791 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.213 ns                 ;
; 0.794 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.216 ns                 ;
; 0.800 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe15                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 2.880 ns                 ;
; 0.825 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe24                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 2.905 ns                 ;
; 0.826 ns                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.777 ns                 ;
; 0.827 ns                                ; Reconfigure:Recon_inst|ConfigState[3]                                                                                                                                                ; Reconfigure:Recon_inst|DataIn[0]                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.778 ns                 ;
; 0.828 ns                                ; Reconfigure:Recon_inst|ConfigState[1]                                                                                                                                                ; Reconfigure:Recon_inst|ReadParam                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.779 ns                 ;
; 0.833 ns                                ; Reconfigure:Recon_inst|ConfigState[1]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.784 ns                 ;
; 0.844 ns                                ; Reconfigure:Recon_inst|ConfigState[0]                                                                                                                                                ; Reconfigure:Recon_inst|ConfigState[1]                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.795 ns                 ;
; 0.852 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[7]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.274 ns                 ;
; 0.861 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe14                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 2.941 ns                 ;
; 0.862 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.862 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.866 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[23]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[22]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[18]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[17]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe2a2[0]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe2a1[0]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe3a1[0]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe3a0[0]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                    ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[25]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[24]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[17]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[16]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[9]                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[8]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.868 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                          ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.888 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                      ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg2                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe21                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe22                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.891 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                                                 ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[9]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.892 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.892 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[3]                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[2]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.892 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe8                                                                                       ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[0]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.899 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.347 ns                   ; 1.246 ns                 ;
; 0.900 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[6]                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[6]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.851 ns                 ;
; 0.903 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[6]                                                                                                   ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[5]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[14]                                                                                  ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[13]                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.910 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.861 ns                 ;
; 0.918 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                      ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[10]                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.919 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.263 ns                 ;
; 0.922 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.422 ns                   ; 1.344 ns                 ;
; 0.930 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[5]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.881 ns                 ;
; 0.934 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[8]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.885 ns                 ;
; 0.937 ns                                ; Reconfigure:Recon_inst|ConfigState[2]                                                                                                                                                ; Reconfigure:Recon_inst|Param[0]                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.888 ns                 ;
; 0.940 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[0]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.891 ns                 ;
; 0.941 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe7a[0]                                                                                   ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 3.021 ns                 ;
; 0.947 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.898 ns                 ;
; 0.950 ns                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.347 ns                   ; 1.297 ns                 ;
; 0.965 ns                                ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe21                                                                                      ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 2.080 ns                   ; 3.045 ns                 ;
; 0.977 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.321 ns                 ;
; 0.978 ns                                ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                       ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.322 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                  ;                                                                                                                                                                                                                           ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                       ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; reset_CRC                                           ; reset_CRC                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; sync_Tx_CTL                                         ; sync_Tx_CTL              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state_Tx.SENDID                                     ; state_Tx.SENDID          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state_Tx.SENDIP                                     ; state_Tx.SENDIP          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state_Tx.SENDMAC                                    ; state_Tx.SENDMAC         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state_Tx.CRC                                        ; state_Tx.CRC             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; interframe[0]                                       ; interframe[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; interframe[1]                                       ; interframe[1]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; send_more_ACK                                       ; send_more_ACK            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; state_Tx.RESET                                      ; state_Tx.RESET           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_PHY                                           ; write_PHY                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[2]                                         ; start_up[2]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[1]                                         ; start_up[1]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; reset                                               ; reset                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.698 ns                                ; IDCODES[17]                                         ; temp_ID[17]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.669 ns                 ;
; 0.698 ns                                ; IDCODES[29]                                         ; temp_ID[29]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.669 ns                 ;
; 0.700 ns                                ; IDCODES[5]                                          ; temp_ID[5]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.671 ns                 ;
; 0.700 ns                                ; IDCODES[1]                                          ; temp_ID[1]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.671 ns                 ;
; 0.700 ns                                ; IDCODES[12]                                         ; temp_ID[12]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.671 ns                 ;
; 0.701 ns                                ; IDCODES[2]                                          ; temp_ID[2]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.672 ns                 ;
; 0.702 ns                                ; IDCODES[14]                                         ; temp_ID[14]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.673 ns                 ;
; 0.702 ns                                ; IDCODES[25]                                         ; temp_ID[25]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.673 ns                 ;
; 0.703 ns                                ; IDCODES[16]                                         ; temp_ID[16]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.674 ns                 ;
; 0.703 ns                                ; IDCODES[28]                                         ; temp_ID[28]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.674 ns                 ;
; 0.703 ns                                ; IDCODES[24]                                         ; temp_ID[24]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.674 ns                 ;
; 0.706 ns                                ; temp_IP[10]                                         ; temp_IP[18]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; temp_ID[22]                                         ; temp_ID[30]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; temp_MAC[3]                                         ; temp_MAC[11]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; temp_IP[13]                                         ; temp_IP[21]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; temp_ID[11]                                         ; temp_ID[19]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; temp_IP[12]                                         ; temp_IP[20]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; temp_IP[20]                                         ; temp_IP[28]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; temp_MAC[22]                                        ; temp_MAC[30]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_IP[14]                                         ; temp_IP[22]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_MAC[30]                                        ; temp_MAC[38]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_MAC[26]                                        ; temp_MAC[34]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_MAC[37]                                        ; temp_MAC[45]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_MAC[34]                                        ; temp_MAC[42]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_MAC[16]                                        ; temp_MAC[24]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_ID[0]                                          ; temp_ID[8]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_ID[12]                                         ; temp_ID[20]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_MAC[32]                                        ; temp_MAC[40]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; temp_MAC[36]                                        ; temp_MAC[44]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; temp_IP[1]                                          ; temp_IP[9]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; temp_MAC[23]                                        ; temp_MAC[31]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; temp_IP[2]                                          ; temp_IP[10]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; temp_MAC[18]                                        ; temp_MAC[26]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; temp_IP[15]                                         ; temp_IP[23]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; temp_MAC[27]                                        ; temp_MAC[35]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; temp_IP[18]                                         ; temp_IP[26]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; temp_MAC[24]                                        ; temp_MAC[32]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.713 ns                                ; IDCODES[9]                                          ; temp_ID[9]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.684 ns                 ;
; 0.721 ns                                ; reset_count[9]                                      ; reset_count[9]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; interframe[5]                                       ; interframe[5]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.732 ns                                ; CRC32:CRC32_inst|crc[16]                            ; CRC32:CRC32_inst|crc[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; rdaddress[6]                                        ; rdaddress[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; CRC32:CRC32_inst|crc[29]                            ; CRC32:CRC32_inst|crc[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; CRC32:CRC32_inst|crc[19]                            ; CRC32:CRC32_inst|crc[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.746 ns                                ; data_count[10]                                      ; data_count[10]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.764 ns                                ; interframe[0]                                       ; interframe[1]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.765 ns                                ; interframe[0]                                       ; interframe[3]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.716 ns                 ;
; 0.805 ns                                ; state_Tx.SENDMAC                                    ; MAC_count[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.756 ns                 ;
; 0.808 ns                                ; state_Tx.SENDMAC                                    ; MAC_count[3]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.759 ns                 ;
; 0.809 ns                                ; state_Tx.SENDMAC                                    ; MAC_count[1]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.760 ns                 ;
; 0.810 ns                                ; state_Tx.SENDMAC                                    ; MAC_count[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.761 ns                 ;
; 0.859 ns                                ; IDCODES[31]                                         ; temp_ID[31]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.830 ns                 ;
; 0.860 ns                                ; IDCODES[6]                                          ; temp_ID[6]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.831 ns                 ;
; 0.860 ns                                ; IDCODES[21]                                         ; temp_ID[21]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.831 ns                 ;
; 0.860 ns                                ; temp_IP[23]                                         ; temp_IP[31]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.811 ns                 ;
; 0.861 ns                                ; temp_IP[22]                                         ; temp_IP[30]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.812 ns                 ;
; 0.862 ns                                ; temp_ID[14]                                         ; temp_ID[22]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.863 ns                                ; temp_ID[3]                                          ; temp_ID[11]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.863 ns                                ; temp_ID[19]                                         ; temp_ID[27]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.864 ns                                ; temp_IP[16]                                         ; temp_IP[24]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.864 ns                                ; temp_ID[16]                                         ; temp_ID[24]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; temp_IP[3]                                          ; temp_IP[11]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; temp_ID[15]                                         ; temp_ID[23]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; temp_MAC[4]                                         ; temp_MAC[12]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; temp_MAC[13]                                        ; temp_MAC[21]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; temp_IP[21]                                         ; temp_IP[29]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; temp_MAC[38]                                        ; temp_MAC[46]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; temp_IP[4]                                          ; temp_IP[12]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; temp_MAC[20]                                        ; temp_MAC[28]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; temp_MAC[1]                                         ; temp_MAC[9]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; temp_MAC[7]                                         ; temp_MAC[15]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; temp_MAC[2]                                         ; temp_MAC[10]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; temp_IP[5]                                          ; temp_IP[13]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; temp_MAC[21]                                        ; temp_MAC[29]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; temp_ID[17]                                         ; temp_ID[25]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.868 ns                                ; temp_MAC[31]                                        ; temp_MAC[39]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.868 ns                                ; temp_MAC[12]                                        ; temp_MAC[20]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.868 ns                                ; temp_IP[8]                                          ; temp_IP[16]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.868 ns                                ; temp_ID[8]                                          ; temp_ID[16]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.872 ns                                ; IDCODES[13]                                         ; temp_ID[13]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.843 ns                 ;
; 0.872 ns                                ; CRC32:CRC32_inst|crc[23]                            ; CRC32:CRC32_inst|crc[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.823 ns                 ;
; 0.883 ns                                ; IDCODES[4]                                          ; temp_ID[4]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 0.854 ns                 ;
; 0.890 ns                                ; CRC32:CRC32_inst|crc[21]                            ; CRC32:CRC32_inst|crc[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.892 ns                                ; CRC32:CRC32_inst|crc[12]                            ; CRC32:CRC32_inst|crc[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.843 ns                 ;
; 0.903 ns                                ; temp_IP[6]                                          ; temp_IP[14]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; temp_IP[7]                                          ; temp_IP[15]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.912 ns                                ; CRC32:CRC32_inst|crc[3]                             ; CRC32:CRC32_inst|crc[27] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.863 ns                 ;
; 0.912 ns                                ; CRC32:CRC32_inst|crc[3]                             ; CRC32:CRC32_inst|crc[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.863 ns                 ;
; 0.920 ns                                ; CRC32:CRC32_inst|crc[3]                             ; CRC32:CRC32_inst|crc[25] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.937 ns                                ; temp_MAC[19]                                        ; temp_MAC[27]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.038 ns                  ; 0.899 ns                 ;
; 0.958 ns                                ; state_Tx.SENDMAC                                    ; MAC_count[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.909 ns                 ;
; 0.992 ns                                ; temp_ID[18]                                         ; temp_ID[26]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.943 ns                 ;
; 0.993 ns                                ; temp_ID[2]                                          ; temp_ID[10]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.944 ns                 ;
; 0.994 ns                                ; temp_MAC[5]                                         ; temp_MAC[13]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.945 ns                 ;
; 0.995 ns                                ; state_Tx.SENDIP                                     ; IP_count[2]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.946 ns                 ;
; 1.000 ns                                ; state_Tx.SENDIP                                     ; IP_count[0]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.951 ns                 ;
; 1.002 ns                                ; state_Tx.SENDIP                                     ; IP_count[1]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.953 ns                 ;
; 1.027 ns                                ; temp_MAC[14]                                        ; temp_MAC[22]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.978 ns                 ;
; 1.031 ns                                ; temp_IP[9]                                          ; temp_IP[17]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.982 ns                 ;
; 1.033 ns                                ; temp_MAC[25]                                        ; temp_MAC[33]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.033 ns                                ; temp_MAC[8]                                         ; temp_MAC[16]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.033 ns                                ; temp_ID[20]                                         ; temp_ID[28]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.034 ns                                ; temp_MAC[17]                                        ; temp_MAC[25]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.985 ns                 ;
; 1.034 ns                                ; temp_IP[17]                                         ; temp_IP[25]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.985 ns                 ;
; 1.035 ns                                ; temp_MAC[11]                                        ; temp_MAC[19]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.986 ns                 ;
; 1.035 ns                                ; temp_ID[4]                                          ; temp_ID[12]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.986 ns                 ;
; 1.036 ns                                ; temp_MAC[33]                                        ; temp_MAC[41]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.987 ns                 ;
; 1.042 ns                                ; temp_MAC[9]                                         ; temp_MAC[17]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.993 ns                 ;
; 1.043 ns                                ; temp_IP[11]                                         ; temp_IP[19]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.043 ns                                ; temp_ID[21]                                         ; temp_ID[29]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.994 ns                 ;
; 1.043 ns                                ; IDCODES[8]                                          ; temp_ID[8]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 1.014 ns                 ;
; 1.044 ns                                ; IDCODES[3]                                          ; temp_ID[3]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 1.015 ns                 ;
; 1.044 ns                                ; temp_MAC[10]                                        ; temp_MAC[18]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.995 ns                 ;
; 1.044 ns                                ; IDCODES[10]                                         ; temp_ID[10]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 1.015 ns                 ;
; 1.044 ns                                ; IDCODES[20]                                         ; temp_ID[20]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 1.015 ns                 ;
; 1.045 ns                                ; CRC32:CRC32_inst|crc[26]                            ; CRC32:CRC32_inst|crc[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.996 ns                 ;
; 1.048 ns                                ; interframe[1]                                       ; interframe[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.049 ns                                ; temp_IP[0]                                          ; temp_IP[8]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.000 ns                 ;
; 1.051 ns                                ; temp_ID[6]                                          ; temp_ID[14]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.051 ns                                ; temp_ID[23]                                         ; temp_ID[31]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.051 ns                                ; state_Tx.RESET                                      ; state_Tx.SEND            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.052 ns                                ; temp_ID[5]                                          ; temp_ID[13]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.053 ns                                ; temp_ID[7]                                          ; temp_ID[15]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.004 ns                 ;
; 1.059 ns                                ; data_count[0]                                       ; data_count[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; temp_MAC[0]                                         ; temp_MAC[8]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; temp_MAC[28]                                        ; temp_MAC[36]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; data_count[4]                                       ; data_count[4]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; reset_count[4]                                      ; reset_count[4]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; temp_MAC[29]                                        ; temp_MAC[37]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; reset_count[2]                                      ; reset_count[2]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; temp_ID[1]                                          ; temp_ID[9]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; interframe[4]                                       ; interframe[4]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; data_count[8]                                       ; data_count[8]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.064 ns                                ; state_Tx.RESET                                      ; state_Tx.SENDID          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.065 ns                                ; CRC32:CRC32_inst|crc[13]                            ; CRC32:CRC32_inst|crc[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.069 ns                                ; reset_count[6]                                      ; reset_count[6]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.069 ns                                ; reset_count[8]                                      ; reset_count[8]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.072 ns                                ; data_count[6]                                       ; data_count[6]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; interframe[2]                                       ; interframe[2]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; reset_count[0]                                      ; reset_count[0]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.075 ns                                ; CRC32:CRC32_inst|crc[7]                             ; CRC32:CRC32_inst|crc[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.075 ns                                ; data_count[9]                                       ; data_count[9]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.076 ns                                ; data_count[7]                                       ; data_count[7]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.076 ns                                ; data_count[3]                                       ; data_count[3]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.077 ns                                ; reset_count[3]                                      ; reset_count[3]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.077 ns                                ; reset_count[5]                                      ; reset_count[5]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.079 ns                                ; reset_count[1]                                      ; reset_count[1]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.030 ns                 ;
; 1.081 ns                                ; data_count[5]                                       ; data_count[5]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.032 ns                 ;
; 1.082 ns                                ; temp_MAC[35]                                        ; temp_MAC[43]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.083 ns                                ; rdaddress[0]                                        ; rdaddress[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.034 ns                 ;
; 1.084 ns                                ; data_count[2]                                       ; data_count[2]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.035 ns                 ;
; 1.087 ns                                ; reset_count[7]                                      ; reset_count[7]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.038 ns                 ;
; 1.088 ns                                ; rdaddress[1]                                        ; rdaddress[1]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.088 ns                                ; rdaddress[3]                                        ; rdaddress[3]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.092 ns                                ; rdaddress[5]                                        ; rdaddress[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.043 ns                 ;
; 1.099 ns                                ; CRC32:CRC32_inst|crc[20]                            ; CRC32:CRC32_inst|crc[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.050 ns                 ;
; 1.099 ns                                ; rdaddress[2]                                        ; rdaddress[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.050 ns                 ;
; 1.100 ns                                ; rdaddress[4]                                        ; rdaddress[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.051 ns                 ;
; 1.103 ns                                ; state_Tx.CRC                                        ; reset_CRC                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.054 ns                 ;
; 1.105 ns                                ; state_Tx.CRC                                        ; sync_Tx_CTL              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.056 ns                 ;
; 1.106 ns                                ; CRC32:CRC32_inst|crc[27]                            ; CRC32:CRC32_inst|crc[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.057 ns                 ;
; 1.118 ns                                ; state_Tx.CRC                                        ; send_more_ACK            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.069 ns                 ;
; 1.125 ns                                ; CRC32:CRC32_inst|crc[5]                             ; CRC32:CRC32_inst|crc[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.076 ns                 ;
; 1.129 ns                                ; interframe[1]                                       ; interframe[3]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.080 ns                 ;
; 1.143 ns                                ; start_up[1]                                         ; start_up[2]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.094 ns                 ;
; 1.165 ns                                ; CRC32:CRC32_inst|crc[30]                            ; CRC32:CRC32_inst|crc[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.116 ns                 ;
; 1.170 ns                                ; CRC32:CRC32_inst|crc[5]                             ; CRC32:CRC32_inst|crc[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.121 ns                 ;
; 1.170 ns                                ; start_up[1]                                         ; write_PHY                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.121 ns                 ;
; 1.174 ns                                ; start_up[0]                                         ; start_up[1]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.125 ns                 ;
; 1.200 ns                                ; IDCODES[7]                                          ; temp_ID[7]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.027 ns                  ; 1.173 ns                 ;
; 1.207 ns                                ; IDCODES[0]                                          ; temp_ID[0]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.027 ns                  ; 1.180 ns                 ;
; 1.211 ns                                ; temp_ID[13]                                         ; temp_ID[21]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.162 ns                 ;
; 1.227 ns                                ; IDCODES[22]                                         ; temp_ID[22]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 1.198 ns                 ;
; 1.234 ns                                ; IDCODES[30]                                         ; temp_ID[30]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.029 ns                  ; 1.205 ns                 ;
; 1.234 ns                                ; start_up[2]                                         ; start_up[1]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.185 ns                 ;
; 1.235 ns                                ; IDCODES[15]                                         ; temp_ID[15]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.027 ns                  ; 1.208 ns                 ;
; 1.243 ns                                ; data_count[1]                                       ; data_count[1]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.194 ns                 ;
; 1.245 ns                                ; start_up[2]                                         ; reset                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.196 ns                 ;
; 1.246 ns                                ; CRC32:CRC32_inst|crc[28]                            ; CRC32:CRC32_inst|crc[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.197 ns                 ;
; 1.250 ns                                ; CRC32:CRC32_inst|crc[14]                            ; CRC32:CRC32_inst|crc[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 1.200 ns                 ;
; 1.254 ns                                ; IDCODES[23]                                         ; temp_ID[23]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.027 ns                  ; 1.227 ns                 ;
; 1.261 ns                                ; temp_ID[9]                                          ; temp_ID[17]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.047 ns                  ; 1.214 ns                 ;
; 1.265 ns                                ; CRC32:CRC32_inst|crc[10]                            ; CRC32:CRC32_inst|crc[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.216 ns                 ;
; 1.267 ns                                ; start_up[2]                                         ; start_up[0]              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.218 ns                 ;
; 1.268 ns                                ; CRC32:CRC32_inst|crc[22]                            ; CRC32:CRC32_inst|crc[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.219 ns                 ;
; 1.270 ns                                ; CRC32:CRC32_inst|crc[24]                            ; CRC32:CRC32_inst|crc[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 1.221 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                      ; To                                                                                                                                       ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; TDI                                                                                                                                       ; TDI                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|CS                                                                                                                     ; EEPROM:EEPROM_inst|CS                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[0]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_write[0]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|SCK                                                                                                                    ; EEPROM:EEPROM_inst|SCK                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|temp_address[0]                                                                                                            ; MDIO:MDIO_inst|temp_address[0]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO2                                                                                                                      ; MDIO:MDIO_inst|MDIO2                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO                                                                                                                       ; MDIO:MDIO_inst|MDIO                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                      ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; bit_counter[3]                                                                                                                            ; bit_counter[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; bit_counter[0]                                                                                                                            ; bit_counter[0]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; bit_counter[1]                                                                                                                            ; bit_counter[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; bit_counter[2]                                                                                                                            ; bit_counter[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; clear                                                                                                                                     ; clear                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_write_done                                                                                                          ; EEPROM:EEPROM_inst|IP_write_done                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                                                                                                              ; EEPROM:EEPROM_inst|EEPROM[3]                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_flag                                                                                                                ; EEPROM:EEPROM_inst|IP_flag                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; READ_ID_ACK                                                                                                                               ; READ_ID_ACK                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|MAC_ready                                                                                                              ; EEPROM:EEPROM_inst|MAC_ready                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_ready                                                                                                               ; EEPROM:EEPROM_inst|IP_ready                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; data_state[5]                                                                                                                             ; data_state[5]                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; data_state[7]                                                                                                                             ; data_state[7]                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; send_ID                                                                                                                                   ; send_ID                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; erase_confirm                                                                                                                             ; erase_confirm                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[2]                                                                                                                 ; MDIO:MDIO_inst|address[2]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[1]                                                                                                                 ; MDIO:MDIO_inst|address[1]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[0]                                                                                                                 ; MDIO:MDIO_inst|address[0]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[2]                                                                                                                ; MDIO:MDIO_inst|address2[2]                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[1]                                                                                                                ; MDIO:MDIO_inst|address2[1]                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[0]                                                                                                                ; MDIO:MDIO_inst|address2[0]                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[2]                                                                                                                   ; MDIO:MDIO_inst|write[2]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[1]                                                                                                                   ; MDIO:MDIO_inst|write[1]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[0]                                                                                                                   ; MDIO:MDIO_inst|write[0]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[3]                                                                                                                   ; MDIO:MDIO_inst|write[3]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[2]                                                                                                                    ; MDIO:MDIO_inst|read[2]                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[0]                                                                                                                    ; MDIO:MDIO_inst|read[0]                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[1]                                                                                                                    ; MDIO:MDIO_inst|read[1]                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read_done                                                                                                                  ; MDIO:MDIO_inst|read_done                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write_done                                                                                                                 ; MDIO:MDIO_inst|write_done                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[5]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_write[6]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[9]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_write[10]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[23]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[24]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[46]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[47]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[6]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_write[7]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[20]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[21]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[24]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[25]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[26]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[27]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[29]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[30]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[31]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[32]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[36]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[37]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[5]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[6]                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[42]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[43]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[11]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_read[12]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EEPROM:EEPROM_inst|EEPROM_write_enable[4]                                                                                                 ; EEPROM:EEPROM_inst|EEPROM_write_enable[5]                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[1]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_write[2]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[25]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[26]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[30]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[31]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[1]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[2]                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[33]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[34]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[4]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[5]                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[9]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[10]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write_enable[3]                                                                                                 ; EEPROM:EEPROM_inst|EEPROM_write_enable[4]                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[43]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[44]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[12]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_read[13]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write_enable[5]                                                                                                 ; EEPROM:EEPROM_inst|EEPROM_write_enable[6]                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write_enable[6]                                                                                                 ; EEPROM:EEPROM_inst|EEPROM_write_enable[7]                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[45]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[46]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                                           ; MDIO:MDIO_inst|temp_reg_data[1]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[1]                                                                                                           ; MDIO:MDIO_inst|temp_reg_data[2]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[2]                                                                                                           ; MDIO:MDIO_inst|temp_reg_data[3]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[10]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[11]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[32]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[33]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[3]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[4]                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[7]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[8]                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[39]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[40]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[2]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_write[3]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; EEPROM:EEPROM_inst|EEPROM_write_enable[1]                                                                                                 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2]                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; EEPROM:EEPROM_inst|EEPROM_write_enable[2]                                                                                                 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3]                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                                                                                                           ; MDIO:MDIO_inst|temp_reg_data[4]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; MDIO:MDIO_inst|temp_reg_data[4]                                                                                                           ; MDIO:MDIO_inst|temp_reg_data[5]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.711 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[12]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[13]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.711 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[37]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[38]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.662 ns                 ;
; 0.719 ns                                ; EEPROM:EEPROM_inst|This_IP[5]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[6]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; MDIO:MDIO_inst|preamble[6]                                                                                                                ; MDIO:MDIO_inst|preamble[6]                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.719 ns                                ; MDIO:MDIO_inst|address[2]                                                                                                                 ; MDIO:MDIO_inst|address[0]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_MAC[17]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[18]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; IDCODES[16]                                                                                                                               ; IDCODES[15]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_IP[16]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[17]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_MAC[21]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[22]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_IP[13]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[14]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_IP[6]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[7]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; IDCODES[24]                                                                                                                               ; IDCODES[23]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_MAC[36]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[37]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; IDCODES[5]                                                                                                                                ; IDCODES[4]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_MAC[19]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[20]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; EEPROM:EEPROM_inst|This_IP[19]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[20]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; EEPROM:EEPROM_inst|This_IP[8]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[9]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; EEPROM:EEPROM_inst|This_IP[28]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[29]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; IDCODES[12]                                                                                                                               ; IDCODES[11]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; IDCODES[2]                                                                                                                                ; IDCODES[1]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; IDCODES[10]                                                                                                                               ; IDCODES[9]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; IDCODES[8]                                                                                                                                ; IDCODES[7]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; EEPROM:EEPROM_inst|This_MAC[15]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[16]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; EEPROM:EEPROM_inst|This_IP[24]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[25]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; EEPROM:EEPROM_inst|This_MAC[32]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[33]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; IDCODES[28]                                                                                                                               ; IDCODES[27]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; IDCODES[1]                                                                                                                                ; IDCODES[0]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; IDCODES[14]                                                                                                                               ; IDCODES[13]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; IDCODES[17]                                                                                                                               ; IDCODES[16]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; IDCODES[25]                                                                                                                               ; IDCODES[24]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; EEPROM:EEPROM_inst|This_MAC[6]                                                                                                            ; EEPROM:EEPROM_inst|This_MAC[7]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; EEPROM:EEPROM_inst|This_MAC[7]                                                                                                            ; EEPROM:EEPROM_inst|This_MAC[8]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; EEPROM:EEPROM_inst|This_MAC[28]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[29]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; IDCODES[20]                                                                                                                               ; IDCODES[19]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; EEPROM:EEPROM_inst|This_MAC[40]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[41]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; IDCODES[29]                                                                                                                               ; IDCODES[28]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; EEPROM:EEPROM_inst|This_MAC[43]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[44]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; EEPROM:EEPROM_inst|This_IP[18]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[19]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.724 ns                                ; EEPROM:EEPROM_inst|This_IP[23]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[24]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.725 ns                                ; EEPROM:EEPROM_inst|This_IP[30]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[31]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.725 ns                                ; EEPROM:EEPROM_inst|This_MAC[39]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[40]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.726 ns                                ; EEPROM:EEPROM_inst|This_MAC[11]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[12]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.677 ns                 ;
; 0.731 ns                                ; EEPROM:EEPROM_inst|This_IP[10]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[11]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                                            ; EEPROM:EEPROM_inst|This_MAC[1]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; bit_locate[5]                                                                                                                             ; bit_locate[5]                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; MDIO:MDIO_inst|preamble2[5]                                                                                                               ; MDIO:MDIO_inst|preamble2[5]                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; EEPROM:EEPROM_inst|This_MAC[12]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[13]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; EEPROM:EEPROM_inst|This_MAC[10]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[11]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; EEPROM:EEPROM_inst|This_MAC[14]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[15]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; MDIO:MDIO_inst|address[0]                                                                                                                 ; MDIO:MDIO_inst|address[1]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[1]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_IP[2]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[3]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; EEPROM:EEPROM_inst|This_IP[3]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[4]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; byte_counter[32]                                                                                                                          ; byte_counter[32]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; MDIO:MDIO_inst|loop_count[4]                                                                                                              ; MDIO:MDIO_inst|loop_count[4]                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; MDIO:MDIO_inst|read_count[4]                                                                                                              ; MDIO:MDIO_inst|read_count[4]                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; EEPROM:EEPROM_inst|This_IP[1]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[2]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; EEPROM:EEPROM_inst|This_IP[11]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[12]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                                                                                                           ; MDIO:MDIO_inst|temp_reg_data[6]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.737 ns                                ; MDIO:MDIO_inst|address[0]                                                                                                                 ; MDIO:MDIO_inst|address[2]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.739 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|altsyncram_7i31:fifo_ram|ram_block14a0~portb_address_reg0   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.344 ns                   ; 1.083 ns                 ;
; 0.744 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                                                                                                              ; EEPROM:EEPROM_inst|EEPROM_write[0]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.745 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.748 ns                                ; byte_counter2[8]                                                                                                                          ; byte_counter2[8]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.759 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.759 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.760 ns                                ; MDIO:MDIO_inst|write[3]                                                                                                                   ; MDIO:MDIO_inst|write_done                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.770 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                   ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[9]                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.721 ns                 ;
; 0.772 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                   ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_brp|dffe15a[8]                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.723 ns                 ;
; 0.803 ns                                ; MDIO:MDIO_inst|read[1]                                                                                                                    ; MDIO:MDIO_inst|temp_address[1]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.754 ns                 ;
; 0.807 ns                                ; MDIO:MDIO_inst|read[1]                                                                                                                    ; MDIO:MDIO_inst|temp_address[4]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.758 ns                 ;
; 0.811 ns                                ; MDIO:MDIO_inst|read[1]                                                                                                                    ; MDIO:MDIO_inst|temp_address[2]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.762 ns                 ;
; 0.812 ns                                ; MDIO:MDIO_inst|read[1]                                                                                                                    ; MDIO:MDIO_inst|temp_address[3]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.763 ns                 ;
; 0.845 ns                                ; MDIO:MDIO_inst|read[2]                                                                                                                    ; MDIO:MDIO_inst|MDIO2                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.796 ns                 ;
; 0.861 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[10]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_read[11]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.812 ns                 ;
; 0.863 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[8]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[9]                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.863 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[13]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_read[14]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.863 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[14]                                                                                                        ; EEPROM:EEPROM_inst|EEPROM_read[15]                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.864 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[34]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[35]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.864 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[6]                                                                                                         ; EEPROM:EEPROM_inst|EEPROM_read[7]                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.864 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[40]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[41]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.864 ns                                ; MDIO:MDIO_inst|temp_address[3]                                                                                                            ; MDIO:MDIO_inst|temp_address[4]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[13]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[14]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[15]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[16]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[18]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[19]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[35]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[36]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[17]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[18]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[19]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[20]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.867 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[38]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[39]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.868 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[11]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[12]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.819 ns                 ;
; 0.872 ns                                ; EEPROM:EEPROM_inst|This_MAC[25]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[26]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.823 ns                 ;
; 0.873 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[22]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[23]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.824 ns                 ;
; 0.876 ns                                ; EEPROM:EEPROM_inst|This_MAC[41]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[42]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.827 ns                 ;
; 0.879 ns                                ; EEPROM:EEPROM_inst|This_IP[22]                                                                                                            ; EEPROM:EEPROM_inst|This_IP[23]                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.830 ns                 ;
; 0.881 ns                                ; EEPROM:EEPROM_inst|This_MAC[31]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[32]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.832 ns                 ;
; 0.888 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.893 ns                                ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10] ; Rx_fifo:Rx_fifo_JTAG_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[7]                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 0.843 ns                 ;
; 0.894 ns                                ; bit_counter[1]                                                                                                                            ; bit_counter[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.845 ns                 ;
; 0.894 ns                                ; bit_counter[1]                                                                                                                            ; bit_counter[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.845 ns                 ;
; 0.900 ns                                ; EEPROM:EEPROM_inst|This_IP[7]                                                                                                             ; EEPROM:EEPROM_inst|This_IP[8]                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.851 ns                 ;
; 0.901 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                                                                                                       ; EEPROM:EEPROM_inst|EEPROM_write[42]                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.901 ns                                ; IDCODES[22]                                                                                                                               ; IDCODES[21]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.902 ns                                ; EEPROM:EEPROM_inst|This_MAC[44]                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[45]                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                       ;                                                                                                                                          ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_CLK125'                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To             ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; HB_counter[0]                                       ; HB_counter[0]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.732 ns                                ; HB_counter[25]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 1.044 ns                                ; HB_counter[13]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.995 ns                 ;
; 1.046 ns                                ; HB_counter[1]                                       ; HB_counter[1]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; HB_counter[9]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; HB_counter[11]                                      ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.046 ns                                ; HB_counter[15]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.047 ns                                ; HB_counter[5]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.047 ns                                ; HB_counter[7]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.047 ns                                ; HB_counter[17]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.998 ns                 ;
; 1.048 ns                                ; HB_counter[21]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.049 ns                                ; HB_counter[23]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.000 ns                 ;
; 1.056 ns                                ; HB_counter[3]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.057 ns                                ; HB_counter[19]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.008 ns                 ;
; 1.059 ns                                ; HB_counter[14]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.061 ns                                ; HB_counter[4]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; HB_counter[6]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; HB_counter[20]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; HB_counter[22]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.064 ns                                ; HB_counter[8]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; HB_counter[10]                                      ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; HB_counter[12]                                      ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.064 ns                                ; HB_counter[16]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.015 ns                 ;
; 1.065 ns                                ; HB_counter[2]                                       ; HB_counter[2]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.066 ns                                ; HB_counter[18]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.066 ns                                ; HB_counter[24]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.017 ns                 ;
; 1.248 ns                                ; HB_counter[0]                                       ; HB_counter[1]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.199 ns                 ;
; 1.741 ns                                ; HB_counter[12]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; HB_counter[8]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; HB_counter[10]                                      ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.742 ns                                ; HB_counter[16]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.693 ns                 ;
; 1.743 ns                                ; HB_counter[2]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.743 ns                                ; HB_counter[3]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.743 ns                                ; HB_counter[13]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.694 ns                 ;
; 1.744 ns                                ; HB_counter[14]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; HB_counter[18]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; HB_counter[19]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.744 ns                                ; HB_counter[24]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.695 ns                 ;
; 1.745 ns                                ; HB_counter[1]                                       ; HB_counter[2]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; HB_counter[9]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; HB_counter[11]                                      ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.745 ns                                ; HB_counter[15]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.696 ns                 ;
; 1.746 ns                                ; HB_counter[4]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[5]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[6]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[7]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.746 ns                                ; HB_counter[17]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.697 ns                 ;
; 1.747 ns                                ; HB_counter[20]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.698 ns                 ;
; 1.747 ns                                ; HB_counter[21]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.698 ns                 ;
; 1.748 ns                                ; HB_counter[22]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.699 ns                 ;
; 1.748 ns                                ; HB_counter[23]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.699 ns                 ;
; 1.814 ns                                ; HB_counter[12]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; HB_counter[8]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; HB_counter[10]                                      ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.815 ns                                ; HB_counter[16]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.766 ns                 ;
; 1.816 ns                                ; HB_counter[2]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.816 ns                                ; HB_counter[3]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.816 ns                                ; HB_counter[13]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.767 ns                 ;
; 1.817 ns                                ; HB_counter[11]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.769 ns                 ;
; 1.817 ns                                ; HB_counter[14]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.817 ns                                ; HB_counter[18]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.817 ns                                ; HB_counter[19]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.768 ns                 ;
; 1.818 ns                                ; HB_counter[1]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.818 ns                                ; HB_counter[9]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.818 ns                                ; HB_counter[15]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.769 ns                 ;
; 1.819 ns                                ; HB_counter[4]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[5]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[6]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[7]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.819 ns                                ; HB_counter[17]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.770 ns                 ;
; 1.820 ns                                ; HB_counter[20]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.771 ns                 ;
; 1.820 ns                                ; HB_counter[21]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.771 ns                 ;
; 1.821 ns                                ; HB_counter[22]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.772 ns                 ;
; 1.821 ns                                ; HB_counter[23]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.772 ns                 ;
; 1.887 ns                                ; HB_counter[10]                                      ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.839 ns                 ;
; 1.887 ns                                ; HB_counter[12]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.839 ns                 ;
; 1.888 ns                                ; HB_counter[8]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.839 ns                 ;
; 1.888 ns                                ; HB_counter[16]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.839 ns                 ;
; 1.889 ns                                ; HB_counter[2]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.889 ns                                ; HB_counter[3]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.889 ns                                ; HB_counter[13]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.840 ns                 ;
; 1.890 ns                                ; HB_counter[11]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.842 ns                 ;
; 1.890 ns                                ; HB_counter[14]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.890 ns                                ; HB_counter[18]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.890 ns                                ; HB_counter[19]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.891 ns                                ; HB_counter[1]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.891 ns                                ; HB_counter[9]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.891 ns                                ; HB_counter[15]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.842 ns                 ;
; 1.892 ns                                ; HB_counter[4]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[5]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[6]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[7]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.892 ns                                ; HB_counter[17]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.843 ns                 ;
; 1.893 ns                                ; HB_counter[20]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.844 ns                 ;
; 1.893 ns                                ; HB_counter[21]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.844 ns                 ;
; 1.894 ns                                ; HB_counter[22]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.845 ns                 ;
; 1.935 ns                                ; HB_counter[0]                                       ; HB_counter[2]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.886 ns                 ;
; 1.960 ns                                ; HB_counter[10]                                      ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.912 ns                 ;
; 1.960 ns                                ; HB_counter[12]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.912 ns                 ;
; 1.961 ns                                ; HB_counter[8]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.912 ns                 ;
; 1.961 ns                                ; HB_counter[16]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.912 ns                 ;
; 1.962 ns                                ; HB_counter[2]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.962 ns                                ; HB_counter[3]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.962 ns                                ; HB_counter[13]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.913 ns                 ;
; 1.963 ns                                ; HB_counter[9]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.915 ns                 ;
; 1.963 ns                                ; HB_counter[11]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.915 ns                 ;
; 1.963 ns                                ; HB_counter[14]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.963 ns                                ; HB_counter[18]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.963 ns                                ; HB_counter[19]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.914 ns                 ;
; 1.964 ns                                ; HB_counter[1]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.915 ns                 ;
; 1.964 ns                                ; HB_counter[15]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.915 ns                 ;
; 1.965 ns                                ; HB_counter[4]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[5]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[6]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[7]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.965 ns                                ; HB_counter[17]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.916 ns                 ;
; 1.966 ns                                ; HB_counter[20]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 1.966 ns                                ; HB_counter[21]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 2.008 ns                                ; HB_counter[0]                                       ; HB_counter[3]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.959 ns                 ;
; 2.033 ns                                ; HB_counter[8]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.985 ns                 ;
; 2.033 ns                                ; HB_counter[10]                                      ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.985 ns                 ;
; 2.033 ns                                ; HB_counter[12]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.985 ns                 ;
; 2.034 ns                                ; HB_counter[16]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.985 ns                 ;
; 2.035 ns                                ; HB_counter[2]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.035 ns                                ; HB_counter[3]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.035 ns                                ; HB_counter[13]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.986 ns                 ;
; 2.036 ns                                ; HB_counter[9]                                       ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.988 ns                 ;
; 2.036 ns                                ; HB_counter[11]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 1.988 ns                 ;
; 2.036 ns                                ; HB_counter[14]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.036 ns                                ; HB_counter[18]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.036 ns                                ; HB_counter[19]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.987 ns                 ;
; 2.037 ns                                ; HB_counter[1]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.988 ns                 ;
; 2.037 ns                                ; HB_counter[15]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.988 ns                 ;
; 2.038 ns                                ; HB_counter[4]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[5]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[6]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[7]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.038 ns                                ; HB_counter[17]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.989 ns                 ;
; 2.039 ns                                ; HB_counter[20]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 1.990 ns                 ;
; 2.081 ns                                ; HB_counter[0]                                       ; HB_counter[4]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.032 ns                 ;
; 2.106 ns                                ; HB_counter[8]                                       ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.058 ns                 ;
; 2.106 ns                                ; HB_counter[10]                                      ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.058 ns                 ;
; 2.106 ns                                ; HB_counter[12]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.058 ns                 ;
; 2.107 ns                                ; HB_counter[16]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.058 ns                 ;
; 2.108 ns                                ; HB_counter[2]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.108 ns                                ; HB_counter[3]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.108 ns                                ; HB_counter[13]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.059 ns                 ;
; 2.109 ns                                ; HB_counter[9]                                       ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.061 ns                 ;
; 2.109 ns                                ; HB_counter[11]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.061 ns                 ;
; 2.109 ns                                ; HB_counter[14]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.109 ns                                ; HB_counter[18]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.109 ns                                ; HB_counter[19]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.060 ns                 ;
; 2.110 ns                                ; HB_counter[1]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.061 ns                 ;
; 2.110 ns                                ; HB_counter[7]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.062 ns                 ;
; 2.110 ns                                ; HB_counter[15]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.061 ns                 ;
; 2.111 ns                                ; HB_counter[4]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; HB_counter[5]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; HB_counter[6]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.111 ns                                ; HB_counter[17]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.062 ns                 ;
; 2.154 ns                                ; HB_counter[0]                                       ; HB_counter[5]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.105 ns                 ;
; 2.179 ns                                ; HB_counter[8]                                       ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.131 ns                 ;
; 2.179 ns                                ; HB_counter[10]                                      ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.131 ns                 ;
; 2.179 ns                                ; HB_counter[12]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.131 ns                 ;
; 2.180 ns                                ; HB_counter[16]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.131 ns                 ;
; 2.181 ns                                ; HB_counter[2]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.181 ns                                ; HB_counter[3]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.181 ns                                ; HB_counter[13]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.132 ns                 ;
; 2.182 ns                                ; HB_counter[9]                                       ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.134 ns                 ;
; 2.182 ns                                ; HB_counter[11]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.134 ns                 ;
; 2.182 ns                                ; HB_counter[14]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.133 ns                 ;
; 2.182 ns                                ; HB_counter[18]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.133 ns                 ;
; 2.183 ns                                ; HB_counter[1]                                       ; HB_counter[8]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.134 ns                 ;
; 2.183 ns                                ; HB_counter[6]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.135 ns                 ;
; 2.183 ns                                ; HB_counter[7]                                       ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.135 ns                 ;
; 2.183 ns                                ; HB_counter[15]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.134 ns                 ;
; 2.184 ns                                ; HB_counter[4]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.184 ns                                ; HB_counter[5]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.184 ns                                ; HB_counter[17]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.135 ns                 ;
; 2.227 ns                                ; HB_counter[0]                                       ; HB_counter[6]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.178 ns                 ;
; 2.252 ns                                ; HB_counter[8]                                       ; HB_counter[16] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.204 ns                 ;
; 2.252 ns                                ; HB_counter[10]                                      ; HB_counter[18] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.204 ns                 ;
; 2.252 ns                                ; HB_counter[12]                                      ; HB_counter[20] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.204 ns                 ;
; 2.253 ns                                ; HB_counter[16]                                      ; HB_counter[24] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.204 ns                 ;
; 2.254 ns                                ; HB_counter[2]                                       ; HB_counter[10] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.254 ns                                ; HB_counter[3]                                       ; HB_counter[11] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.254 ns                                ; HB_counter[13]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.205 ns                 ;
; 2.255 ns                                ; HB_counter[9]                                       ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.207 ns                 ;
; 2.255 ns                                ; HB_counter[11]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.207 ns                 ;
; 2.255 ns                                ; HB_counter[14]                                      ; HB_counter[22] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.206 ns                 ;
; 2.256 ns                                ; HB_counter[1]                                       ; HB_counter[9]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.207 ns                 ;
; 2.256 ns                                ; HB_counter[5]                                       ; HB_counter[13] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.208 ns                 ;
; 2.256 ns                                ; HB_counter[6]                                       ; HB_counter[14] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.208 ns                 ;
; 2.256 ns                                ; HB_counter[7]                                       ; HB_counter[15] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.208 ns                 ;
; 2.256 ns                                ; HB_counter[15]                                      ; HB_counter[23] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.207 ns                 ;
; 2.257 ns                                ; HB_counter[4]                                       ; HB_counter[12] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.208 ns                 ;
; 2.257 ns                                ; HB_counter[17]                                      ; HB_counter[25] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.208 ns                 ;
; 2.300 ns                                ; HB_counter[0]                                       ; HB_counter[7]  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 2.251 ns                 ;
; 2.325 ns                                ; HB_counter[8]                                       ; HB_counter[17] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.277 ns                 ;
; 2.325 ns                                ; HB_counter[10]                                      ; HB_counter[19] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.277 ns                 ;
; 2.325 ns                                ; HB_counter[12]                                      ; HB_counter[21] ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.048 ns                  ; 2.277 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Slack ; Required tsu ; Actual tsu ; From                                                                                                             ; To                                                                                                                                                            ; To Clock     ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A   ; None         ; 6.561 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ;
; N/A   ; None         ; 6.561 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A   ; None         ; 6.561 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.549 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.549 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.549 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.549 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.480 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.338 ns   ; ATLAS_C5                                                                                                         ; data_state[1]                                                                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; 5.072 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.055 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.015 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.966 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.966 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.966 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.966 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.966 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.966 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.966 ns   ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ;
; N/A   ; None         ; 4.454 ns   ; ATLAS_C5                                                                                                         ; data_state[0]                                                                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; 3.568 ns   ; ATLAS_C5                                                                                                         ; data_state[7]                                                                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; 3.516 ns   ; ATLAS_C5                                                                                                         ; TDI                                                                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 3.431 ns   ; ATLAS_C5                                                                                                         ; data_state[5]                                                                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; 1.955 ns   ; PHY_RX[2]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.920 ns   ; PHY_RX[3]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.918 ns   ; PHY_RX[1]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.877 ns   ; PHY_RX[0]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A   ; None         ; 1.681 ns   ; ATLAS_C5                                                                                                         ; erase_confirm                                                                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[9]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[10]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[11]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[8]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[2]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[3]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[0]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[1]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[4]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[6]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[7]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.598 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[5]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.306 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|LED                                                                                                                                      ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[21]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[20]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[23]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[22]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[18]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[19]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[16]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[17]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[15]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[12]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[14]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.284 ns   ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[13]                                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 0.243 ns   ; PHY_MDIO                                                                                                         ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; 0.208 ns   ; ATLAS_A25                                                                                                        ; IDCODES[31]                                                                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; 0.061 ns   ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -2.635 ns  ; MODE1                                                                                                            ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; -2.721 ns  ; CONFIG                                                                                                           ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -2.721 ns  ; CONFIG                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                                                                ; PHY_CLK125   ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                    ; To                                                                                                              ; From Clock   ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; N/A   ; None         ; 16.686 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                 ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 16.683 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                 ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 16.507 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                 ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 16.465 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                  ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 16.441 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 16.279 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 16.202 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                  ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.961 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[5]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.899 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                 ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.852 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[8]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.747 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[10]                    ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.702 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                  ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.580 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[9]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.539 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[2]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.535 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                 ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 15.532 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                 ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 15.362 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[6]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.356 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                 ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 15.264 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[7]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.166 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[2]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 15.081 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[5]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.940 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 14.862 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 14.810 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[4]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.748 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                 ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 14.718 ns  ; Led_flash:Flash_LED2|LED                                                                                                                                ; RAM_A2                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 14.682 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[7]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.676 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[8]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.580 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 14.567 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[10]                                                                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.496 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[9]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.412 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 14.405 ns  ; send_more_ACK                                                                                                                                           ; RAM_A11                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.384 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[6]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.346 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[0]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.229 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[4]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.145 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125   ;
; N/A   ; None         ; 14.101 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[0]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 14.026 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                  ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 13.985 ns  ; PHY_TX_EN~reg0                                                                                                                                          ; ATLAS_A16                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 13.964 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                       ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 13.950 ns  ; send_more_ACK                                                                                                                                           ; ATLAS_A17                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 13.748 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                  ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 13.716 ns  ; TMS                                                                                                                                                     ; ATLAS_A23                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 13.633 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                  ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 13.585 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[3]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 13.485 ns  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]                                                           ; PHY_MDC                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 13.482 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                               ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125   ;
; N/A   ; None         ; 13.454 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[3]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 13.265 ns  ; EEPROM:EEPROM_inst|SCK                                                                                                                                  ; SCK                                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 13.106 ns  ; EEPROM:EEPROM_inst|SI                                                                                                                                   ; SI                                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; 13.062 ns  ; TDI                                                                                                                                                     ; ATLAS_A27                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 12.981 ns  ; Led_flash:Flash_LED0|LED                                                                                                                                ; RAM_A0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 12.691 ns  ; Led_flash:Flash_LED1|LED                                                                                                                                ; RAM_A1                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 12.669 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|rdptr_g[1]                                                                      ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 12.486 ns  ; Rx_enable                                                                                                                                               ; ATLAS_A14                                                                                                       ; PHY_RX_CLOCK ;
; N/A   ; None         ; 12.454 ns  ; EEPROM:EEPROM_inst|CS                                                                                                                                   ; NODE_ADDR_CS                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; 12.446 ns  ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16|dffe18a[1]                     ; RAM_A10                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 12.315 ns  ; MDIO:MDIO_inst|MDIO2                                                                                                                                    ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 12.067 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_rstat_reg                                                          ; RAM_A13                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 12.044 ns  ; Reconfigure:Recon_inst|done                                                                                                                             ; RAM_A7                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 11.956 ns  ; Led_flash:Flash_LED3|LED                                                                                                                                ; RAM_A3                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 11.913 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sec_erase_reg                                                            ; RAM_A13                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 11.794 ns  ; TCK                                                                                                                                                     ; ATLAS_A24                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 11.699 ns  ; PHY_TX[0]~reg0                                                                                                                                          ; PHY_TX[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 11.483 ns  ; send_more                                                                                                                                               ; RAM_A12                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 11.414 ns  ; Led_flash:Flash_LED5|LED                                                                                                                                ; RAM_A5                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 11.397 ns  ; MDIO:MDIO_inst|MDIO                                                                                                                                     ; PHY_MDIO                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 11.392 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; RAM_A13                                                                                                         ; PHY_CLK125   ;
; N/A   ; None         ; 11.310 ns  ; data_match                                                                                                                                              ; ATLAS_A15                                                                                                       ; PHY_RX_CLOCK ;
; N/A   ; None         ; 11.255 ns  ; Led_control:Control_LED0|LED                                                                                                                            ; RAM_A4                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 10.885 ns  ; PHY_TX_EN~reg0                                                                                                                                          ; PHY_TX_EN                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 10.492 ns  ; PHY_TX[2]~reg0                                                                                                                                          ; PHY_TX[2]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 10.437 ns  ; PHY_TX[3]~reg0                                                                                                                                          ; PHY_TX[3]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 10.342 ns  ; PHY_TX[1]~reg0                                                                                                                                          ; PHY_TX[1]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 8.189 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                           ; PHY_TX_CLOCK                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; 8.183 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]                                                           ; ATLAS_C6                                                                                                        ; PHY_CLK125   ;
; N/A   ; None         ; 8.174 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125   ;
; N/A   ; None         ; 6.736 ns   ; HB_counter[25]                                                                                                                                          ; HEART_BEAT                                                                                                      ; PHY_CLK125   ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+--------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To        ;
+-------+-------------------+-----------------+--------+-----------+
; N/A   ; None              ; 10.639 ns       ; PHY_DV ; ATLAS_A13 ;
+-------+-------------------+-----------------+--------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                        ;
+---------------+-------------+-----------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Minimum Slack ; Required th ; Actual th ; From                                                                                                             ; To                                                                                                                                                            ; To Clock     ;
+---------------+-------------+-----------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A           ; None        ; 2.912 ns  ; CONFIG                                                                                                           ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 2.912 ns  ; CONFIG                                                                                                           ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 2.826 ns  ; MODE1                                                                                                            ; Reconfigure:Recon_inst|ReconfigLine                                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; 0.130 ns  ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.017 ns ; ATLAS_A25                                                                                                        ; IDCODES[31]                                                                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; -0.052 ns ; PHY_MDIO                                                                                                         ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[21]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[20]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[23]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[22]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[18]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[19]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[16]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[17]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[15]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[12]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[14]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.093 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[13]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.115 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|LED                                                                                                                                      ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[9]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[10]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[11]                                                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[8]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[2]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[3]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[0]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[1]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[4]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[6]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[7]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -0.407 ns ; PHY_DV                                                                                                           ; Led_flash:Flash_LED0|counter[5]                                                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; -1.490 ns ; ATLAS_C5                                                                                                         ; erase_confirm                                                                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; -1.691 ns ; PHY_RX[0]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.732 ns ; PHY_RX[1]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.734 ns ; PHY_RX[3]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A           ; None        ; -1.769 ns ; PHY_RX[2]                                                                                                        ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.093 ns ; ATLAS_C5                                                                                                         ; data_state[7]                                                                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; -3.240 ns ; ATLAS_C5                                                                                                         ; data_state[5]                                                                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; -3.325 ns ; ATLAS_C5                                                                                                         ; TDI                                                                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -4.263 ns ; ATLAS_C5                                                                                                         ; data_state[0]                                                                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; -4.775 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.775 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.775 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.775 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.775 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.775 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.775 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                        ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.824 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[2]                 ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.864 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[4]                 ; PHY_RX_CLOCK ;
; N/A           ; None        ; -4.881 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[3]                 ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.147 ns ; ATLAS_C5                                                                                                         ; data_state[1]                                                                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; -5.289 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[1]                 ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.358 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|counter10a[0]                 ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.358 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|parity8                       ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.358 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|sub_parity9a0                 ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.358 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|a_graycounter_bic:wrptr_g1p|sub_parity9a1                 ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.668 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ;
; N/A           ; None        ; -6.375 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ;
; N/A           ; None        ; -6.375 ns ; PHY_DV                                                                                                           ; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ;
+---------------+-------------+-----------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ATLAS_A13                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A14                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A15                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A16                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A17                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A0                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A1                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A2                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A3                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A4                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A5                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A6                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A7                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A10                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A11                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A12                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A13                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEART_BEAT                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[0]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[1]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[2]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[3]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_EN                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NCONFIG                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDC                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_RESET_N                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SI                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A23                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A24                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A27                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C6                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDIO                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; PHY_MDIO                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C5                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE1                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A25                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_A13                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A14                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_A15                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_A16                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A17                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A0                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A1                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A2                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A3                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A5                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A7                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A11                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; RAM_A12                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A13                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; HEART_BEAT                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_A23                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A24                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_A27                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C6                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00834 V          ; 0.106 V                              ; 0.015 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00834 V         ; 0.106 V                             ; 0.015 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0034 V           ; 0.118 V                              ; 0.019 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0034 V          ; 0.118 V                             ; 0.019 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_A13     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; ATLAS_A14     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_A15     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_A16     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; ATLAS_A17     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A5        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A7        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; RAM_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEART_BEAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; PHY_TX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; PHY_RESET_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_A23     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ATLAS_A24     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ATLAS_A27     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; ATLAS_C6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                          ;
+----------------+--------------+------+--------------+-------------+---------------------------------+
; Option         ; Setting      ; From ; To           ; Entity Name ; Help                            ;
+----------------+--------------+------+--------------+-------------+---------------------------------+
; Clock Settings ; CLK_25MHZ    ;      ; CLK_25MHZ    ; OzyII       ; entity does not exist in design ;
; Clock Settings ; IF_clk       ;      ; IF_clk       ; OzyII       ; entity does not exist in design ;
; Clock Settings ; PHY_CLK125   ;      ; PHY_CLK125   ; OzyII       ; entity does not exist in design ;
; Clock Settings ; PHY_TX_CLOCK ;      ; PHY_TX_CLOCK ; OzyII       ; entity does not exist in design ;
; Clock Settings ; Tx_clock_2   ;      ; Tx_clock_2   ; OzyII       ; entity does not exist in design ;
+----------------+--------------+------+--------------+-------------+---------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 01 15:17:36 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Bootloader -c Bootloader --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PHY_RX_CLOCK" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "PHY_RX_CLOCK_2" as buffer
    Info: Detected ripple clock "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe9" as buffer
    Info: Detected gated clock "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|rublock_clock" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 9.593 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]" and destination register "address[21]"
    Info: Fmax is 48.04 MHz (period= 20.814 ns)
    Info: + Largest register to register requirement is 19.783 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.023 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.408 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 507; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.355 ns) + CELL(0.680 ns) = 4.408 ns; Loc. = FF_X37_Y20_N15; Fanout = 6; REG Node = 'address[21]'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.728 ns ( 84.57 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.385 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 507; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.332 ns) + CELL(0.680 ns) = 4.385 ns; Loc. = FF_X38_Y32_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.705 ns ( 84.49 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 10.190 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y32_N25; Fanout = 2; REG Node = 'Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|dffpipe_pe9:rs_bwp|dffe15a[0]'
        Info: 2: + IC(0.941 ns) + CELL(0.565 ns) = 1.506 ns; Loc. = LCCOMB_X35_Y32_N0; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|op_1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.579 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|op_1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.652 ns; Loc. = LCCOMB_X35_Y32_N4; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|op_1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.725 ns; Loc. = LCCOMB_X35_Y32_N6; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|op_1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.607 ns) = 2.332 ns; Loc. = LCCOMB_X35_Y32_N8; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0pj1:auto_generated|op_1~8'
        Info: 7: + IC(0.813 ns) + CELL(0.408 ns) = 3.553 ns; Loc. = LCCOMB_X35_Y32_N30; Fanout = 2; COMB Node = 'LessThan0~1'
        Info: 8: + IC(0.323 ns) + CELL(0.491 ns) = 4.367 ns; Loc. = LCCOMB_X35_Y32_N22; Fanout = 2; COMB Node = 'always4~1'
        Info: 9: + IC(2.061 ns) + CELL(0.552 ns) = 6.980 ns; Loc. = LCCOMB_X36_Y20_N0; Fanout = 2; COMB Node = 'Add5~1'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 7.053 ns; Loc. = LCCOMB_X36_Y20_N2; Fanout = 2; COMB Node = 'Add5~4'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 7.126 ns; Loc. = LCCOMB_X36_Y20_N4; Fanout = 2; COMB Node = 'Add5~7'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 7.199 ns; Loc. = LCCOMB_X36_Y20_N6; Fanout = 2; COMB Node = 'Add5~10'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 7.272 ns; Loc. = LCCOMB_X36_Y20_N8; Fanout = 2; COMB Node = 'Add5~13'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 7.345 ns; Loc. = LCCOMB_X36_Y20_N10; Fanout = 2; COMB Node = 'Add5~16'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 7.418 ns; Loc. = LCCOMB_X36_Y20_N12; Fanout = 2; COMB Node = 'Add5~19'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 7.491 ns; Loc. = LCCOMB_X36_Y20_N14; Fanout = 2; COMB Node = 'Add5~22'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 7.564 ns; Loc. = LCCOMB_X36_Y20_N16; Fanout = 2; COMB Node = 'Add5~25'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 7.637 ns; Loc. = LCCOMB_X36_Y20_N18; Fanout = 2; COMB Node = 'Add5~28'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 7.710 ns; Loc. = LCCOMB_X36_Y20_N20; Fanout = 2; COMB Node = 'Add5~31'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 7.783 ns; Loc. = LCCOMB_X36_Y20_N22; Fanout = 2; COMB Node = 'Add5~34'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 7.856 ns; Loc. = LCCOMB_X36_Y20_N24; Fanout = 2; COMB Node = 'Add5~37'
        Info: 22: + IC(0.000 ns) + CELL(0.607 ns) = 8.463 ns; Loc. = LCCOMB_X36_Y20_N26; Fanout = 1; COMB Node = 'Add5~39'
        Info: 23: + IC(0.481 ns) + CELL(0.324 ns) = 9.268 ns; Loc. = LCCOMB_X37_Y20_N2; Fanout = 1; COMB Node = 'Add5~41'
        Info: 24: + IC(0.457 ns) + CELL(0.465 ns) = 10.190 ns; Loc. = FF_X37_Y20_N15; Fanout = 6; REG Node = 'address[21]'
        Info: Total cell delay = 5.114 ns ( 50.19 % )
        Info: Total interconnect delay = 5.076 ns ( 49.81 % )
Info: Slack time is 13.522 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "erase_done" and destination register "temp_MAC[1]"
    Info: + Largest register to register requirement is 19.770 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 21.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.010 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.417 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 251; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.364 ns) + CELL(0.680 ns) = 4.417 ns; Loc. = FF_X35_Y23_N15; Fanout = 1; REG Node = 'temp_MAC[1]'
                Info: Total cell delay = 0.680 ns ( 15.40 % )
                Info: Total interconnect delay = 3.737 ns ( 84.60 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.407 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 507; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.354 ns) + CELL(0.680 ns) = 4.407 ns; Loc. = FF_X32_Y24_N9; Fanout = 5; REG Node = 'erase_done'
                Info: Total cell delay = 0.680 ns ( 15.43 % )
                Info: Total interconnect delay = 3.727 ns ( 84.57 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 6.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X32_Y24_N9; Fanout = 5; REG Node = 'erase_done'
        Info: 2: + IC(1.379 ns) + CELL(0.472 ns) = 1.851 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 5; COMB Node = 'state_Tx~21'
        Info: 3: + IC(1.204 ns) + CELL(0.448 ns) = 3.503 ns; Loc. = LCCOMB_X32_Y24_N0; Fanout = 2; COMB Node = 'temp_MAC[24]~0'
        Info: 4: + IC(0.285 ns) + CELL(0.177 ns) = 3.965 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 48; COMB Node = 'temp_MAC[24]~1'
        Info: 5: + IC(1.488 ns) + CELL(0.795 ns) = 6.248 ns; Loc. = FF_X35_Y23_N15; Fanout = 1; REG Node = 'temp_MAC[1]'
        Info: Total cell delay = 1.892 ns ( 30.28 % )
        Info: Total interconnect delay = 4.356 ns ( 69.72 % )
Info: Slack time is 35.517 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "write_PHY" and destination register "MDIO:MDIO_inst|address[2]"
    Info: + Largest register to register requirement is 39.746 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 400.000 ns with inverted offset of 201.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.014 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.387 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 486; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.334 ns) + CELL(0.680 ns) = 4.387 ns; Loc. = FF_X30_Y36_N1; Fanout = 3; REG Node = 'MDIO:MDIO_inst|address[2]'
                Info: Total cell delay = 0.680 ns ( 15.50 % )
                Info: Total interconnect delay = 3.707 ns ( 84.50 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.401 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 251; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.348 ns) + CELL(0.680 ns) = 4.401 ns; Loc. = FF_X29_Y34_N5; Fanout = 6; REG Node = 'write_PHY'
                Info: Total cell delay = 0.680 ns ( 15.45 % )
                Info: Total interconnect delay = 3.721 ns ( 84.55 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 4.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X29_Y34_N5; Fanout = 6; REG Node = 'write_PHY'
        Info: 2: + IC(1.330 ns) + CELL(0.472 ns) = 1.802 ns; Loc. = LCCOMB_X34_Y36_N0; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|preamble[4]~9'
        Info: 3: + IC(0.254 ns) + CELL(0.177 ns) = 2.233 ns; Loc. = LCCOMB_X34_Y36_N2; Fanout = 2; COMB Node = 'MDIO:MDIO_inst|preamble[4]~10'
        Info: 4: + IC(0.269 ns) + CELL(0.177 ns) = 2.679 ns; Loc. = LCCOMB_X34_Y36_N22; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|address[0]~0'
        Info: 5: + IC(0.755 ns) + CELL(0.795 ns) = 4.229 ns; Loc. = FF_X30_Y36_N1; Fanout = 3; REG Node = 'MDIO:MDIO_inst|address[2]'
        Info: Total cell delay = 1.621 ns ( 38.33 % )
        Info: Total interconnect delay = 2.608 ns ( 61.67 % )
Info: Slack time is 4.196 ns for clock "PHY_CLK125" between source register "HB_counter[0]" and destination register "HB_counter[25]"
    Info: Fmax is restricted to 250.0 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 7.761 ns
        Info: + Setup relationship between source and destination is 8.000 ns
            Info: + Latch edge is 8.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "PHY_CLK125" to destination register is 3.251 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 4; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.356 ns) + CELL(0.680 ns) = 3.251 ns; Loc. = FF_X66_Y5_N25; Fanout = 2; REG Node = 'HB_counter[25]'
                Info: Total cell delay = 1.698 ns ( 52.23 % )
                Info: Total interconnect delay = 1.553 ns ( 47.77 % )
            Info: - Longest clock path from clock "PHY_CLK125" to source register is 3.250 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 4; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.355 ns) + CELL(0.680 ns) = 3.250 ns; Loc. = FF_X66_Y6_N1; Fanout = 3; REG Node = 'HB_counter[0]'
                Info: Total cell delay = 1.698 ns ( 52.25 % )
                Info: Total interconnect delay = 1.552 ns ( 47.75 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.565 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y6_N1; Fanout = 3; REG Node = 'HB_counter[0]'
        Info: 2: + IC(0.612 ns) + CELL(0.552 ns) = 1.164 ns; Loc. = LCCOMB_X66_Y6_N8; Fanout = 2; COMB Node = 'HB_counter[1]~26'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.237 ns; Loc. = LCCOMB_X66_Y6_N10; Fanout = 2; COMB Node = 'HB_counter[2]~28'
        Info: 4: + IC(0.000 ns) + CELL(0.073 ns) = 1.310 ns; Loc. = LCCOMB_X66_Y6_N12; Fanout = 2; COMB Node = 'HB_counter[3]~30'
        Info: 5: + IC(0.000 ns) + CELL(0.073 ns) = 1.383 ns; Loc. = LCCOMB_X66_Y6_N14; Fanout = 2; COMB Node = 'HB_counter[4]~32'
        Info: 6: + IC(0.000 ns) + CELL(0.073 ns) = 1.456 ns; Loc. = LCCOMB_X66_Y6_N16; Fanout = 2; COMB Node = 'HB_counter[5]~34'
        Info: 7: + IC(0.000 ns) + CELL(0.073 ns) = 1.529 ns; Loc. = LCCOMB_X66_Y6_N18; Fanout = 2; COMB Node = 'HB_counter[6]~36'
        Info: 8: + IC(0.000 ns) + CELL(0.073 ns) = 1.602 ns; Loc. = LCCOMB_X66_Y6_N20; Fanout = 2; COMB Node = 'HB_counter[7]~38'
        Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 1.675 ns; Loc. = LCCOMB_X66_Y6_N22; Fanout = 2; COMB Node = 'HB_counter[8]~40'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 1.748 ns; Loc. = LCCOMB_X66_Y6_N24; Fanout = 2; COMB Node = 'HB_counter[9]~42'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 1.821 ns; Loc. = LCCOMB_X66_Y6_N26; Fanout = 2; COMB Node = 'HB_counter[10]~44'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 1.894 ns; Loc. = LCCOMB_X66_Y6_N28; Fanout = 2; COMB Node = 'HB_counter[11]~46'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 1.967 ns; Loc. = LCCOMB_X66_Y6_N30; Fanout = 2; COMB Node = 'HB_counter[12]~48'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 2.040 ns; Loc. = LCCOMB_X66_Y5_N0; Fanout = 2; COMB Node = 'HB_counter[13]~50'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 2.113 ns; Loc. = LCCOMB_X66_Y5_N2; Fanout = 2; COMB Node = 'HB_counter[14]~52'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 2.186 ns; Loc. = LCCOMB_X66_Y5_N4; Fanout = 2; COMB Node = 'HB_counter[15]~54'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 2.259 ns; Loc. = LCCOMB_X66_Y5_N6; Fanout = 2; COMB Node = 'HB_counter[16]~56'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 2.332 ns; Loc. = LCCOMB_X66_Y5_N8; Fanout = 2; COMB Node = 'HB_counter[17]~58'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 2.405 ns; Loc. = LCCOMB_X66_Y5_N10; Fanout = 2; COMB Node = 'HB_counter[18]~60'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 2.478 ns; Loc. = LCCOMB_X66_Y5_N12; Fanout = 2; COMB Node = 'HB_counter[19]~62'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 2.551 ns; Loc. = LCCOMB_X66_Y5_N14; Fanout = 2; COMB Node = 'HB_counter[20]~64'
        Info: 22: + IC(0.000 ns) + CELL(0.073 ns) = 2.624 ns; Loc. = LCCOMB_X66_Y5_N16; Fanout = 2; COMB Node = 'HB_counter[21]~66'
        Info: 23: + IC(0.000 ns) + CELL(0.073 ns) = 2.697 ns; Loc. = LCCOMB_X66_Y5_N18; Fanout = 2; COMB Node = 'HB_counter[22]~68'
        Info: 24: + IC(0.000 ns) + CELL(0.073 ns) = 2.770 ns; Loc. = LCCOMB_X66_Y5_N20; Fanout = 2; COMB Node = 'HB_counter[23]~70'
        Info: 25: + IC(0.000 ns) + CELL(0.073 ns) = 2.843 ns; Loc. = LCCOMB_X66_Y5_N22; Fanout = 1; COMB Node = 'HB_counter[24]~72'
        Info: 26: + IC(0.000 ns) + CELL(0.607 ns) = 3.450 ns; Loc. = LCCOMB_X66_Y5_N24; Fanout = 1; COMB Node = 'HB_counter[25]~73'
        Info: 27: + IC(0.000 ns) + CELL(0.115 ns) = 3.565 ns; Loc. = FF_X66_Y5_N25; Fanout = 2; REG Node = 'HB_counter[25]'
        Info: Total cell delay = 2.953 ns ( 82.83 % )
        Info: Total interconnect delay = 0.612 ns ( 17.17 % )
Info: Clock "PHY_RX_CLOCK" has Internal fmax of 57.36 MHz between source register "PHY_output[33]" and destination register "data_match" (period= 17.434 ns)
    Info: + Longest register to register delay is 8.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X41_Y26_N3; Fanout = 13; REG Node = 'PHY_output[33]'
        Info: 2: + IC(2.478 ns) + CELL(0.472 ns) = 2.950 ns; Loc. = LCCOMB_X41_Y26_N6; Fanout = 1; COMB Node = 'Equal1~4'
        Info: 3: + IC(0.823 ns) + CELL(0.177 ns) = 3.950 ns; Loc. = LCCOMB_X41_Y26_N8; Fanout = 1; COMB Node = 'Equal1~8'
        Info: 4: + IC(0.794 ns) + CELL(0.324 ns) = 5.068 ns; Loc. = LCCOMB_X39_Y26_N12; Fanout = 1; COMB Node = 'Equal1~19'
        Info: 5: + IC(0.255 ns) + CELL(0.177 ns) = 5.500 ns; Loc. = LCCOMB_X39_Y26_N4; Fanout = 3; COMB Node = 'Equal1~20'
        Info: 6: + IC(1.620 ns) + CELL(0.471 ns) = 7.591 ns; Loc. = LCCOMB_X35_Y24_N12; Fanout = 1; COMB Node = 'Selector65~1'
        Info: 7: + IC(0.312 ns) + CELL(0.453 ns) = 8.356 ns; Loc. = LCCOMB_X35_Y24_N0; Fanout = 1; COMB Node = 'Selector65~2'
        Info: 8: + IC(0.000 ns) + CELL(0.115 ns) = 8.471 ns; Loc. = FF_X35_Y24_N1; Fanout = 27; REG Node = 'data_match'
        Info: Total cell delay = 2.189 ns ( 25.84 % )
        Info: Total interconnect delay = 6.282 ns ( 74.16 % )
    Info: - Smallest clock skew is -0.006 ns
        Info: + Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 5.717 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
            Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
            Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N1; Fanout = 2; REG Node = 'PHY_RX_CLOCK_2'
            Info: 4: + IC(1.007 ns) + CELL(0.000 ns) = 3.699 ns; Loc. = CLKCTRL_G10; Fanout = 437; COMB Node = 'PHY_RX_CLOCK_2~clkctrl'
            Info: 5: + IC(1.338 ns) + CELL(0.680 ns) = 5.717 ns; Loc. = FF_X35_Y24_N1; Fanout = 27; REG Node = 'data_match'
            Info: Total cell delay = 2.595 ns ( 45.39 % )
            Info: Total interconnect delay = 3.122 ns ( 54.61 % )
        Info: - Longest clock path from clock "PHY_RX_CLOCK" to source register is 5.723 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
            Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
            Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N1; Fanout = 2; REG Node = 'PHY_RX_CLOCK_2'
            Info: 4: + IC(1.007 ns) + CELL(0.000 ns) = 3.699 ns; Loc. = CLKCTRL_G10; Fanout = 437; COMB Node = 'PHY_RX_CLOCK_2~clkctrl'
            Info: 5: + IC(1.344 ns) + CELL(0.680 ns) = 5.723 ns; Loc. = FF_X41_Y26_N3; Fanout = 13; REG Node = 'PHY_output[33]'
            Info: Total cell delay = 2.595 ns ( 45.34 % )
            Info: Total interconnect delay = 3.128 ns ( 54.66 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Micro setup delay of destination is -0.021 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is -1.271 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe22" and destination register "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout"
    Info: + Shortest register to register delay is 0.809 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y25_N17; Fanout = 4; REG Node = 'Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe22'
        Info: 2: + IC(0.809 ns) + CELL(0.000 ns) = 0.809 ns; Loc. = ASMIBLOCK_X1_Y22_N2; Fanout = 1; REG Node = 'Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout'
        Info: Total interconnect delay = 0.809 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 2.080 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.208 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 5.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 507; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.341 ns) + CELL(0.941 ns) = 4.655 ns; Loc. = FF_X10_Y25_N11; Fanout = 1; REG Node = 'Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe9'
                Info: 4: + IC(0.000 ns) + CELL(0.482 ns) = 5.137 ns; Loc. = LCCOMB_X10_Y25_N10; Fanout = 1; COMB Node = 'Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|rublock_clock'
                Info: 5: + IC(0.465 ns) + CELL(0.000 ns) = 5.602 ns; Loc. = ASMIBLOCK_X1_Y22_N2; Fanout = 1; REG Node = 'Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|wire_sd4_regout'
                Info: Total cell delay = 1.423 ns ( 25.40 % )
                Info: Total interconnect delay = 4.179 ns ( 74.60 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.394 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 507; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.341 ns) + CELL(0.680 ns) = 4.394 ns; Loc. = FF_X11_Y25_N17; Fanout = 4; REG Node = 'Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_svm:Remote_rmtupdt_svm_component|dffe22'
                Info: Total cell delay = 0.680 ns ( 15.48 % )
                Info: Total interconnect delay = 3.714 ns ( 84.52 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 1.133 ns
Warning: Can't achieve minimum setup and hold requirement PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] along 2 path(s). See Report window for details.
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "reset_CRC" and destination register "reset_CRC"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y26_N13; Fanout = 2; REG Node = 'reset_CRC'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X33_Y26_N12; Fanout = 1; COMB Node = 'Selector246~2'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X33_Y26_N13; Fanout = 2; REG Node = 'reset_CRC'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 41.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.413 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 251; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.360 ns) + CELL(0.680 ns) = 4.413 ns; Loc. = FF_X33_Y26_N13; Fanout = 2; REG Node = 'reset_CRC'
                Info: Total cell delay = 0.680 ns ( 15.41 % )
                Info: Total interconnect delay = 3.733 ns ( 84.59 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.413 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 251; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.360 ns) + CELL(0.680 ns) = 4.413 ns; Loc. = FF_X33_Y26_N13; Fanout = 2; REG Node = 'reset_CRC'
                Info: Total cell delay = 0.680 ns ( 15.41 % )
                Info: Total interconnect delay = 3.733 ns ( 84.59 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "TDI" and destination register "TDI"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y30_N9; Fanout = 10; REG Node = 'TDI'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X34_Y30_N8; Fanout = 1; COMB Node = 'Selector143~28'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X34_Y30_N9; Fanout = 10; REG Node = 'TDI'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 201.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 400.000 ns with inverted offset of 201.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 201.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 400.000 ns with inverted offset of 201.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.383 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 486; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.330 ns) + CELL(0.680 ns) = 4.383 ns; Loc. = FF_X34_Y30_N9; Fanout = 10; REG Node = 'TDI'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.703 ns ( 84.49 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to source register is 4.383 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 486; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.330 ns) + CELL(0.680 ns) = 4.383 ns; Loc. = FF_X34_Y30_N9; Fanout = 10; REG Node = 'TDI'
                Info: Total cell delay = 0.680 ns ( 15.51 % )
                Info: Total interconnect delay = 3.703 ns ( 84.49 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_CLK125" between source register "HB_counter[0]" and destination register "HB_counter[0]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y6_N1; Fanout = 3; REG Node = 'HB_counter[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X66_Y6_N0; Fanout = 1; COMB Node = 'HB_counter[0]~75'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X66_Y6_N1; Fanout = 3; REG Node = 'HB_counter[0]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_CLK125" to destination register is 3.250 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 4; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.355 ns) + CELL(0.680 ns) = 3.250 ns; Loc. = FF_X66_Y6_N1; Fanout = 3; REG Node = 'HB_counter[0]'
                Info: Total cell delay = 1.698 ns ( 52.25 % )
                Info: Total interconnect delay = 1.552 ns ( 47.75 % )
            Info: - Shortest clock path from clock "PHY_CLK125" to source register is 3.250 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 4; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 26; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.355 ns) + CELL(0.680 ns) = 3.250 ns; Loc. = FF_X66_Y6_N1; Fanout = 3; REG Node = 'HB_counter[0]'
                Info: Total cell delay = 1.698 ns ( 52.25 % )
                Info: Total interconnect delay = 1.552 ns ( 47.75 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: tsu for memory "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_we_reg" (data pin = "PHY_DV", clock pin = "PHY_RX_CLOCK") is 6.561 ns
    Info: + Longest pin to memory delay is 10.262 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_239; Fanout = 1; PIN Node = 'PHY_DV'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOIBUF_X1_Y43_N15; Fanout = 27; COMB Node = 'PHY_DV~input'
        Info: 3: + IC(5.369 ns) + CELL(0.472 ns) = 6.845 ns; Loc. = LCCOMB_X30_Y16_N18; Fanout = 13; COMB Node = 'PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|valid_wrreq~0'
        Info: 4: + IC(2.203 ns) + CELL(1.214 ns) = 10.262 ns; Loc. = M9K_X40_Y23_N0; Fanout = 0; MEM Node = 'PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_we_reg'
        Info: Total cell delay = 2.690 ns ( 26.21 % )
        Info: Total interconnect delay = 7.572 ns ( 73.79 % )
    Info: + Micro setup delay of destination is -0.068 ns
    Info: - Shortest clock path from clock "PHY_RX_CLOCK" to destination memory is 3.633 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
        Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 33; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
        Info: 4: + IC(1.356 ns) + CELL(1.106 ns) = 3.633 ns; Loc. = M9K_X40_Y23_N0; Fanout = 0; MEM Node = 'PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_fah1:auto_generated|altsyncram_af31:fifo_ram|ram_block11a0~porta_we_reg'
        Info: Total cell delay = 2.080 ns ( 57.25 % )
        Info: Total interconnect delay = 1.553 ns ( 42.75 % )
Info: tco from clock "PHY_CLK125" to destination pin "PHY_MDC" through register "MDIO:MDIO_inst|write[0]" is 16.686 ns
    Info: + Offset between input clock "PHY_CLK125" and output clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1.535 ns
    Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to source register is 4.387 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
        Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 486; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
        Info: 3: + IC(1.334 ns) + CELL(0.680 ns) = 4.387 ns; Loc. = FF_X30_Y36_N23; Fanout = 33; REG Node = 'MDIO:MDIO_inst|write[0]'
        Info: Total cell delay = 0.680 ns ( 15.50 % )
        Info: Total interconnect delay = 3.707 ns ( 84.50 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 10.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X30_Y36_N23; Fanout = 33; REG Node = 'MDIO:MDIO_inst|write[0]'
        Info: 2: + IC(0.961 ns) + CELL(0.472 ns) = 1.433 ns; Loc. = LCCOMB_X32_Y36_N12; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|LessThan0~0'
        Info: 3: + IC(1.120 ns) + CELL(0.324 ns) = 2.877 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|clock~0'
        Info: 4: + IC(3.589 ns) + CELL(4.037 ns) = 10.503 ns; Loc. = IOOBUF_X61_Y43_N16; Fanout = 1; COMB Node = 'PHY_MDC~output'
        Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 10.503 ns; Loc. = PIN_184; Fanout = 0; PIN Node = 'PHY_MDC'
        Info: Total cell delay = 4.833 ns ( 46.02 % )
        Info: Total interconnect delay = 5.670 ns ( 53.98 % )
Info: Longest tpd from source pin "PHY_DV" to destination pin "ATLAS_A13" is 10.639 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_239; Fanout = 1; PIN Node = 'PHY_DV'
    Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOIBUF_X1_Y43_N15; Fanout = 27; COMB Node = 'PHY_DV~input'
    Info: 3: + IC(5.628 ns) + CELL(4.007 ns) = 10.639 ns; Loc. = IOOBUF_X29_Y0_N30; Fanout = 1; COMB Node = 'ATLAS_A13~output'
    Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 10.639 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'ATLAS_A13'
    Info: Total cell delay = 5.011 ns ( 47.10 % )
    Info: Total interconnect delay = 5.628 ns ( 52.90 % )
Info: th for register "EEPROM:EEPROM_inst|This_IP[0]" (data pin = "CONFIG", clock pin = "PHY_CLK125") is 2.912 ns
    Info: + Offset between input clock "PHY_CLK125" and output clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1.535 ns
    Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
        Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 486; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
        Info: 3: + IC(1.344 ns) + CELL(0.680 ns) = 4.397 ns; Loc. = FF_X33_Y23_N17; Fanout = 2; REG Node = 'EEPROM:EEPROM_inst|This_IP[0]'
        Info: Total cell delay = 0.680 ns ( 15.47 % )
        Info: Total interconnect delay = 3.717 ns ( 84.53 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'CONFIG'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 2; COMB Node = 'CONFIG~input'
        Info: 3: + IC(1.966 ns) + CELL(0.177 ns) = 3.117 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|Selector88~0'
        Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 3.232 ns; Loc. = FF_X33_Y23_N17; Fanout = 2; REG Node = 'EEPROM:EEPROM_inst|This_IP[0]'
        Info: Total cell delay = 1.266 ns ( 39.17 % )
        Info: Total interconnect delay = 1.966 ns ( 60.83 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Tue Mar 01 15:17:41 2011
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


