{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 15:49:01 2009 " "Info: Processing started: Sun Jul 12 15:49:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CCD_Simulator -c CCD_Simulator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CCD_Simulator -c CCD_Simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CCD_Simulator.bdf 1 1 " "Warning: Using design file CCD_Simulator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Simulator " "Info: Found entity 1: CCD_Simulator" {  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CCD_Simulator " "Info: Elaborating entity \"CCD_Simulator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter39.tdf 1 1 " "Warning: Using design file lpm_counter39.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter39 " "Info: Found entity 1: lpm_counter39" {  } { { "lpm_counter39.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter39.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter39 lpm_counter39:inst28 " "Info: Elaborating entity \"lpm_counter39\" for hierarchy \"lpm_counter39:inst28\"" {  } { { "CCD_Simulator.bdf" "inst28" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 344 304 448 472 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter39:inst28\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter39:inst28\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter39.tdf" "lpm_counter_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter39.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter39:inst28\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter39:inst28\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter39.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter39.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter39:inst28\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter39:inst28\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 3 " "Info: Parameter \"LPM_MODULUS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Info: Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter39.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter39.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0fm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0fm " "Info: Found entity 1: cntr_0fm" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0fm lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated " "Info: Elaborating entity \"cntr_0fm\" for hierarchy \"lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg10.tdf 1 1 " "Warning: Using design file lpm_shiftreg10.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg10 " "Info: Found entity 1: lpm_shiftreg10" {  } { { "lpm_shiftreg10.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg10.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg10 lpm_shiftreg10:inst29 " "Info: Elaborating entity \"lpm_shiftreg10\" for hierarchy \"lpm_shiftreg10:inst29\"" {  } { { "CCD_Simulator.bdf" "inst29" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 512 840 984 624 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg10:inst29\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg10:inst29\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg10.tdf" "lpm_shiftreg_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg10.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg10:inst29\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"lpm_shiftreg10:inst29\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg10.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg10.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg10:inst29\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"lpm_shiftreg10:inst29\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION LEFT " "Info: Parameter \"LPM_DIRECTION\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg10.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg10.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg11.tdf 1 1 " "Warning: Using design file lpm_shiftreg11.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg11 " "Info: Found entity 1: lpm_shiftreg11" {  } { { "lpm_shiftreg11.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg11.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg11 lpm_shiftreg11:inst31 " "Info: Elaborating entity \"lpm_shiftreg11\" for hierarchy \"lpm_shiftreg11:inst31\"" {  } { { "CCD_Simulator.bdf" "inst31" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 528 320 464 624 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg11:inst31\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg11:inst31\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg11.tdf" "lpm_shiftreg_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg11.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg11:inst31\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"lpm_shiftreg11:inst31\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg11.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg11.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg11:inst31\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"lpm_shiftreg11:inst31\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_SHIFTREG " "Info: Parameter \"LPM_TYPE\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION LEFT " "Info: Parameter \"LPM_DIRECTION\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg11.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_shiftreg11.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter38.tdf 1 1 " "Warning: Using design file lpm_counter38.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter38 " "Info: Found entity 1: lpm_counter38" {  } { { "lpm_counter38.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter38.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter38 lpm_counter38:inst26 " "Info: Elaborating entity \"lpm_counter38\" for hierarchy \"lpm_counter38:inst26\"" {  } { { "CCD_Simulator.bdf" "inst26" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 328 664 808 456 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter38:inst26\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter38:inst26\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter38.tdf" "lpm_counter_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter38.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter38:inst26\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter38:inst26\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter38.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter38.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter38:inst26\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter38:inst26\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter38.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter38.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_haj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_haj " "Info: Found entity 1: cntr_haj" {  } { { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_haj lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated " "Info: Elaborating entity \"cntr_haj\" for hierarchy \"lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter40.tdf 1 1 " "Warning: Using design file lpm_counter40.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter40 " "Info: Found entity 1: lpm_counter40" {  } { { "lpm_counter40.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter40.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter40 lpm_counter40:inst " "Info: Elaborating entity \"lpm_counter40\" for hierarchy \"lpm_counter40:inst\"" {  } { { "CCD_Simulator.bdf" "inst" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 832 296 440 976 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter40:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter40:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter40.tdf" "lpm_counter_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter40.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter40:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter40:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter40.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter40.tdf" 52 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter40:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter40:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter40.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_counter40.tdf" 52 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4gk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4gk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4gk " "Info: Found entity 1: cntr_4gk" {  } { { "db/cntr_4gk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_4gk.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4gk lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated " "Info: Elaborating entity \"cntr_4gk\" for hierarchy \"lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux6.tdf 1 1 " "Warning: Using design file lpm_mux6.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux6.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 lpm_mux6:inst33 " "Info: Elaborating entity \"lpm_mux6\" for hierarchy \"lpm_mux6:inst33\"" {  } { { "CCD_Simulator.bdf" "inst33" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 184 1064 1200 296 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux6:inst33\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux6:inst33\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux6.tdf" "lpm_mux_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux6.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux6:inst33\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux6:inst33\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux6.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux6.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux6:inst33\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux6:inst33\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux6.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux6.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a9f " "Info: Found entity 1: mux_a9f" {  } { { "db/mux_a9f.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_a9f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a9f lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated " "Info: Elaborating entity \"mux_a9f\" for hierarchy \"lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff22.tdf 1 1 " "Warning: Using design file lpm_dff22.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff22 " "Info: Found entity 1: lpm_dff22" {  } { { "lpm_dff22.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_dff22.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff22 lpm_dff22:inst9 " "Info: Elaborating entity \"lpm_dff22\" for hierarchy \"lpm_dff22:inst9\"" {  } { { "CCD_Simulator.bdf" "inst9" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 208 472 616 304 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff22:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff22:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff22.tdf" "lpm_ff_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_dff22.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff22:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff22:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff22.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_dff22.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff22:inst9\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff22:inst9\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff22.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_dff22.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux7.tdf 1 1 " "Warning: Using design file lpm_mux7.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux7.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux7 lpm_mux7:inst36 " "Info: Elaborating entity \"lpm_mux7\" for hierarchy \"lpm_mux7:inst36\"" {  } { { "CCD_Simulator.bdf" "inst36" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 192 224 376 272 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux7:inst36\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux7:inst36\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux7.tdf" "lpm_mux_component" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux7.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux7:inst36\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux7:inst36\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux7.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux7.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux7:inst36\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux7:inst36\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux7.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/lpm_mux7.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Info: Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_krc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_krc lpm_mux7:inst36\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated " "Info: Elaborating entity \"mux_krc\" for hierarchy \"lpm_mux7:inst36\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Info: Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Info: Implemented 76 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Info: Implemented 114 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 15:49:03 2009 " "Info: Processing ended: Sun Jul 12 15:49:03 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 15:49:04 2009 " "Info: Processing started: Sun Jul 12 15:49:04 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CCD_Simulator EP3C16F256C6 " "Info: Selected device EP3C16F256C6 for design \"CCD_Simulator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C6 " "Info: Device EP3C5F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "Warning: No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_Enbl " "Info: Pin Clk_Enbl not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_Enbl } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 672 1216 1392 688 "Clk_Enbl" "" } { 408 232 304 424 "Clk_Enbl" "" } { 696 24 75 712 "Clk_Enbl" "" } { 416 504 552 432 "Clk_Enbl" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_Enbl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "End " "Info: Pin End not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { End } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 656 1216 1392 672 "End" "" } { 440 104 168 456 "End" "" } { 696 664 720 712 "End" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Info: Pin Q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Q[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 704 1216 1392 720 "Q\[1..0\]" "" } { 680 24 72 696 "Q\[0\]" "" } { 672 424 472 688 "Q\[1\]" "" } { 328 1040 1088 344 "Q\[0\]" "" } { 256 1000 1064 272 "Q\[1\]" "" } { 384 448 496 400 "Q\[1..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Info: Pin Q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Q[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 704 1216 1392 720 "Q\[1..0\]" "" } { 680 24 72 696 "Q\[0\]" "" } { 672 424 472 688 "Q\[1\]" "" } { 328 1040 1088 344 "Q\[0\]" "" } { 256 1000 1064 272 "Q\[1\]" "" } { 384 448 496 400 "Q\[1..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start_Acquisition " "Info: Pin Start_Acquisition not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Start_Acquisition } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 608 1216 1392 624 "Start_Acquisition" "" } { 408 96 178 424 "Start_Acquisition" "" } { 360 224 314 376 "Start_Acquisition" "" } { 536 984 1074 552 "Start_Acquisition" "" } { 344 592 674 360 "Start_Acquisition" "" } { 928 224 306 944 "Start_Acquisition" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start_Acquisition } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel\[2\] " "Info: Pin Sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Sel[2] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 592 1216 1392 608 "Sel\[2..0\]" "" } { 688 424 472 704 "Sel\[2\]" "" } { 704 424 472 720 "Sel\[1\]" "" } { 720 424 472 736 "Sel\[0\]" "" } { 344 1040 1088 360 "Sel\[0\]" "" } { 296 1064 1136 312 "Sel\[0\]" "" } { 376 808 864 392 "Sel\[2..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel\[1\] " "Info: Pin Sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Sel[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 592 1216 1392 608 "Sel\[2..0\]" "" } { 688 424 472 704 "Sel\[2\]" "" } { 704 424 472 720 "Sel\[1\]" "" } { 720 424 472 736 "Sel\[0\]" "" } { 344 1040 1088 360 "Sel\[0\]" "" } { 296 1064 1136 312 "Sel\[0\]" "" } { 376 808 864 392 "Sel\[2..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel\[0\] " "Info: Pin Sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Sel[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 592 1216 1392 608 "Sel\[2..0\]" "" } { 688 424 472 704 "Sel\[2\]" "" } { 704 424 472 720 "Sel\[1\]" "" } { 720 424 472 736 "Sel\[0\]" "" } { 344 1040 1088 360 "Sel\[0\]" "" } { 296 1064 1136 312 "Sel\[0\]" "" } { 376 808 864 392 "Sel\[2..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF_Enbl " "Info: Pin DFF_Enbl not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DFF_Enbl } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 688 1216 1392 704 "DFF_Enbl" "" } { 88 568 640 104 "DFF_Enbl" "" } { 104 992 1056 120 "DFF_Enbl" "" } { 256 416 472 272 "DFF_Enbl" "" } { 72 144 224 88 "DFF_Enbl" "" } { 344 1368 1425 360 "DFF_Enbl" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_Enbl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat_Stb " "Info: Pin Dat_Stb not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat_Stb } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 624 1216 1392 640 "Dat_Stb" "" } { 688 256 328 704 "Dat_Stb" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat_Stb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_Read_n " "Info: Pin ADC_Read_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_Read_n } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 464 1168 1344 480 "ADC_Read_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Read_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_CS_n " "Info: Pin ADC_CS_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADC_CS_n } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 496 1168 1344 512 "ADC_CS_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_CS_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mux " "Info: Pin Mux not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Mux } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 640 1216 1392 656 "Mux" "" } { 120 808 896 136 "Mux" "" } { 104 392 480 120 "Mux" "" } { 272 256 304 288 "Mux" "" } { 688 1040 1080 704 "Mux" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_Sel_Control " "Info: Pin Data_Sel_Control not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data_Sel_Control } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 720 1216 1397 736 "Data_Sel_Control" "" } { 856 600 696 872 "Data_Sel_Control" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_Sel_Control } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[7\] " "Info: Pin Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[7] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[6\] " "Info: Pin Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[6] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[5\] " "Info: Pin Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[5] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[4\] " "Info: Pin Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[4] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[3\] " "Info: Pin Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[3] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[2\] " "Info: Pin Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[2] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[1\] " "Info: Pin Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[0\] " "Info: Pin Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Data[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_100 " "Info: Pin Clk_100 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Reset_n } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 488 16 184 504 "Reset_n" "" } { 768 568 632 784 "Reset_n" "" } { 760 944 1008 776 "Reset_n" "" } { 472 928 992 488 "Reset_n" "" } { 624 336 400 640 "Reset_n" "" } { 416 1288 1338 432 "Reset_n" "" } { 760 176 226 776 "Reset_n" "" } { 976 344 408 992 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pixel_Started " "Info: Pin Pixel_Started not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Pixel_Started } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 792 32 200 808 "Pixel_Started" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pixel_Started } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[7\] " "Info: Pin Zero_Cycle_Count\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[7] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[6\] " "Info: Pin Zero_Cycle_Count\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[6] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[5\] " "Info: Pin Zero_Cycle_Count\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[5] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[4\] " "Info: Pin Zero_Cycle_Count\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[4] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[3\] " "Info: Pin Zero_Cycle_Count\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[3] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[2\] " "Info: Pin Zero_Cycle_Count\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[2] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[1\] " "Info: Pin Zero_Cycle_Count\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_Cycle_Count\[0\] " "Info: Pin Zero_Cycle_Count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Zero_Cycle_Count[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[15\] " "Info: Pin ADat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[15] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[7\] " "Info: Pin ADat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[7] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[14\] " "Info: Pin ADat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[14] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[6\] " "Info: Pin ADat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[6] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[13\] " "Info: Pin ADat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[13] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[5\] " "Info: Pin ADat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[5] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[12\] " "Info: Pin ADat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[12] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[4\] " "Info: Pin ADat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[4] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[11\] " "Info: Pin ADat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[11] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[3\] " "Info: Pin ADat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[3] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[10\] " "Info: Pin ADat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[10] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[2\] " "Info: Pin ADat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[2] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[9\] " "Info: Pin ADat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[9] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[1\] " "Info: Pin ADat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[8\] " "Info: Pin ADat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[8] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADat\[0\] " "Info: Pin ADat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ADat[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 224 16 184 240 "ADat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONVST_n " "Info: Pin CONVST_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CONVST_n } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 568 16 184 584 "CONVST_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONVST_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[15\] " "Info: Pin BDat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[15] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[7\] " "Info: Pin BDat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[7] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[14\] " "Info: Pin BDat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[14] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[6\] " "Info: Pin BDat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[6] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[13\] " "Info: Pin BDat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[13] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[5\] " "Info: Pin BDat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[5] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[12\] " "Info: Pin BDat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[12] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[4\] " "Info: Pin BDat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[4] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[11\] " "Info: Pin BDat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[11] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[3\] " "Info: Pin BDat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[3] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[10\] " "Info: Pin BDat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[10] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[2\] " "Info: Pin BDat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[2] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[9\] " "Info: Pin BDat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[9] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[1\] " "Info: Pin BDat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[8\] " "Info: Pin BDat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[8] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BDat\[0\] " "Info: Pin BDat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { BDat[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 0 592 760 16 "BDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BDat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[15\] " "Info: Pin CDat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[15] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[7\] " "Info: Pin CDat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[7] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[14\] " "Info: Pin CDat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[14] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[6\] " "Info: Pin CDat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[6] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[13\] " "Info: Pin CDat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[13] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[5\] " "Info: Pin CDat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[5] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[12\] " "Info: Pin CDat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[12] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[4\] " "Info: Pin CDat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[4] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[11\] " "Info: Pin CDat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[11] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[3\] " "Info: Pin CDat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[3] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[10\] " "Info: Pin CDat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[10] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[2\] " "Info: Pin CDat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[2] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[9\] " "Info: Pin CDat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[9] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[1\] " "Info: Pin CDat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[8\] " "Info: Pin CDat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[8] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CDat\[0\] " "Info: Pin CDat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CDat[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[15\] " "Info: Pin DDat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[15] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[7\] " "Info: Pin DDat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[7] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[14\] " "Info: Pin DDat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[14] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[6\] " "Info: Pin DDat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[6] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[13\] " "Info: Pin DDat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[13] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[5\] " "Info: Pin DDat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[5] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[12\] " "Info: Pin DDat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[12] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[4\] " "Info: Pin DDat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[4] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[11\] " "Info: Pin DDat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[11] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[3\] " "Info: Pin DDat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[3] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[10\] " "Info: Pin DDat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[10] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[2\] " "Info: Pin DDat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[2] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[9\] " "Info: Pin DDat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[9] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[1\] " "Info: Pin DDat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[1] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[8\] " "Info: Pin DDat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[8] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDat\[0\] " "Info: Pin DDat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DDat[0] } } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_100~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Clk_100~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Reset_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 488 16 184 504 "Reset_n" "" } { 768 568 632 784 "Reset_n" "" } { 760 944 1008 776 "Reset_n" "" } { 472 928 992 488 "Reset_n" "" } { 624 336 400 640 "Reset_n" "" } { 416 1288 1338 432 "Reset_n" "" } { 760 176 226 776 "Reset_n" "" } { 976 344 408 992 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "96 unused 2.5V 74 22 0 " "Info: Number of I/O pins in group: 96 (unused VREF, 2.5V VCCIO, 74 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 9 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 18 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] register lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\] -2.076 ns " "Info: Slack time is -2.076 ns between source register \"lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_100\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_100~inputclkctrl 3 COMB Unassigned 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\] 4 REG Unassigned 3 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_100\" to destination register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_100~inputclkctrl 3 COMB Unassigned 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\] 4 REG Unassigned 3 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.447 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_100\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_100~inputclkctrl 3 COMB Unassigned 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 5 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.447 ns   Longest register " "Info:   Longest clock path from clock \"Clk_100\" to source register is 2.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 0.792 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.792 ns) = 0.792 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 0.955 ns Clk_100~inputclkctrl 3 COMB Unassigned 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 0.955 ns; Loc. = Unassigned; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.447 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 5 " "Info: 4: + IC(0.958 ns) + CELL(0.534 ns) = 2.447 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 54.19 % ) " "Info: Total cell delay = 1.326 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.121 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns   " "Info:   Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns   " "Info:   Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.892 ns - Longest register register " "Info: - Longest register to register delay is 2.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB Unassigned 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB Unassigned 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.165 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.165 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.243 ns) 1.666 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13 5 COMB Unassigned 3 " "Info: 5: + IC(0.258 ns) + CELL(0.243 ns) = 1.666 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.610 ns) 2.892 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\] 6 REG Unassigned 3 " "Info: 6: + IC(0.616 ns) + CELL(0.610 ns) = 2.892 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 62.31 % ) " "Info: Total cell delay = 1.802 ns ( 62.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 37.69 % ) " "Info: Total interconnect delay = 1.090 ns ( 37.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.892 ns register register " "Info: Estimated most critical path is register to register delay of 2.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG LAB_X27_Y7_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y7_N0; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.436 ns) 0.652 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X27_Y7_N0 2 " "Info: 2: + IC(0.216 ns) + CELL(0.436 ns) = 0.652 ns; Loc. = LAB_X27_Y7_N0; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.710 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X27_Y7_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.710 ns; Loc. = LAB_X27_Y7_N0; Fanout = 1; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.165 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB LAB_X27_Y7_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.165 ns; Loc. = LAB_X27_Y7_N0; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.243 ns) 1.666 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13 5 COMB LAB_X28_Y7_N0 3 " "Info: 5: + IC(0.258 ns) + CELL(0.243 ns) = 1.666 ns; Loc. = LAB_X28_Y7_N0; Fanout = 3; COMB Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.610 ns) 2.892 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\] 6 REG LAB_X26_Y7_N0 3 " "Info: 6: + IC(0.616 ns) + CELL(0.610 ns) = 2.892 ns; Loc. = LAB_X26_Y7_N0; Fanout = 3; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 62.31 % ) " "Info: Total cell delay = 1.802 ns ( 62.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 37.69 % ) " "Info: Total interconnect delay = 1.090 ns ( 37.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X31_Y20 X41_Y29 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X31_Y20 to location X41_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 15:49:09 2009 " "Info: Processing ended: Sun Jul 12 15:49:09 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 15:49:10 2009 " "Info: Processing started: Sun Jul 12 15:49:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 15:49:13 2009 " "Info: Processing ended: Sun Jul 12 15:49:13 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 15:49:14 2009 " "Info: Processing started: Sun Jul 12 15:49:14 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_100 register register lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\] 250.0 MHz Internal " "Info: Clock \"Clk_100\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.962 ns + Longest register register " "Info: + Longest register to register delay is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X27_Y7_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y7_N19; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.446 ns) 0.792 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X27_Y7_N18 2 " "Info: 2: + IC(0.346 ns) + CELL(0.446 ns) = 0.792 ns; Loc. = LCCOMB_X27_Y7_N18; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.850 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X27_Y7_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.850 ns; Loc. = LCCOMB_X27_Y7_N20; Fanout = 1; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.305 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB LCCOMB_X27_Y7_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.305 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.130 ns) 1.784 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13 5 COMB LCCOMB_X28_Y7_N10 3 " "Info: 5: + IC(0.349 ns) + CELL(0.130 ns) = 1.784 ns; Loc. = LCCOMB_X28_Y7_N10; Fanout = 3; COMB Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.610 ns) 2.962 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\] 6 REG FF_X26_Y7_N21 4 " "Info: 6: + IC(0.568 ns) + CELL(0.610 ns) = 2.962 ns; Loc. = FF_X26_Y7_N21; Fanout = 4; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 57.36 % ) " "Info: Total cell delay = 1.699 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.263 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.263 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.346ns 0.000ns 0.000ns 0.349ns 0.568ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.577 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.534 ns) 2.577 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\] 4 REG FF_X26_Y7_N21 4 " "Info: 4: + IC(0.974 ns) + CELL(0.534 ns) = 2.577 ns; Loc. = FF_X26_Y7_N21; Fanout = 4; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.88 % ) " "Info: Total cell delay = 1.440 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 44.12 % ) " "Info: Total interconnect delay = 1.137 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.974ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.576 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.534 ns) 2.576 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X27_Y7_N19 5 " "Info: 4: + IC(0.973 ns) + CELL(0.534 ns) = 2.576 ns; Loc. = FF_X27_Y7_N19; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.90 % ) " "Info: Total cell delay = 1.440 ns ( 55.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 44.10 % ) " "Info: Total interconnect delay = 1.136 ns ( 44.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.973ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.974ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.973ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.346ns 0.000ns 0.000ns 0.349ns 0.568ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.577 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.974ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.973ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } {  } {  } "" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[2\] Zero_Cycle_Count\[2\] Clk_100 4.355 ns register " "Info: tsu for register \"lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[2\]\" (data pin = \"Zero_Cycle_Count\[2\]\", clock pin = \"Clk_100\") is 4.355 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.957 ns + Longest pin register " "Info: + Longest pin to register delay is 6.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Zero_Cycle_Count\[2\] 1 PIN PIN_A6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A6; Fanout = 1; PIN Node = 'Zero_Cycle_Count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero_Cycle_Count[2] } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Zero_Cycle_Count\[2\]~input 2 COMB IOIBUF_X9_Y29_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X9_Y29_N1; Fanout = 1; COMB Node = 'Zero_Cycle_Count\[2\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Zero_Cycle_Count[2] Zero_Cycle_Count[2]~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.949 ns) + CELL(0.241 ns) 4.042 ns Zero_Cycle_Count\[2\]~_wirecell 3 COMB LCCOMB_X10_Y28_N24 1 " "Info: 3: + IC(2.949 ns) + CELL(0.241 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y28_N24; Fanout = 1; COMB Node = 'Zero_Cycle_Count\[2\]~_wirecell'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { Zero_Cycle_Count[2]~input Zero_Cycle_Count[2]~_wirecell } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 872 24 232 888 "Zero_Cycle_Count\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.573 ns) + CELL(0.342 ns) 6.957 ns lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[2\] 4 REG FF_X22_Y10_N17 2 " "Info: 4: + IC(2.573 ns) + CELL(0.342 ns) = 6.957 ns; Loc. = FF_X22_Y10_N17; Fanout = 2; REG Node = 'lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { Zero_Cycle_Count[2]~_wirecell lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 20.63 % ) " "Info: Total cell delay = 1.435 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.522 ns ( 79.37 % ) " "Info: Total interconnect delay = 5.522 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { Zero_Cycle_Count[2] Zero_Cycle_Count[2]~input Zero_Cycle_Count[2]~_wirecell lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { Zero_Cycle_Count[2] {} Zero_Cycle_Count[2]~input {} Zero_Cycle_Count[2]~_wirecell {} lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 2.949ns 2.573ns } { 0.000ns 0.852ns 0.241ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_4gk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.587 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.534 ns) 2.587 ns lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[2\] 4 REG FF_X22_Y10_N17 2 " "Info: 4: + IC(0.984 ns) + CELL(0.534 ns) = 2.587 ns; Loc. = FF_X22_Y10_N17; Fanout = 2; REG Node = 'lpm_counter40:inst\|lpm_counter:lpm_counter_component\|cntr_4gk:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { Clk_100~inputclkctrl lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_4gk.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_4gk.tdf" 76 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.66 % ) " "Info: Total cell delay = 1.440 ns ( 55.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 44.34 % ) " "Info: Total interconnect delay = 1.147 ns ( 44.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.587 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.163ns 0.984ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.957 ns" { Zero_Cycle_Count[2] Zero_Cycle_Count[2]~input Zero_Cycle_Count[2]~_wirecell lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.957 ns" { Zero_Cycle_Count[2] {} Zero_Cycle_Count[2]~input {} Zero_Cycle_Count[2]~_wirecell {} lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 2.949ns 2.573ns } { 0.000ns 0.852ns 0.241ns 0.342ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.587 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter40:inst|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.163ns 0.984ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 Data\[6\] lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated\|external_latency_ffsa\[6\] 8.648 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"Data\[6\]\" through register \"lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated\|external_latency_ffsa\[6\]\" is 8.648 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.563 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 2.563 ns lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated\|external_latency_ffsa\[6\] 4 REG FF_X33_Y25_N9 1 " "Info: 4: + IC(0.960 ns) + CELL(0.534 ns) = 2.563 ns; Loc. = FF_X33_Y25_N9; Fanout = 1; REG Node = 'lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated\|external_latency_ffsa\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Clk_100~inputclkctrl lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] } "NODE_NAME" } } { "db/mux_a9f.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_a9f.tdf" 31 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.18 % ) " "Info: Total cell delay = 1.440 ns ( 56.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.123 ns ( 43.82 % ) " "Info: Total interconnect delay = 1.123 ns ( 43.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] {} } { 0.000ns 0.000ns 0.163ns 0.960ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/mux_a9f.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_a9f.tdf" 31 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.886 ns + Longest register pin " "Info: + Longest register to pin delay is 5.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated\|external_latency_ffsa\[6\] 1 REG FF_X33_Y25_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X33_Y25_N9; Fanout = 1; REG Node = 'lpm_mux6:inst33\|lpm_mux:lpm_mux_component\|mux_a9f:auto_generated\|external_latency_ffsa\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] } "NODE_NAME" } } { "db/mux_a9f.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_a9f.tdf" 31 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(3.416 ns) 5.886 ns Data\[6\]~output 2 COMB IOOBUF_X30_Y0_N16 1 " "Info: 2: + IC(2.470 ns) + CELL(3.416 ns) = 5.886 ns; Loc. = IOOBUF_X30_Y0_N16; Fanout = 1; COMB Node = 'Data\[6\]~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] Data[6]~output } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.886 ns Data\[6\] 3 PIN PIN_N12 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.886 ns; Loc. = PIN_N12; Fanout = 0; PIN Node = 'Data\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Data[6]~output Data[6] } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 240 1240 1416 256 "Data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.416 ns ( 58.04 % ) " "Info: Total cell delay = 3.416 ns ( 58.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 41.96 % ) " "Info: Total interconnect delay = 2.470 ns ( 41.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] Data[6]~output Data[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] {} Data[6]~output {} Data[6] {} } { 0.000ns 2.470ns 0.000ns } { 0.000ns 3.416ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] {} } { 0.000ns 0.000ns 0.163ns 0.960ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] Data[6]~output Data[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { lpm_mux6:inst33|lpm_mux:lpm_mux_component|mux_a9f:auto_generated|external_latency_ffsa[6] {} Data[6]~output {} Data[6] {} } { 0.000ns 2.470ns 0.000ns } { 0.000ns 3.416ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[2\] DDat\[2\] Clk_100 0.366 ns register " "Info: th for register \"lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"DDat\[2\]\", clock pin = \"Clk_100\") is 0.366 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.574 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.534 ns) 2.574 ns lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG FF_X37_Y9_N1 1 " "Info: 4: + IC(0.971 ns) + CELL(0.534 ns) = 2.574 ns; Loc. = FF_X37_Y9_N1; Fanout = 1; REG Node = 'lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { Clk_100~inputclkctrl lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.94 % ) " "Info: Total cell delay = 1.440 ns ( 55.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 44.06 % ) " "Info: Total interconnect delay = 1.134 ns ( 44.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.365 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDat\[2\] 1 PIN PIN_E15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; PIN Node = 'DDat\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[2] } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.896 ns) 0.896 ns DDat\[2\]~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'DDat\[2\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { DDat[2] DDat[2]~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.342 ns) 2.365 ns lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG FF_X37_Y9_N1 1 " "Info: 3: + IC(1.127 ns) + CELL(0.342 ns) = 2.365 ns; Loc. = FF_X37_Y9_N1; Fanout = 1; REG Node = 'lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { DDat[2]~input lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 52.35 % ) " "Info: Total cell delay = 1.238 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.127 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { DDat[2] DDat[2]~input lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { DDat[2] {} DDat[2]~input {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.127ns } { 0.000ns 0.896ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.574 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.163ns 0.971ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { DDat[2] DDat[2]~input lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { DDat[2] {} DDat[2]~input {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.127ns } { 0.000ns 0.896ns 0.342ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 15:49:15 2009 " "Info: Processing ended: Sun Jul 12 15:49:15 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
