<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_47601'>
<a name="inst_tag_47601"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47601" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47601_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47601_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47601_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47602'>
<a name="inst_tag_47602"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47602" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47602_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47602_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47602_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47603'>
<a name="inst_tag_47603"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47603" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47603_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47603_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47603_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47604'>
<a name="inst_tag_47604"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47604" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47604_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47604_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47604_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47605'>
<a name="inst_tag_47605"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47605" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47605_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47605_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47605_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47606'>
<a name="inst_tag_47606"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47606" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47606_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47606_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47606_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47607'>
<a name="inst_tag_47607"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47607" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47607_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47607_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47607_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47608'>
<a name="inst_tag_47608"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47608" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47608_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47608_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47608_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47609'>
<a name="inst_tag_47609"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47609" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47609_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47609_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47609_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47610'>
<a name="inst_tag_47610"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47610" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47610_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47610_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47610_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47611'>
<a name="inst_tag_47611"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47611" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47611_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47611_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47611_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47612'>
<a name="inst_tag_47612"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47612" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47612_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47612_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47612_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47613'>
<a name="inst_tag_47613"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47613" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpaddr_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47613_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47613_Toggle" > 47.76</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47613_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.14</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47614'>
<a name="inst_tag_47614"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_47614" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpcfg_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"><a href="mod950_12.html#inst_tag_47614_Line" > 75.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod950_12.html#inst_tag_47614_Toggle" > 42.11</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod950_12.html#inst_tag_47614_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 65.36</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 61.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod3362.html#inst_tag_259913" >u_n22_pmp_csr</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod950.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_47601"  onclick="showContent('inst_tag_47601')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47602"  onclick="showContent('inst_tag_47602')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpcfg_dfflr</a><br>
<a href="#inst_tag_47603"  onclick="showContent('inst_tag_47603')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47604"  onclick="showContent('inst_tag_47604')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpcfg_dfflr</a><br>
<a href="#inst_tag_47605"  onclick="showContent('inst_tag_47605')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47606"  onclick="showContent('inst_tag_47606')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpcfg_dfflr</a><br>
<a href="#inst_tag_47607"  onclick="showContent('inst_tag_47607')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47608"  onclick="showContent('inst_tag_47608')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpcfg_dfflr</a><br>
<a href="#inst_tag_47609"  onclick="showContent('inst_tag_47609')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47610"  onclick="showContent('inst_tag_47610')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpcfg_dfflr</a><br>
<a href="#inst_tag_47611"  onclick="showContent('inst_tag_47611')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47612"  onclick="showContent('inst_tag_47612')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpcfg_dfflr</a><br>
<a href="#inst_tag_47613"  onclick="showContent('inst_tag_47613')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpaddr_dfflr</a><br>
<a href="#inst_tag_47614"  onclick="showContent('inst_tag_47614')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpcfg_dfflr</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_47601'>
<a name="inst_tag_47601_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47601" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47601_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47601" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47601_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47601" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[0].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47602'>
<a name="inst_tag_47602_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47602" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47602_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47602" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47602_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47602" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47603'>
<a name="inst_tag_47603_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47603" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47603_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47603" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47603_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47603" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[1].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47604'>
<a name="inst_tag_47604_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47604" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47604_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47604" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47604_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47604" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47605'>
<a name="inst_tag_47605_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47605" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47605_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47605" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47605_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47605" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[2].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47606'>
<a name="inst_tag_47606_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47606" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47606_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47606" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47606_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47606" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47607'>
<a name="inst_tag_47607_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47607" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47607_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47607" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47607_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47607" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[3].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47608'>
<a name="inst_tag_47608_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47608" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47608_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47608" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47608_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47608" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47609'>
<a name="inst_tag_47609_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47609" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47609_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47609" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47609_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47609" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[4].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47610'>
<a name="inst_tag_47610_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47610" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47610_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47610" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47610_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47610" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47611'>
<a name="inst_tag_47611_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47611" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47611_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47611" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47611_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47611" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[5].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47612'>
<a name="inst_tag_47612_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47612" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47612_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47612" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47612_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47612" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47613'>
<a name="inst_tag_47613_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47613" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpaddr_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47613_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47613" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">134</td>
<td class="rt">64</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">67</td>
<td class="rt">32</td>
<td class="rt">47.76 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47613_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47613" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[6].pmpaddr_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47614'>
<a name="inst_tag_47614_Line"></a>
<b>Line Coverage for Instance : <a href="mod950_12.html#inst_tag_47614" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpcfg_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin : DFFLR_PROC
57         1/1            if (rst_n == 1'b0)
58         1/1              qout_r &lt;= {DW{1'b0}};
59         1/1            else if (lden == 1'b1)
60         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_47614_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod950_12.html#inst_tag_47614" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">16</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">8</td>
<td class="rt">42.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_47614_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod950_12.html#inst_tag_47614" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_csr.u_n22_pmp_csr.gen_pmp_entry[7].pmpcfg_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57           if (rst_n == 1'b0)
             <font color = "green">-1-</font>  
58             qout_r <= {DW{1'b0}};
           <font color = "green">    ==></font>
59           else if (lden == 1'b1)
                  <font color = "red">-2-</font>  
60             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_47601">
    <li>
      <a href="#inst_tag_47601_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47601_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47601_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47602">
    <li>
      <a href="#inst_tag_47602_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47602_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47602_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47603">
    <li>
      <a href="#inst_tag_47603_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47603_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47603_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47604">
    <li>
      <a href="#inst_tag_47604_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47604_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47604_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47605">
    <li>
      <a href="#inst_tag_47605_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47605_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47605_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47606">
    <li>
      <a href="#inst_tag_47606_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47606_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47606_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47607">
    <li>
      <a href="#inst_tag_47607_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47607_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47607_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47608">
    <li>
      <a href="#inst_tag_47608_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47608_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47608_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47609">
    <li>
      <a href="#inst_tag_47609_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47609_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47609_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47610">
    <li>
      <a href="#inst_tag_47610_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47610_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47610_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47611">
    <li>
      <a href="#inst_tag_47611_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47611_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47611_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47612">
    <li>
      <a href="#inst_tag_47612_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47612_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47612_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47613">
    <li>
      <a href="#inst_tag_47613_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47613_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47613_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_47614">
    <li>
      <a href="#inst_tag_47614_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47614_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_47614_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
