# OpenFile test_cpu.v 
vlog test_cpu.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rom8x1024_sim
# -- Compiling module ram8x2048_sim
# -- Compiling module alu
# -- Compiling module pc
# -- Compiling module registers
# -- Compiling module plus4
# -- Compiling module adder32
# -- Compiling module mux32_32_32
# -- Compiling module mux5_5_5
# -- Compiling module main_ctrl
# -- Compiling module alu_ctrler
# -- Compiling module shifter32_32_l2
# -- Compiling module signext16_32
# -- Compiling module is_branch
# -- Compiling module cpu
# -- Compiling module test_cpu
# 
# Top level modules:
# 	test_cpu
vsim test_cpu
# vsim test_cpu 
# Loading work.test_cpu
# Loading work.cpu
# Loading work.rom8x1024_sim
# Loading work.ram8x2048_sim
# Loading work.alu
# Loading work.pc
# Loading work.registers
# Loading work.plus4
# Loading work.adder32
# Loading work.mux32_32_32
# Loading work.mux5_5_5
# Loading work.main_ctrl
# Loading work.alu_ctrler
# Loading work.shifter32_32_l2
# Loading work.signext16_32
# Loading work.is_branch
# ** Warning: (vsim-3015) test_cpu.v(49): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'o_pc'. The port definition is at: cpu.v(101).
#         Region: /test_cpu/cpua
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 1000ns
quit
