Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Thu Feb 09 13:27:35 2017
| Host         : DAQ-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.070        0.000                      0                10428       -0.998       -0.998                      1                10427        2.000        0.000                       0                  4579  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                          ------------         ----------      --------------
clk_dc                                                                                         {0.000 8.000}        16.000          62.500          
eth_refclk                                                                                     {0.000 4.000}        8.000           125.000         
  CLKFBIN_1                                                                                    {0.000 4.000}        8.000           125.000         
  CLKOUT1                                                                                      {0.000 16.000}       32.000          31.250          
  CLKOUT2                                                                                      {0.000 12.500}       25.000          40.000          
  CLKOUT3                                                                                      {0.000 2.500}        5.000           200.000         
infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  CLKFBIN                                                                                      {0.000 8.000}        16.000          62.500          
  n_4_mmcm                                                                                     {0.000 8.000}        16.000          62.500          
  n_6_mmcm                                                                                     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_dc                                                                                              13.175        0.000                      0                  474        0.095        0.000                      0                  474        7.600        0.000                       0                   260  
eth_refclk                                                                                           6.495        0.000                      0                   52        0.138        0.000                      0                   52        2.000        0.000                       0                    59  
  CLKFBIN_1                                                                                                                                                                                                                                      6.929        0.000                       0                     2  
  CLKOUT1                                                                                           20.585        0.000                      0                 1276        0.083        0.000                      0                 1276       15.600        0.000                       0                   440  
  CLKOUT2                                                                                                                                                                                                                                       23.929        0.000                       0                     1  
  CLKOUT3                                                                                                                                                                                                                                        3.929        0.000                       0                     1  
infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                                                                                                                                                   13.576        0.000                       0                     1  
infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                                                                                       14.929        0.000                       0                     2  
  n_4_mmcm                                                                                          14.062        0.000                      0                  161        0.149        0.000                      0                  161        7.600        0.000                       0                   132  
  n_6_mmcm                                                                                           1.128        0.000                      0                 8308        0.059        0.000                      0                 8307        2.286        0.000                       0                  3678  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
eth_refclk    clk_dc              1.292        0.000                      0                   23        1.808        0.000                      0                   23  
clk_dc        eth_refclk          6.464        0.000                      0                    1       -0.998       -0.998                      1                    1  
CLKOUT1       eth_refclk          3.009        0.000                      0                    1        1.758        0.000                      0                    1  
n_6_mmcm      eth_refclk          5.138        0.000                      0                    1        0.417        0.000                      0                    1  
eth_refclk    CLKOUT1             4.478        0.000                      0                    2        0.689        0.000                      0                    2  
n_6_mmcm      CLKOUT1             0.596        0.000                      0                   43        0.245        0.000                      0                   43  
n_6_mmcm      n_4_mmcm            6.410        0.000                      0                   22        0.132        0.000                      0                   22  
eth_refclk    n_6_mmcm            4.923        0.000                      0                    1        0.270        0.000                      0                    1  
CLKOUT1       n_6_mmcm            0.070        0.000                      0                    6        1.792        0.000                      0                    6  
n_4_mmcm      n_6_mmcm            6.405        0.000                      0                   26        0.135        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  eth_refclk         clk_dc                   1.698        0.000                      0                   16        2.031        0.000                      0                   16  
**async_default**  eth_refclk         eth_refclk               5.962        0.000                      0                   28        0.678        0.000                      0                   28  
**async_default**  n_6_mmcm           n_6_mmcm                 5.614        0.000                      0                   20        0.826        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_dc
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack       13.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.175ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/txresetdone_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.498ns (24.574%)  route 1.529ns (75.426%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.203ns = ( 16.203 - 16.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.779     0.779    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X140Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/txresetdone_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y277       FDRE (Prop_fdre_C_Q)         0.223     1.002 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/txresetdone_s3_reg/Q
                         net (fo=2, routed)           0.654     1.657    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/txresetdone_s3
    SLICE_X133Y276       LUT6 (Prop_lut6_I2_O)        0.043     1.700 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_8/O
                         net (fo=1, routed)           0.000     1.700    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/n_0_FSM_sequential_tx_state[3]_i_8
    SLICE_X133Y276       MUXF7 (Prop_muxf7_I1_O)      0.108     1.808 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.564     2.371    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/n_0_FSM_sequential_tx_state_reg[3]_i_3
    SLICE_X136Y276       LUT6 (Prop_lut6_I1_O)        0.124     2.495 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.310     2.806    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X135Y277       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.203    16.203    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.014    16.217    
                         clock uncertainty           -0.035    16.182    
    SLICE_X135Y277       FDRE (Setup_fdre_C_CE)      -0.201    15.981    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.981    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 13.175    

Slack (MET) :             13.179ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.352ns (15.486%)  route 1.921ns (84.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns = ( 16.565 - 16.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.909     0.909    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y286       FDRE (Prop_fdre_C_Q)         0.223     1.132 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=7, routed)           0.647     1.779    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[0]
    SLICE_X142Y287       LUT6 (Prop_lut6_I0_O)        0.043     1.822 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=3, routed)           0.532     2.354    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_4__0
    SLICE_X140Y285       LUT6 (Prop_lut6_I1_O)        0.043     2.397 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.454     2.851    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/I3
    SLICE_X137Y285       LUT5 (Prop_lut5_I1_O)        0.043     2.894 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.289     3.182    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X137Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.565    16.565    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X137Y284                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.033    16.598    
                         clock uncertainty           -0.035    16.563    
    SLICE_X137Y284       FDRE (Setup_fdre_C_CE)      -0.201    16.362    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.362    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 13.179    

Slack (MET) :             13.270ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.345ns (16.155%)  route 1.791ns (83.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 16.508 - 16.000 ) 
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.905     0.905    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y283       FDRE (Prop_fdre_C_Q)         0.259     1.164 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/Q
                         net (fo=3, routed)           0.547     1.711    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]
    SLICE_X143Y280       LUT6 (Prop_lut6_I3_O)        0.043     1.754 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_6/O
                         net (fo=1, routed)           0.315     2.070    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_6
    SLICE_X143Y281       LUT6 (Prop_lut6_I4_O)        0.043     2.113 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_1/O
                         net (fo=23, routed)          0.928     3.041    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_1
    SLICE_X142Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.508    16.508    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y281                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]/C
                         clock pessimism              0.016    16.524    
                         clock uncertainty           -0.035    16.489    
    SLICE_X142Y281       FDRE (Setup_fdre_C_CE)      -0.178    16.311    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[12]
  -------------------------------------------------------------------
                         required time                         16.311    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 13.270    

Slack (MET) :             13.270ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.345ns (16.155%)  route 1.791ns (83.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 16.508 - 16.000 ) 
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.905     0.905    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y283       FDRE (Prop_fdre_C_Q)         0.259     1.164 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/Q
                         net (fo=3, routed)           0.547     1.711    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]
    SLICE_X143Y280       LUT6 (Prop_lut6_I3_O)        0.043     1.754 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_6/O
                         net (fo=1, routed)           0.315     2.070    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_6
    SLICE_X143Y281       LUT6 (Prop_lut6_I4_O)        0.043     2.113 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_1/O
                         net (fo=23, routed)          0.928     3.041    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_1
    SLICE_X142Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.508    16.508    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y281                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[13]/C
                         clock pessimism              0.016    16.524    
                         clock uncertainty           -0.035    16.489    
    SLICE_X142Y281       FDRE (Setup_fdre_C_CE)      -0.178    16.311    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[13]
  -------------------------------------------------------------------
                         required time                         16.311    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 13.270    

Slack (MET) :             13.270ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.345ns (16.155%)  route 1.791ns (83.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 16.508 - 16.000 ) 
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.905     0.905    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y283       FDRE (Prop_fdre_C_Q)         0.259     1.164 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/Q
                         net (fo=3, routed)           0.547     1.711    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]
    SLICE_X143Y280       LUT6 (Prop_lut6_I3_O)        0.043     1.754 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_6/O
                         net (fo=1, routed)           0.315     2.070    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_6
    SLICE_X143Y281       LUT6 (Prop_lut6_I4_O)        0.043     2.113 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_1/O
                         net (fo=23, routed)          0.928     3.041    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_1
    SLICE_X142Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.508    16.508    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y281                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[14]/C
                         clock pessimism              0.016    16.524    
                         clock uncertainty           -0.035    16.489    
    SLICE_X142Y281       FDRE (Setup_fdre_C_CE)      -0.178    16.311    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[14]
  -------------------------------------------------------------------
                         required time                         16.311    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 13.270    

Slack (MET) :             13.270ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.345ns (16.155%)  route 1.791ns (83.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 16.508 - 16.000 ) 
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.905     0.905    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y283       FDRE (Prop_fdre_C_Q)         0.259     1.164 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]/Q
                         net (fo=3, routed)           0.547     1.711    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[21]
    SLICE_X143Y280       LUT6 (Prop_lut6_I3_O)        0.043     1.754 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_6/O
                         net (fo=1, routed)           0.315     2.070    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_6
    SLICE_X143Y281       LUT6 (Prop_lut6_I4_O)        0.043     2.113 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count[0]_i_1/O
                         net (fo=23, routed)          0.928     3.041    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count[0]_i_1
    SLICE_X142Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.508    16.508    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y281                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[15]/C
                         clock pessimism              0.016    16.524    
                         clock uncertainty           -0.035    16.489    
    SLICE_X142Y281       FDRE (Setup_fdre_C_CE)      -0.178    16.311    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[15]
  -------------------------------------------------------------------
                         required time                         16.311    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 13.270    

Slack (MET) :             13.316ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.352ns (16.202%)  route 1.821ns (83.798%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 16.578 - 16.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.909     0.909    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y286       FDRE (Prop_fdre_C_Q)         0.223     1.132 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=7, routed)           0.647     1.779    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[0]
    SLICE_X142Y287       LUT6 (Prop_lut6_I0_O)        0.043     1.822 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=3, routed)           0.532     2.354    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_4__0
    SLICE_X140Y285       LUT6 (Prop_lut6_I1_O)        0.043     2.397 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.454     2.851    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/I3
    SLICE_X137Y285       LUT5 (Prop_lut5_I1_O)        0.043     2.894 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.189     3.082    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X138Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.578    16.578    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y285                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.033    16.611    
                         clock uncertainty           -0.035    16.576    
    SLICE_X138Y285       FDRE (Setup_fdre_C_CE)      -0.178    16.398    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.398    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 13.316    

Slack (MET) :             13.316ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.352ns (16.202%)  route 1.821ns (83.798%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 16.578 - 16.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.909     0.909    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y286       FDRE (Prop_fdre_C_Q)         0.223     1.132 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=7, routed)           0.647     1.779    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[0]
    SLICE_X142Y287       LUT6 (Prop_lut6_I0_O)        0.043     1.822 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=3, routed)           0.532     2.354    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_4__0
    SLICE_X140Y285       LUT6 (Prop_lut6_I1_O)        0.043     2.397 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.454     2.851    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/I3
    SLICE_X137Y285       LUT5 (Prop_lut5_I1_O)        0.043     2.894 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.189     3.082    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X138Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.578    16.578    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y285                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.033    16.611    
                         clock uncertainty           -0.035    16.576    
    SLICE_X138Y285       FDRE (Setup_fdre_C_CE)      -0.178    16.398    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.398    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 13.316    

Slack (MET) :             13.316ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.352ns (16.202%)  route 1.821ns (83.798%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 16.578 - 16.000 ) 
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.909     0.909    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y286       FDRE (Prop_fdre_C_Q)         0.223     1.132 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[0]/Q
                         net (fo=7, routed)           0.647     1.779    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[0]
    SLICE_X142Y287       LUT6 (Prop_lut6_I0_O)        0.043     1.822 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=3, routed)           0.532     2.354    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_4__0
    SLICE_X140Y285       LUT6 (Prop_lut6_I1_O)        0.043     2.397 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.454     2.851    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/I3
    SLICE_X137Y285       LUT5 (Prop_lut5_I1_O)        0.043     2.894 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.189     3.082    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X138Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.578    16.578    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y285                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.033    16.611    
                         clock uncertainty           -0.035    16.576    
    SLICE_X138Y285       FDRE (Setup_fdre_C_CE)      -0.178    16.398    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.398    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 13.316    

Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/txresetdone_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.498ns (24.367%)  route 1.546ns (75.633%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.424ns = ( 16.424 - 16.000 ) 
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.779     0.779    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X140Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/txresetdone_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y277       FDRE (Prop_fdre_C_Q)         0.223     1.002 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/txresetdone_s3_reg/Q
                         net (fo=2, routed)           0.654     1.657    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/txresetdone_s3
    SLICE_X133Y276       LUT6 (Prop_lut6_I2_O)        0.043     1.700 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_8/O
                         net (fo=1, routed)           0.000     1.700    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/n_0_FSM_sequential_tx_state[3]_i_8
    SLICE_X133Y276       MUXF7 (Prop_muxf7_I1_O)      0.108     1.808 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.564     2.371    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/n_0_FSM_sequential_tx_state_reg[3]_i_3
    SLICE_X136Y276       LUT6 (Prop_lut6_I1_O)        0.124     2.495 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.327     2.823    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_1_sync_cplllock
    SLICE_X133Y277       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.424    16.424    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.000    16.424    
                         clock uncertainty           -0.035    16.389    
    SLICE_X133Y277       FDRE (Setup_fdre_C_CE)      -0.201    16.188    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.188    
                         arrival time                          -2.823    
  -------------------------------------------------------------------
                         slack                                 13.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.266ns (67.857%)  route 0.126ns (32.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.321     0.321    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y278                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y278       FDRE (Prop_fdre_C_Q)         0.118     0.439 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/Q
                         net (fo=3, routed)           0.126     0.565    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]
    SLICE_X142Y278       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.672 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.672    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count_reg[0]_i_2
    SLICE_X142Y279       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.713 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.713    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_7_adapt_wait_hw.adapt_count_reg[4]_i_1
    SLICE_X142Y279       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.525     0.525    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y279                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
                         clock pessimism              0.000     0.525    
    SLICE_X142Y279       FDRE (Hold_fdre_C_D)         0.092     0.617    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.107%)  route 0.138ns (53.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.466     0.466    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X138Y288                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y288       FDRE (Prop_fdre_C_Q)         0.118     0.584 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/Q
                         net (fo=1, routed)           0.138     0.722    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s2
    SLICE_X138Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.600     0.600    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
                         clock pessimism             -0.013     0.587    
    SLICE_X138Y287       FDRE (Hold_fdre_C_D)         0.037     0.624    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.925%)  route 0.109ns (46.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.454     0.454    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/independent_clock_bufg
    SLICE_X139Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDRE (Prop_fdre_C_Q)         0.100     0.554 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg6/Q
                         net (fo=3, routed)           0.109     0.663    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/cplllock_sync
    SLICE_X138Y284       LUT6 (Prop_lut6_I2_O)        0.028     0.691 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/reset_time_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.691    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_cplllock
    SLICE_X138Y284       FDSE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.515     0.515    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y284                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism             -0.013     0.502    
    SLICE_X138Y284       FDSE (Hold_fdse_C_D)         0.087     0.589    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.150ns (51.128%)  route 0.143ns (48.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.341     0.341    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y282       FDCE (Prop_fdce_C_Q)         0.118     0.459 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=6, routed)           0.143     0.602    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg__0[1]
    SLICE_X134Y283       LUT5 (Prop_lut5_I0_O)        0.032     0.634 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.634    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/p_0_in__1[4]
    SLICE_X134Y283       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.448     0.448    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.013     0.435    
    SLICE_X134Y283       FDCE (Hold_fdce_C_D)         0.096     0.531    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.278ns (68.812%)  route 0.126ns (31.188%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.321     0.321    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y278                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y278       FDRE (Prop_fdre_C_Q)         0.118     0.439 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/Q
                         net (fo=3, routed)           0.126     0.565    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]
    SLICE_X142Y278       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.672 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.672    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count_reg[0]_i_2
    SLICE_X142Y279       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.725 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.725    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_5_adapt_wait_hw.adapt_count_reg[4]_i_1
    SLICE_X142Y279       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.525     0.525    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y279                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[6]/C
                         clock pessimism              0.000     0.525    
    SLICE_X142Y279       FDRE (Hold_fdre_C_D)         0.092     0.617    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.453%)  route 0.143ns (49.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.448ns
    Source Clock Delay      (SCD):    0.341ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.341     0.341    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y282       FDCE (Prop_fdce_C_Q)         0.118     0.459 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=6, routed)           0.143     0.602    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg__0[1]
    SLICE_X134Y283       LUT4 (Prop_lut4_I1_O)        0.028     0.630 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.630    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/p_0_in__1[3]
    SLICE_X134Y283       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.448     0.448    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.013     0.435    
    SLICE_X134Y283       FDCE (Hold_fdce_C_D)         0.087     0.522    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.129ns (38.447%)  route 0.207ns (61.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.375     0.375    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y283       FDCE (Prop_fdce_C_Q)         0.100     0.475 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/Q
                         net (fo=9, routed)           0.207     0.682    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg__0[0]
    SLICE_X132Y283       LUT4 (Prop_lut4_I1_O)        0.029     0.711 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[6]_i_2/O
                         net (fo=1, routed)           0.000     0.711    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in[6]
    SLICE_X132Y283       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000     0.504    
    SLICE_X132Y283       FDCE (Hold_fdce_C_D)         0.096     0.600    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.343%)  route 0.126ns (30.657%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.321     0.321    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y278                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y278       FDRE (Prop_fdre_C_Q)         0.118     0.439 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/Q
                         net (fo=3, routed)           0.126     0.565    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]
    SLICE_X142Y278       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.672 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.672    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count_reg[0]_i_2
    SLICE_X142Y279       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.732 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.732    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_6_adapt_wait_hw.adapt_count_reg[4]_i_1
    SLICE_X142Y279       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.525     0.525    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y279                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[5]/C
                         clock pessimism              0.000     0.525    
    SLICE_X142Y279       FDRE (Hold_fdre_C_D)         0.092     0.617    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.263%)  route 0.207ns (61.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.375     0.375    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y283       FDCE (Prop_fdce_C_Q)         0.100     0.475 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/Q
                         net (fo=9, routed)           0.207     0.682    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg__0[0]
    SLICE_X132Y283       LUT2 (Prop_lut2_I0_O)        0.028     0.710 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.710    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in[1]
    SLICE_X132Y283       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     0.504    
    SLICE_X132Y283       FDCE (Hold_fdce_C_D)         0.087     0.591    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.292ns (69.857%)  route 0.126ns (30.143%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.321     0.321    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y278                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y278       FDRE (Prop_fdre_C_Q)         0.118     0.439 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]/Q
                         net (fo=3, routed)           0.126     0.565    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[2]
    SLICE_X142Y278       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     0.672 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.672    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count_reg[0]_i_2
    SLICE_X142Y279       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     0.739 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.739    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_4_adapt_wait_hw.adapt_count_reg[4]_i_1
    SLICE_X142Y279       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.525     0.525    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y279                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[7]/C
                         clock pessimism              0.000     0.525    
    SLICE_X142Y279       FDRE (Hold_fdre_C_D)         0.092     0.617    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dc
Waveform:           { 0 8 }
Period:             16.000
Sources:            { infra/eth/decoupled_clk_reg/Q }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538     16.000  14.462  GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     FDRE/C                        n/a            0.750     16.000  15.250  SLICE_X126Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
Min Period        n/a     FDCE/C                        n/a            0.750     16.000  15.250  SLICE_X134Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750     16.000  15.250  SLICE_X134Y282       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
Min Period        n/a     FDRE/C                        n/a            0.750     16.000  15.250  SLICE_X127Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750     16.000  15.250  SLICE_X127Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                        n/a            0.750     16.000  15.250  SLICE_X129Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/C
Min Period        n/a     FDRE/C                        n/a            0.750     16.000  15.250  SLICE_X143Y285       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
Min Period        n/a     FDRE/C                        n/a            0.750     16.000  15.250  SLICE_X143Y285       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Min Period        n/a     FDRE/C                        n/a            0.750     16.000  15.250  SLICE_X143Y285       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X126Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400     8.000   7.600   SLICE_X134Y282       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X127Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X127Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X139Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X139Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X139Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X136Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X136Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     8.000   7.600   SLICE_X138Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X126Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X126Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X126Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X126Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X138Y285       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X138Y285       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X138Y285       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X142Y280       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X142Y280       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350     8.000   7.650   SLICE_X142Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.043ns (70.348%)  route 0.440ns (29.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.440     6.384    infra/clocks/clkdiv/Q
    SLICE_X112Y274       LUT3 (Prop_lut3_I1_O)        0.043     6.427 r  infra/clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.427    infra/clocks/clkdiv/n_0_d17_i_1
    SLICE_X112Y274       FDRE                                         r  infra/clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X112Y274                                                    r  infra/clocks/clkdiv/d17_reg/C
                         clock pessimism              1.166    12.924    
                         clock uncertainty           -0.035    12.888    
    SLICE_X112Y274       FDRE (Setup_fdre_C_D)        0.034    12.922    infra/clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         12.922    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/d28_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 1.051ns (70.507%)  route 0.440ns (29.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.440     6.384    infra/clocks/clkdiv/Q
    SLICE_X112Y274       LUT3 (Prop_lut3_I1_O)        0.051     6.435 r  infra/clocks/clkdiv/d28_i_1/O
                         net (fo=1, routed)           0.000     6.435    infra/clocks/clkdiv/n_0_d28_i_1
    SLICE_X112Y274       FDRE                                         r  infra/clocks/clkdiv/d28_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X112Y274                                                    r  infra/clocks/clkdiv/d28_reg/C
                         clock pessimism              1.166    12.924    
                         clock uncertainty           -0.035    12.888    
    SLICE_X112Y274       FDRE (Setup_fdre_C_D)        0.058    12.946    infra/clocks/clkdiv/d28_reg
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  6.511    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.964ns (76.379%)  route 0.298ns (23.621%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.384     4.952    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y269       FDCE (Prop_fdce_C_Q)         0.223     5.175 r  infra/clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.465    infra/clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X113Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.775 r  infra/clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.775    infra/clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X113Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.828 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.828    infra/clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X113Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.881    infra/clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X113Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    infra/clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X113Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    infra/clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X113Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.040 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.048    infra/clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X113Y275       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.214 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.214    infra/clocks/clkdiv/n_6_cnt_reg[24]_i_1
    SLICE_X113Y275       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.145    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X113Y275       FDCE (Setup_fdce_C_D)        0.049    12.916    infra/clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.946ns (76.037%)  route 0.298ns (23.963%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.384     4.952    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y269       FDCE (Prop_fdce_C_Q)         0.223     5.175 r  infra/clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.465    infra/clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X113Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.775 r  infra/clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.775    infra/clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X113Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.828 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.828    infra/clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X113Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.881    infra/clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X113Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    infra/clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X113Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    infra/clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X113Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.040 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.048    infra/clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X113Y275       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148     6.196 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.196    infra/clocks/clkdiv/n_4_cnt_reg[24]_i_1
    SLICE_X113Y275       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.145    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X113Y275       FDCE (Setup_fdce_C_D)        0.049    12.916    infra/clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.909ns (75.303%)  route 0.298ns (24.697%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.384     4.952    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y269       FDCE (Prop_fdce_C_Q)         0.223     5.175 r  infra/clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.465    infra/clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X113Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.775 r  infra/clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.775    infra/clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X113Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.828 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.828    infra/clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X113Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.881    infra/clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X113Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    infra/clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X113Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    infra/clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X113Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.040 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.048    infra/clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X113Y275       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.159 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.159    infra/clocks/clkdiv/n_7_cnt_reg[24]_i_1
    SLICE_X113Y275       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.145    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X113Y275       FDCE (Setup_fdce_C_D)        0.049    12.916    infra/clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.909ns (75.303%)  route 0.298ns (24.697%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.384     4.952    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y269       FDCE (Prop_fdce_C_Q)         0.223     5.175 r  infra/clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.465    infra/clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X113Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.775 r  infra/clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.775    infra/clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X113Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.828 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.828    infra/clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X113Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.881    infra/clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X113Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    infra/clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X113Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    infra/clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X113Y274       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.040 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.007     6.048    infra/clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X113Y275       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.159 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.159    infra/clocks/clkdiv/n_5_cnt_reg[24]_i_1
    SLICE_X113Y275       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.145    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X113Y275       FDCE (Setup_fdce_C_D)        0.049    12.916    infra/clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 infra/eth/locked_int_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/eth_done_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.266ns (22.675%)  route 0.907ns (77.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.430     4.998    infra/eth/clk125_fr
    SLICE_X135Y275                                                    r  infra/eth/locked_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y275       FDRE (Prop_fdre_C_Q)         0.223     5.221 r  infra/eth/locked_int_reg/Q
                         net (fo=3, routed)           0.907     6.128    infra/clocks/eth_locked
    SLICE_X116Y274       LUT3 (Prop_lut3_I1_O)        0.043     6.171 r  infra/clocks/eth_done_i_1/O
                         net (fo=1, routed)           0.000     6.171    infra/clocks/eth_done0
    SLICE_X116Y274       FDRE                                         r  infra/clocks/eth_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/eth_done_reg/C
                         clock pessimism              1.145    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X116Y274       FDRE (Setup_fdre_C_D)        0.064    12.931    infra/clocks/eth_done_reg
  -------------------------------------------------------------------
                         required time                         12.931    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.911ns (75.795%)  route 0.291ns (24.205%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.384     4.952    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y269       FDCE (Prop_fdce_C_Q)         0.223     5.175 r  infra/clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.465    infra/clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X113Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.775 r  infra/clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.775    infra/clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X113Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.828 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.828    infra/clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X113Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.881    infra/clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X113Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    infra/clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X113Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    infra/clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X113Y274       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.153 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.153    infra/clocks/clkdiv/n_6_cnt_reg[20]_i_1
    SLICE_X113Y274       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X113Y274                                                    r  infra/clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.166    12.924    
                         clock uncertainty           -0.035    12.888    
    SLICE_X113Y274       FDCE (Setup_fdce_C_D)        0.049    12.937    infra/clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.893ns (75.427%)  route 0.291ns (24.573%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.952ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.384     4.952    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y269       FDCE (Prop_fdce_C_Q)         0.223     5.175 r  infra/clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     5.465    infra/clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X113Y269       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.775 r  infra/clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.775    infra/clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X113Y270       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.828 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.828    infra/clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X113Y271       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.881 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.881    infra/clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X113Y272       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.934 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    infra/clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X113Y273       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.987 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    infra/clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X113Y274       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148     6.135 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.135    infra/clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X113Y274       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clkdiv/clk
    SLICE_X113Y274                                                    r  infra/clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.166    12.924    
                         clock uncertainty           -0.035    12.888    
    SLICE_X113Y274       FDCE (Setup_fdce_C_D)        0.049    12.937    infra/clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.937    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/eth_done_reg/CE
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.266ns (29.209%)  route 0.645ns (70.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 11.758 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X112Y274                                                    r  infra/clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y274       FDRE (Prop_fdre_C_Q)         0.223     5.168 r  infra/clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.344     5.512    infra/clocks/d17
    SLICE_X111Y274       LUT2 (Prop_lut2_I0_O)        0.043     5.555 r  infra/clocks/rsto_eth_i_1/O
                         net (fo=5, routed)           0.301     5.855    infra/clocks/n_0_rsto_eth_i_1
    SLICE_X116Y274       FDRE                                         r  infra/clocks/eth_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.212    11.758    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/eth_done_reg/C
                         clock pessimism              1.145    12.903    
                         clock uncertainty           -0.035    12.867    
    SLICE_X116Y274       FDRE (Setup_fdre_C_CE)      -0.178    12.689    infra/clocks/eth_done_reg
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  6.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.645     1.654    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X136Y278                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y278       FDRE (Prop_fdre_C_Q)         0.107     1.761 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.054     1.814    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/D_0
    SLICE_X136Y278       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.869     2.213    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X136Y278                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/C
                         clock pessimism             -0.559     1.654    
    SLICE_X136Y278       FDRE (Hold_fdre_C_D)         0.023     1.677    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.238%)  route 0.052ns (24.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.608     1.617    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/nuke_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y274       FDRE (Prop_fdre_C_Q)         0.091     1.708 r  infra/clocks/nuke_d2_reg/Q
                         net (fo=1, routed)           0.052     1.759    infra/clocks/nuke_d2
    SLICE_X109Y274       LUT2 (Prop_lut2_I0_O)        0.066     1.825 r  infra/clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.825    infra/clocks/n_0_rst_i_1
    SLICE_X109Y274       FDRE                                         r  infra/clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.830     2.174    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/rst_reg/C
                         clock pessimism             -0.557     1.617    
    SLICE_X109Y274       FDRE (Hold_fdre_C_D)         0.060     1.677    infra/clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.650     1.659    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y283       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.930 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.930    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X138Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.874     2.218    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.559     1.659    
    SLICE_X138Y283       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.758    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.644     1.653    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y277       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.924 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.924    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X138Y277       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.868     2.212    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.559     1.653    
    SLICE_X138Y277       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.752    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.650     1.659    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y283       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.935 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.935    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X138Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.874     2.218    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.559     1.659    
    SLICE_X138Y283       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.761    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.644     1.653    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y277       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.929 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.929    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X138Y277       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.868     2.212    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.559     1.653    
    SLICE_X138Y277       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.755    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.644     1.653    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y277       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.929 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.929    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[31]_srl32
    SLICE_X138Y277       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrefclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.868     2.212    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/C
    SLICE_X138Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.559     1.653    
    SLICE_X138Y277       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.747    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rsto_eth_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.579%)  route 0.159ns (61.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.608     1.617    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y274       FDRE (Prop_fdre_C_Q)         0.100     1.717 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           0.159     1.876    infra/clocks/n_0_rst_reg
    SLICE_X116Y274       FDRE                                         r  infra/clocks/rsto_eth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
                         clock pessimism             -0.528     1.647    
    SLICE_X116Y274       FDRE (Hold_fdre_C_D)         0.042     1.689    infra/clocks/rsto_eth_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.611     1.620    infra/clocks/clkdiv/clk
    SLICE_X113Y272                                                    r  infra/clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y272       FDCE (Prop_fdce_C_Q)         0.100     1.720 r  infra/clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     1.813    infra/clocks/clkdiv/n_0_cnt_reg[15]
    SLICE_X113Y272       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.890 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    infra/clocks/clkdiv/n_4_cnt_reg[12]_i_1
    SLICE_X113Y272       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.834     2.178    infra/clocks/clkdiv/clk
    SLICE_X113Y272                                                    r  infra/clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.558     1.620    
    SLICE_X113Y272       FDCE (Hold_fdce_C_D)         0.071     1.691    infra/clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clkdiv/clk
    SLICE_X113Y273                                                    r  infra/clocks/clkdiv/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y273       FDCE (Prop_fdce_C_Q)         0.100     1.719 r  infra/clocks/clkdiv/cnt_reg[19]/Q
                         net (fo=1, routed)           0.094     1.812    infra/clocks/clkdiv/n_0_cnt_reg[19]
    SLICE_X113Y273       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.889 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    infra/clocks/clkdiv/n_4_cnt_reg[16]_i_1
    SLICE_X113Y273       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.832     2.176    infra/clocks/clkdiv/clk
    SLICE_X113Y273                                                    r  infra/clocks/clkdiv/cnt_reg[19]/C
                         clock pessimism             -0.557     1.619    
    SLICE_X113Y273       FDCE (Hold_fdce_C_D)         0.071     1.690    infra/clocks/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { eth_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     8.000   6.462   GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y31       infra/eth/bufg_fr/I
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y30       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408     8.000   6.592   IBUFDS_GTE2_X0Y4     infra/eth/ibuf0/I
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071     8.000   6.929   MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X112Y274       infra/clocks/clkdiv/d28_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X109Y274       infra/clocks/nuke_d2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X116Y274       infra/clocks/rsto_eth_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X136Y278       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X136Y278       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y277       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y277       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y277       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y277       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y277       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     4.000   3.358   SLICE_X114Y274       infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     4.000   3.358   SLICE_X114Y274       infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform:           { 0 4 }
Period:             8.000
Sources:            { infra/clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   8.000   92.000   MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       20.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.585ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        10.730ns  (logic 2.067ns (19.263%)  route 8.663ns (80.737%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.235ns = ( 39.235 - 32.000 ) 
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.421     8.826    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y51         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800    10.626 r  slaves/slave5/reg_reg/DOADO[4]
                         net (fo=1, routed)           0.626    11.252    slaves/slave5/data[4]
    SLICE_X104Y257       LUT3 (Prop_lut3_I0_O)        0.049    11.301 r  slaves/slave5/ipbus_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.674    11.975    slaves/fabric/ipb_from_slaves[5][ipb_rdata][4]
    SLICE_X102Y259       LUT6 (Prop_lut6_I2_O)        0.132    12.107 r  slaves/fabric/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=2, routed)           0.687    12.794    infra/ipbus/trans/sm/ipb_in[ipb_rdata][4]
    SLICE_X102Y263       LUT5 (Prop_lut5_I4_O)        0.043    12.837 r  infra/ipbus/trans/sm/tx_data[4]_INST_0/O
                         net (fo=1, routed)           2.071    14.907    infra/ipbus/trans/iface/tx_data[4]
    SLICE_X105Y267       LUT5 (Prop_lut5_I0_O)        0.043    14.950 r  infra/ipbus/trans/iface/trans_out[wdata][4]_INST_0/O
                         net (fo=1, routed)           4.606    19.556    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X3Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.241    39.235    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              1.534    40.769    
                         clock uncertainty           -0.085    40.684    
    RAMB36_X3Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.141    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         40.141    
                         arrival time                         -19.556    
  -------------------------------------------------------------------
                         slack                                 20.585    

Slack (MET) :             21.282ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        10.053ns  (logic 2.066ns (20.550%)  route 7.987ns (79.450%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 39.233 - 32.000 ) 
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    1.556ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.421     8.826    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y51         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      1.800    10.626 r  slaves/slave5/reg_reg/DOADO[9]
                         net (fo=1, routed)           0.434    11.060    slaves/slave5/data[9]
    SLICE_X102Y259       LUT3 (Prop_lut3_I0_O)        0.046    11.106 r  slaves/slave5/ipbus_out[ipb_rdata][9]_INST_0/O
                         net (fo=1, routed)           0.315    11.421    slaves/fabric/ipb_from_slaves[5][ipb_rdata][9]
    SLICE_X101Y259       LUT6 (Prop_lut6_I2_O)        0.134    11.555 r  slaves/fabric/ipb_out[ipb_rdata][9]_INST_0/O
                         net (fo=2, routed)           0.893    12.448    infra/ipbus/trans/sm/ipb_in[ipb_rdata][9]
    SLICE_X102Y267       LUT5 (Prop_lut5_I2_O)        0.043    12.491 r  infra/ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           1.505    13.996    infra/ipbus/trans/iface/tx_data[9]
    SLICE_X105Y268       LUT5 (Prop_lut5_I0_O)        0.043    14.039 r  infra/ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           4.841    18.880    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X3Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.239    39.233    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.556    40.789    
                         clock uncertainty           -0.085    40.704    
    RAMB36_X3Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.161    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.161    
                         arrival time                         -18.880    
  -------------------------------------------------------------------
                         slack                                 21.282    

Slack (MET) :             21.587ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 2.071ns (21.175%)  route 7.710ns (78.825%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.421     8.826    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y51         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      1.800    10.626 r  slaves/slave5/reg_reg/DOADO[16]
                         net (fo=1, routed)           0.548    11.174    slaves/slave5/data[16]
    SLICE_X101Y259       LUT2 (Prop_lut2_I1_O)        0.050    11.224 r  slaves/slave5/ipbus_out[ipb_rdata][16]_INST_0/O
                         net (fo=1, routed)           0.348    11.572    slaves/fabric/ipb_from_slaves[5][ipb_rdata][16]
    SLICE_X100Y259       LUT6 (Prop_lut6_I2_O)        0.135    11.707 r  slaves/fabric/ipb_out[ipb_rdata][16]_INST_0/O
                         net (fo=2, routed)           0.457    12.164    infra/ipbus/trans/sm/ipb_in[ipb_rdata][16]
    SLICE_X100Y263       LUT5 (Prop_lut5_I2_O)        0.043    12.207 r  infra/ipbus/trans/sm/tx_data[16]_INST_0/O
                         net (fo=1, routed)           1.357    13.564    infra/ipbus/trans/iface/tx_data[16]
    SLICE_X100Y266       LUT5 (Prop_lut5_I0_O)        0.043    13.607 r  infra/ipbus/trans/iface/trans_out[wdata][16]_INST_0/O
                         net (fo=1, routed)           5.000    18.607    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              1.534    40.822    
                         clock uncertainty           -0.085    40.737    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.194    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.194    
                         arrival time                         -18.607    
  -------------------------------------------------------------------
                         slack                                 21.587    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 2.075ns (21.607%)  route 7.528ns (78.393%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.421     8.826    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y51         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      1.800    10.626 r  slaves/slave5/reg_reg/DOADO[18]
                         net (fo=1, routed)           0.571    11.197    slaves/slave5/data[18]
    SLICE_X104Y256       LUT2 (Prop_lut2_I1_O)        0.051    11.248 r  slaves/slave5/ipbus_out[ipb_rdata][18]_INST_0/O
                         net (fo=1, routed)           0.610    11.858    slaves/fabric/ipb_from_slaves[5][ipb_rdata][18]
    SLICE_X102Y260       LUT6 (Prop_lut6_I2_O)        0.138    11.996 r  slaves/fabric/ipb_out[ipb_rdata][18]_INST_0/O
                         net (fo=2, routed)           0.317    12.313    infra/ipbus/trans/sm/ipb_in[ipb_rdata][18]
    SLICE_X100Y264       LUT5 (Prop_lut5_I2_O)        0.043    12.356 r  infra/ipbus/trans/sm/tx_data[18]_INST_0/O
                         net (fo=1, routed)           0.740    13.096    infra/ipbus/trans/iface/tx_data[18]
    SLICE_X100Y266       LUT5 (Prop_lut5_I0_O)        0.043    13.139 r  infra/ipbus/trans/iface/trans_out[wdata][18]_INST_0/O
                         net (fo=1, routed)           5.290    18.430    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[18]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              1.534    40.822    
                         clock uncertainty           -0.085    40.737    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.194    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.194    
                         arrival time                         -18.430    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.802ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 2.064ns (21.570%)  route 7.505ns (78.430%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 39.291 - 32.000 ) 
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.421     8.826    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y51         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.800    10.626 r  slaves/slave5/reg_reg/DOADO[12]
                         net (fo=1, routed)           0.726    11.353    slaves/slave5/data[12]
    SLICE_X102Y259       LUT2 (Prop_lut2_I1_O)        0.046    11.399 r  slaves/slave5/ipbus_out[ipb_rdata][12]_INST_0/O
                         net (fo=1, routed)           0.533    11.932    slaves/fabric/ipb_from_slaves[5][ipb_rdata][12]
    SLICE_X102Y260       LUT6 (Prop_lut6_I2_O)        0.132    12.064 r  slaves/fabric/ipb_out[ipb_rdata][12]_INST_0/O
                         net (fo=2, routed)           0.580    12.644    infra/ipbus/trans/sm/ipb_in[ipb_rdata][12]
    SLICE_X103Y265       LUT5 (Prop_lut5_I2_O)        0.043    12.687 r  infra/ipbus/trans/sm/tx_data[12]_INST_0/O
                         net (fo=1, routed)           1.726    14.413    infra/ipbus/trans/iface/tx_data[12]
    SLICE_X105Y269       LUT5 (Prop_lut5_I0_O)        0.043    14.456 r  infra/ipbus/trans/iface/trans_out[wdata][12]_INST_0/O
                         net (fo=1, routed)           3.939    18.395    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.297    39.291    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.534    40.825    
                         clock uncertainty           -0.085    40.740    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.197    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         40.197    
                         arrival time                         -18.395    
  -------------------------------------------------------------------
                         slack                                 21.802    

Slack (MET) :             21.825ns  (required time - arrival time)
  Source:                 slaves/slave4/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 1.929ns (20.277%)  route 7.584ns (79.723%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 39.233 - 32.000 ) 
    Source Clock Delay      (SCD):    8.823ns
    Clock Pessimism Removal (CPR):    1.556ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.418     8.823    slaves/slave4/clk
    RAMB36_X3Y52                                                      r  slaves/slave4/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y52         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.800    10.623 r  slaves/slave4/reg_reg/DOADO[10]
                         net (fo=1, routed)           0.754    11.378    slaves/fabric/ipb_from_slaves[4][ipb_rdata][10]
    SLICE_X104Y258       LUT6 (Prop_lut6_I3_O)        0.043    11.421 r  slaves/fabric/ipb_out[ipb_rdata][10]_INST_0/O
                         net (fo=2, routed)           0.605    12.025    infra/ipbus/trans/sm/ipb_in[ipb_rdata][10]
    SLICE_X105Y266       LUT5 (Prop_lut5_I2_O)        0.043    12.068 r  infra/ipbus/trans/sm/tx_data[10]_INST_0/O
                         net (fo=1, routed)           1.709    13.777    infra/ipbus/trans/iface/tx_data[10]
    SLICE_X105Y268       LUT5 (Prop_lut5_I0_O)        0.043    13.820 r  infra/ipbus/trans/iface/trans_out[wdata][10]_INST_0/O
                         net (fo=1, routed)           4.516    18.337    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X3Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.239    39.233    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.556    40.789    
                         clock uncertainty           -0.085    40.704    
    RAMB36_X3Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.161    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.161    
                         arrival time                         -18.337    
  -------------------------------------------------------------------
                         slack                                 21.825    

Slack (MET) :             21.895ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.077ns (21.930%)  route 7.394ns (78.070%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.286ns = ( 39.286 - 32.000 ) 
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.421     8.826    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y51         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      1.800    10.626 r  slaves/slave5/reg_reg/DOADO[20]
                         net (fo=1, routed)           0.716    11.342    slaves/slave5/data[20]
    SLICE_X103Y258       LUT2 (Prop_lut2_I1_O)        0.054    11.396 r  slaves/slave5/ipbus_out[ipb_rdata][20]_INST_0/O
                         net (fo=1, routed)           0.684    12.081    slaves/fabric/ipb_from_slaves[5][ipb_rdata][20]
    SLICE_X101Y263       LUT6 (Prop_lut6_I2_O)        0.137    12.218 r  slaves/fabric/ipb_out[ipb_rdata][20]_INST_0/O
                         net (fo=2, routed)           0.361    12.579    infra/ipbus/trans/sm/ipb_in[ipb_rdata][20]
    SLICE_X101Y265       LUT5 (Prop_lut5_I2_O)        0.043    12.622 r  infra/ipbus/trans/sm/tx_data[20]_INST_0/O
                         net (fo=1, routed)           1.047    13.669    infra/ipbus/trans/iface/tx_data[20]
    SLICE_X101Y266       LUT5 (Prop_lut5_I0_O)        0.043    13.712 r  infra/ipbus/trans/iface/trans_out[wdata][20]_INST_0/O
                         net (fo=1, routed)           4.585    18.297    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X4Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.292    39.286    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.534    40.820    
                         clock uncertainty           -0.085    40.735    
    RAMB36_X4Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.192    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.192    
                         arrival time                         -18.297    
  -------------------------------------------------------------------
                         slack                                 21.895    

Slack (MET) :             21.895ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 1.989ns (21.072%)  route 7.450ns (78.928%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    1.556ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.477     8.882    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X5Y51                                                      r  infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800    10.682 r  infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/DOBDO[1]
                         net (fo=2, routed)           1.128    11.810    infra/ipbus/trans/iface/trans_in[rdata][17]
    SLICE_X106Y259       LUT3 (Prop_lut3_I0_O)        0.051    11.861 r  infra/ipbus/trans/iface/rx_data[17]_INST_0/O
                         net (fo=9, routed)           1.014    12.876    infra/ipbus/trans/iface/rx_data[17]
    SLICE_X100Y265       LUT5 (Prop_lut5_I4_O)        0.138    13.014 r  infra/ipbus/trans/iface/trans_out[wdata][17]_INST_0/O
                         net (fo=1, routed)           5.307    18.321    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[17]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              1.556    40.844    
                         clock uncertainty           -0.085    40.759    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.216    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.216    
                         arrival time                         -18.321    
  -------------------------------------------------------------------
                         slack                                 21.895    

Slack (MET) :             22.090ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 0.438ns (4.701%)  route 8.880ns (95.299%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 39.291 - 32.000 ) 
    Source Clock Delay      (SCD):    8.790ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.384     8.790    infra/ipbus/trans/sm/clk
    SLICE_X100Y260                                                    r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y260       FDRE (Prop_fdre_C_Q)         0.223     9.013 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=38, routed)          0.483     9.496    slaves/ipb_in[ipb_addr][1]
    SLICE_X101Y260       LUT5 (Prop_lut5_I4_O)        0.043     9.539 f  slaves/fabric_i_2/O
                         net (fo=69, routed)          1.968    11.507    slaves/fabric/sel[1]
    SLICE_X94Y259        LUT5 (Prop_lut5_I2_O)        0.043    11.550 r  slaves/fabric/ipb_out[ipb_rdata][14]_INST_0_i_1/O
                         net (fo=1, routed)           0.528    12.078    slaves/fabric/n_0_ipb_out[ipb_rdata][14]_INST_0_i_1
    SLICE_X101Y259       LUT6 (Prop_lut6_I5_O)        0.043    12.121 r  slaves/fabric/ipb_out[ipb_rdata][14]_INST_0/O
                         net (fo=2, routed)           0.815    12.936    infra/ipbus/trans/sm/ipb_in[ipb_rdata][14]
    SLICE_X106Y266       LUT5 (Prop_lut5_I2_O)        0.043    12.979 r  infra/ipbus/trans/sm/tx_data[14]_INST_0/O
                         net (fo=1, routed)           1.569    14.547    infra/ipbus/trans/iface/tx_data[14]
    SLICE_X105Y269       LUT5 (Prop_lut5_I0_O)        0.043    14.590 r  infra/ipbus/trans/iface/trans_out[wdata][14]_INST_0/O
                         net (fo=1, routed)           3.517    18.107    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[14]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.297    39.291    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.534    40.825    
                         clock uncertainty           -0.085    40.740    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.197    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         40.197    
                         arrival time                         -18.107    
  -------------------------------------------------------------------
                         slack                                 22.090    

Slack (MET) :             22.236ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (CLKOUT1 rise@32.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 1.972ns (21.595%)  route 7.160ns (78.405%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    8.826ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.421     8.826    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y51         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      1.800    10.626 r  slaves/slave5/reg_reg/DOADO[19]
                         net (fo=1, routed)           0.417    11.043    slaves/slave5/data[19]
    SLICE_X103Y258       LUT2 (Prop_lut2_I1_O)        0.043    11.086 r  slaves/slave5/ipbus_out[ipb_rdata][19]_INST_0/O
                         net (fo=1, routed)           0.599    11.686    slaves/fabric/ipb_from_slaves[5][ipb_rdata][19]
    SLICE_X101Y260       LUT6 (Prop_lut6_I2_O)        0.043    11.729 r  slaves/fabric/ipb_out[ipb_rdata][19]_INST_0/O
                         net (fo=2, routed)           0.465    12.193    infra/ipbus/trans/sm/ipb_in[ipb_rdata][19]
    SLICE_X100Y266       LUT5 (Prop_lut5_I2_O)        0.043    12.236 r  infra/ipbus/trans/sm/tx_data[19]_INST_0/O
                         net (fo=1, routed)           1.016    13.252    infra/ipbus/trans/iface/tx_data[19]
    SLICE_X101Y264       LUT5 (Prop_lut5_I0_O)        0.043    13.295 r  infra/ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           4.663    17.958    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              1.534    40.822    
                         clock uncertainty           -0.085    40.737    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.194    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         40.194    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                 22.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.321%)  route 0.209ns (67.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.619     3.421    slaves/slave5/clk
    SLICE_X105Y258                                                    r  slaves/slave5/ptr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.100     3.521 r  slaves/slave5/ptr_reg[9]/Q
                         net (fo=3, routed)           0.209     3.730    slaves/slave5/ptr_reg__0[9]
    RAMB36_X3Y51         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.874     4.340    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.464    
    RAMB36_X3Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.647    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.149%)  route 0.211ns (67.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.619     3.421    slaves/slave5/clk
    SLICE_X105Y257                                                    r  slaves/slave5/ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y257       FDRE (Prop_fdre_C_Q)         0.100     3.521 r  slaves/slave5/ptr_reg[4]/Q
                         net (fo=5, routed)           0.211     3.732    slaves/slave5/ptr_reg__0[4]
    RAMB36_X3Y51         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.874     4.340    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.464    
    RAMB36_X3Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.647    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.878ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.614     3.416    infra/ipbus/trans/sm/clk
    SLICE_X99Y258                                                     r  infra/ipbus/trans/sm/rmw_coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_fdre_C_Q)         0.100     3.516 r  infra/ipbus/trans/sm/rmw_coeff_reg[5]/Q
                         net (fo=1, routed)           0.055     3.570    infra/ipbus/trans/sm/rmw_coeff[5]
    SLICE_X98Y258        LUT5 (Prop_lut5_I4_O)        0.028     3.598 r  infra/ipbus/trans/sm/rmw_result[5]_i_1/O
                         net (fo=1, routed)           0.000     3.598    infra/ipbus/trans/sm/rmw_result[5]
    SLICE_X98Y258        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.838     4.305    infra/ipbus/trans/sm/clk
    SLICE_X98Y258                                                     r  infra/ipbus/trans/sm/rmw_result_reg[5]/C
                         clock pessimism             -0.878     3.427    
    SLICE_X98Y258        FDRE (Hold_fdre_C_D)         0.087     3.514    infra/ipbus/trans/sm/rmw_result_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.667%)  route 0.216ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.619     3.421    slaves/slave5/clk
    SLICE_X105Y257                                                    r  slaves/slave5/ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y257       FDRE (Prop_fdre_C_Q)         0.100     3.521 r  slaves/slave5/ptr_reg[7]/Q
                         net (fo=5, routed)           0.216     3.736    slaves/slave5/ptr_reg__0[7]
    RAMB36_X3Y51         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.874     4.340    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.464    
    RAMB36_X3Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.647    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.100ns (31.212%)  route 0.220ns (68.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.620     3.422    slaves/slave5/clk
    SLICE_X105Y256                                                    r  slaves/slave5/ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y256       FDRE (Prop_fdre_C_Q)         0.100     3.522 r  slaves/slave5/ptr_reg[1]/Q
                         net (fo=8, routed)           0.220     3.742    slaves/slave5/ptr_reg__0[1]
    RAMB36_X3Y51         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.874     4.340    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.464    
    RAMB36_X3Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.647    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.182%)  route 0.221ns (68.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.620     3.422    slaves/slave5/clk
    SLICE_X105Y256                                                    r  slaves/slave5/ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y256       FDRE (Prop_fdre_C_Q)         0.100     3.522 r  slaves/slave5/ptr_reg[2]/Q
                         net (fo=7, routed)           0.221     3.742    slaves/slave5/ptr_reg__0[2]
    RAMB36_X3Y51         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.874     4.340    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.464    
    RAMB36_X3Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.647    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.902%)  route 0.224ns (69.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.619     3.421    slaves/slave5/clk
    SLICE_X105Y258                                                    r  slaves/slave5/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y258       FDRE (Prop_fdre_C_Q)         0.100     3.521 r  slaves/slave5/ptr_reg[6]/Q
                         net (fo=6, routed)           0.224     3.744    slaves/slave5/ptr_reg__0[6]
    RAMB36_X3Y51         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.874     4.340    slaves/slave5/clk
    RAMB36_X3Y51                                                      r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.464    
    RAMB36_X3Y51         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.647    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.540%)  route 0.053ns (26.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.878ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.612     3.414    infra/ipbus/trans/sm/clk
    SLICE_X94Y259                                                     r  infra/ipbus/trans/sm/rmw_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y259        FDRE (Prop_fdre_C_Q)         0.118     3.532 r  infra/ipbus/trans/sm/rmw_coeff_reg[14]/Q
                         net (fo=1, routed)           0.053     3.584    infra/ipbus/trans/sm/rmw_coeff[14]
    SLICE_X95Y259        LUT5 (Prop_lut5_I4_O)        0.028     3.612 r  infra/ipbus/trans/sm/rmw_result[14]_i_1/O
                         net (fo=1, routed)           0.000     3.612    infra/ipbus/trans/sm/rmw_result[14]
    SLICE_X95Y259        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.836     4.303    infra/ipbus/trans/sm/clk
    SLICE_X95Y259                                                     r  infra/ipbus/trans/sm/rmw_result_reg[14]/C
                         clock pessimism             -0.878     3.425    
    SLICE_X95Y259        FDRE (Hold_fdre_C_D)         0.060     3.485    infra/ipbus/trans/sm/rmw_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.302ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.878ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.611     3.413    infra/ipbus/trans/sm/clk
    SLICE_X92Y261                                                     r  infra/ipbus/trans/sm/rmw_coeff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y261        FDRE (Prop_fdre_C_Q)         0.100     3.513 r  infra/ipbus/trans/sm/rmw_coeff_reg[16]/Q
                         net (fo=1, routed)           0.079     3.591    infra/ipbus/trans/sm/rmw_coeff[16]
    SLICE_X93Y261        LUT5 (Prop_lut5_I4_O)        0.028     3.619 r  infra/ipbus/trans/sm/rmw_result[16]_i_1/O
                         net (fo=1, routed)           0.000     3.619    infra/ipbus/trans/sm/rmw_result[16]
    SLICE_X93Y261        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.835     4.302    infra/ipbus/trans/sm/clk
    SLICE_X93Y261                                                     r  infra/ipbus/trans/sm/rmw_result_reg[16]/C
                         clock pessimism             -0.878     3.424    
    SLICE_X93Y261        FDRE (Hold_fdre_C_D)         0.060     3.484    infra/ipbus/trans/sm/rmw_result_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.375%)  route 0.103ns (44.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.612     3.414    infra/ipbus/trans/sm/clk
    SLICE_X95Y258                                                     r  infra/ipbus/trans/sm/rmw_coeff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y258        FDRE (Prop_fdre_C_Q)         0.100     3.514 r  infra/ipbus/trans/sm/rmw_coeff_reg[8]/Q
                         net (fo=1, routed)           0.103     3.617    infra/ipbus/trans/sm/rmw_coeff[8]
    SLICE_X96Y258        LUT5 (Prop_lut5_I4_O)        0.028     3.645 r  infra/ipbus/trans/sm/rmw_result[8]_i_1/O
                         net (fo=1, routed)           0.000     3.645    infra/ipbus/trans/sm/rmw_result[8]
    SLICE_X96Y258        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.838     4.305    infra/ipbus/trans/sm/clk
    SLICE_X96Y258                                                     r  infra/ipbus/trans/sm/rmw_result_reg[8]/C
                         clock pessimism             -0.858     3.447    
    SLICE_X96Y258        FDRE (Hold_fdre_C_D)         0.061     3.508    infra/ipbus/trans/sm/rmw_result_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 0 16 }
Period:             32.000
Sources:            { infra/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X5Y50     infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X3Y53     infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X4Y51     infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X3Y50     infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X5Y51     infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X5Y52     infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X5Y53     infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X4Y50     infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X4Y53     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X3Y55     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   32.000  181.360  MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X108Y260   infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X96Y271    infra/clocks/rctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X96Y271    infra/clocks/rctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X96Y271    infra/clocks/rctr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X96Y271    infra/clocks/rctr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X99Y265    infra/ipbus/trans/sm/hdr_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X100Y265   infra/ipbus/trans/sm/hdr_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X100Y265   infra/ipbus/trans/sm/hdr_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X99Y265    infra/ipbus/trans/sm/hdr_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X94Y259    infra/ipbus/trans/sm/rmw_coeff_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X102Y273   infra/clocks/nuke_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X96Y271    infra/clocks/rctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X96Y271    infra/clocks/rctr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X96Y271    infra/clocks/rctr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X96Y271    infra/clocks/rctr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X106Y271   infra/clocks/rst_ipb_ctrl_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X106Y271   infra/clocks/rst_ipb_ctrl_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X97Y271    infra/clocks/rst_ipb_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X102Y261   infra/ipbus/trans/cfg/vec_out_reg[81]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X102Y261   infra/ipbus/trans/cfg/vec_out_reg[81]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { infra/clocks/mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     25.000  23.929   MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   25.000  188.360  MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT3
  To Clock:  CLKOUT3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT3
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { infra/clocks/mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFH/I                  n/a            1.408     16.000  14.591  BUFHCE_X0Y71         infra/eth/bufh_tx/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     16.000  14.929  MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform:           { 0 8 }
Period:             16.000
Sources:            { infra/eth/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     16.000  14.929   MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     16.000  14.929   MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   16.000  84.000   MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  n_4_mmcm
  To Clock:  n_4_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       14.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.309ns (18.666%)  route 1.346ns (81.334%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.290     4.910    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y286       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.309ns (18.666%)  route 1.346ns (81.334%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.290     4.910    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y286       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.309ns (18.666%)  route 1.346ns (81.334%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.290     4.910    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y286       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.309ns (18.666%)  route 1.346ns (81.334%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.290     4.910    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y286       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.309ns (19.347%)  route 1.288ns (80.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.232     4.852    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y288                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y288       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.309ns (19.347%)  route 1.288ns (80.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.232     4.852    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y288                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y288       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.309ns (19.347%)  route 1.288ns (80.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.232     4.852    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y288                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y288       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.309ns (19.347%)  route 1.288ns (80.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.232     4.852    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y288                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.314    19.230    
                         clock uncertainty           -0.057    19.173    
    SLICE_X140Y288       FDRE (Setup_fdre_C_CE)      -0.201    18.972    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.145ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.309ns (19.643%)  route 1.264ns (80.357%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 18.917 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.208     4.828    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.620    18.917    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y289                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.314    19.231    
                         clock uncertainty           -0.057    19.174    
    SLICE_X140Y289       FDRE (Setup_fdre_C_CE)      -0.201    18.973    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 14.145    

Slack (MET) :             14.169ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (n_4_mmcm rise@16.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.309ns (19.643%)  route 1.264ns (80.357%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 18.916 - 16.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.255    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y287       FDRE (Prop_fdre_C_Q)         0.223     3.478 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.622     4.100    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X141Y287       LUT6 (Prop_lut6_I1_O)        0.043     4.143 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.434     4.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X141Y288       LUT4 (Prop_lut4_I2_O)        0.043     4.620 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.208     4.828    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_2__0
    SLICE_X140Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    18.916    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X140Y287                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.339    19.255    
                         clock uncertainty           -0.057    19.198    
    SLICE_X140Y287       FDRE (Setup_fdre_C_CE)      -0.201    18.997    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                 14.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.337     1.178    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y290                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y290       FDPE (Prop_fdpe_C_Q)         0.091     1.269 r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.321    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync_reg1
    SLICE_X141Y290       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.490     1.608    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y290                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.430     1.178    
    SLICE_X141Y290       FDPE (Hold_fdpe_C_D)        -0.006     1.172    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.175    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X139Y285                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y285       FDPE (Prop_fdpe_C_Q)         0.091     1.266 r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.318    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync_reg1
    SLICE_X139Y285       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.486     1.604    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X139Y285                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.429     1.175    
    SLICE_X139Y285       FDPE (Hold_fdpe_C_D)        -0.006     1.169    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.325     1.166    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X140Y275                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y275       FDPE (Prop_fdpe_C_Q)         0.091     1.257 r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.313    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X140Y275       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.475     1.593    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X140Y275                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.427     1.166    
    SLICE_X140Y275       FDPE (Hold_fdpe_C_D)        -0.006     1.160    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.236%)  route 0.060ns (27.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.177    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X141Y288                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y288       FDRE (Prop_fdre_C_Q)         0.091     1.268 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.060     1.328    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X141Y288       LUT6 (Prop_lut6_I4_O)        0.066     1.394 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     1.394    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_wait_bypass_i_1__0
    SLICE_X141Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.489     1.607    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X141Y288                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.430     1.177    
    SLICE_X141Y288       FDRE (Hold_fdre_C_D)         0.060     1.237    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.337     1.178    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y290                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y290       FDPE (Prop_fdpe_C_Q)         0.091     1.269 r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     1.364    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync_reg5
    SLICE_X141Y291       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.490     1.608    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y291                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.416     1.192    
    SLICE_X141Y291       FDPE (Hold_fdpe_C_D)         0.011     1.203    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.175    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X139Y285                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y285       FDPE (Prop_fdpe_C_Q)         0.091     1.266 r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     1.361    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync_reg5
    SLICE_X139Y286       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.486     1.604    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X139Y286                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism             -0.416     1.188    
    SLICE_X139Y286       FDPE (Hold_fdpe_C_D)         0.011     1.199    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.157%)  route 0.098ns (51.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.325     1.166    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X140Y275                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y275       FDPE (Prop_fdpe_C_Q)         0.091     1.257 r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.098     1.355    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg5
    SLICE_X140Y276       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.476     1.594    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X140Y276                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism             -0.416     1.178    
    SLICE_X140Y276       FDPE (Hold_fdpe_C_D)         0.011     1.189    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[14]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.100ns (22.105%)  route 0.352ns (77.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.328     1.169    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y278                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y278       FDRE (Prop_fdre_C_Q)         0.100     1.269 r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[14]/Q
                         net (fo=1, routed)           0.352     1.621    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[14]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.655     1.773    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y10                                               r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.416     1.357    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.078     1.435    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.280%)  route 0.161ns (55.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.327     1.168    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X137Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y277       FDRE (Prop_fdre_C_Q)         0.100     1.268 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.161     1.429    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X141Y277       LUT6 (Prop_lut6_I5_O)        0.028     1.457 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.457    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_wait_bypass_i_1
    SLICE_X141Y277       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.478     1.596    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X141Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.397     1.199    
    SLICE_X141Y277       FDRE (Hold_fdre_C_D)         0.060     1.259    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.337     1.178    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y290                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y290       FDPE (Prop_fdpe_C_Q)         0.100     1.278 r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync2/Q
                         net (fo=1, routed)           0.148     1.426    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync_reg2
    SLICE_X141Y290       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.490     1.608    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y290                                                    r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync3/C
                         clock pessimism             -0.430     1.178    
    SLICE_X141Y290       FDPE (Hold_fdpe_C_D)         0.044     1.222    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_4_mmcm
Waveform:           { 0 8 }
Period:             16.000
Sources:            { infra/eth/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.408     16.000  14.591   BUFHCE_X1Y70         infra/eth/bufr_62_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071     16.000  14.929   MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X141Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKOUT1
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X139Y285       infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X139Y285       infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync3/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X139Y285       infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X145Y285       infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X145Y284       infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X145Y284       infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X145Y284       infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X145Y284       infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X145Y282       infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X145Y282       infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X141Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X138Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X141Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X141Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  n_6_mmcm
  To Clock:  n_6_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 0.330ns (4.816%)  route 6.522ns (95.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 10.914 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.618     3.207    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X119Y254                                                    r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y254       FDRE (Prop_fdre_C_Q)         0.204     3.411 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          6.522     9.933    infra/ipbus/udp_if/tx_ram_selector/write_buf[3]
    SLICE_X123Y257       LUT6 (Prop_lut6_I2_O)        0.126    10.059 r  infra/ipbus/udp_if/tx_ram_selector/clean_i[7]_i_1/O
                         net (fo=1, routed)           0.000    10.059    infra/ipbus/udp_if/tx_ram_selector/n_0_clean_i[7]_i_1
    SLICE_X123Y257       FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.617    10.914    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X123Y257                                                    r  infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[7]/C
                         clock pessimism              0.292    11.206    
                         clock uncertainty           -0.053    11.153    
    SLICE_X123Y257       FDRE (Setup_fdre_C_D)        0.034    11.187    infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.330ns (4.911%)  route 6.390ns (95.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 10.914 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.618     3.207    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X119Y254                                                    r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y254       FDRE (Prop_fdre_C_Q)         0.204     3.411 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          6.390     9.801    infra/ipbus/udp_if/tx_ram_selector/write_buf[3]
    SLICE_X123Y257       LUT6 (Prop_lut6_I0_O)        0.126     9.927 r  infra/ipbus/udp_if/tx_ram_selector/clean_i[14]_i_1/O
                         net (fo=1, routed)           0.000     9.927    infra/ipbus/udp_if/tx_ram_selector/n_0_clean_i[14]_i_1
    SLICE_X123Y257       FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.617    10.914    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X123Y257                                                    r  infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[14]/C
                         clock pessimism              0.292    11.206    
                         clock uncertainty           -0.053    11.153    
    SLICE_X123Y257       FDRE (Setup_fdre_C_D)        0.034    11.187    infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[14]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.330ns (4.912%)  route 6.388ns (95.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 10.914 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.618     3.207    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X119Y254                                                    r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y254       FDRE (Prop_fdre_C_Q)         0.204     3.411 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          6.388     9.799    infra/ipbus/udp_if/tx_ram_selector/write_buf[3]
    SLICE_X123Y257       LUT6 (Prop_lut6_I2_O)        0.126     9.925 r  infra/ipbus/udp_if/tx_ram_selector/clean_i[4]_i_1/O
                         net (fo=1, routed)           0.000     9.925    infra/ipbus/udp_if/tx_ram_selector/n_0_clean_i[4]_i_1
    SLICE_X123Y257       FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.617    10.914    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X123Y257                                                    r  infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[4]/C
                         clock pessimism              0.292    11.206    
                         clock uncertainty           -0.053    11.153    
    SLICE_X123Y257       FDRE (Setup_fdre_C_D)        0.033    11.186    infra/ipbus/udp_if/tx_ram_selector/clean_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status/shift_buf_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.345ns (7.535%)  route 4.234ns (92.465%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.650     3.239    infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X126Y272                                                    r  infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y272       FDRE (Prop_fdre_C_Q)         0.259     3.498 r  infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tvalid_reg/Q
                         net (fo=379, routed)         1.112     4.610    infra/ipbus/udp_if/status/mac_rx_valid
    SLICE_X121Y262       LUT2 (Prop_lut2_I0_O)        0.043     4.653 r  infra/ipbus/udp_if/status/status_we_i_1/O
                         net (fo=145, routed)         3.121     7.775    infra/ipbus/udp_if/status/status_we0
    SLICE_X142Y252       LUT6 (Prop_lut6_I2_O)        0.043     7.818 r  infra/ipbus/udp_if/status/shift_buf[72]_i_1/O
                         net (fo=1, routed)           0.000     7.818    infra/ipbus/udp_if/status/n_0_shift_buf[72]_i_1
    SLICE_X142Y252       FDRE                                         r  infra/ipbus/udp_if/status/shift_buf_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/ipbus/udp_if/status/mac_clk
    SLICE_X142Y252                                                    r  infra/ipbus/udp_if/status/shift_buf_reg[72]/C
                         clock pessimism              0.292    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X142Y252       FDRE (Setup_fdre_C_D)        0.065    11.224    infra/ipbus/udp_if/status/shift_buf_reg[72]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_in_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.302ns (6.976%)  route 4.027ns (93.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.918ns = ( 10.918 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.600     3.189    infra/clocks/clki_125
    SLICE_X116Y273                                                    r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y273       FDRE (Prop_fdre_C_Q)         0.259     3.448 r  infra/clocks/rst_125_reg/Q
                         net (fo=858, routed)         2.622     6.070    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X135Y250       LUT2 (Prop_lut2_I0_O)        0.043     6.113 r  infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_2/O
                         net (fo=128, routed)         1.406     7.518    infra/ipbus/udp_if/status_buffer/n_0_ipbus_in[127]_i_2
    SLICE_X144Y259       FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.621    10.918    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X144Y259                                                    r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[107]/C
                         clock pessimism              0.292    11.210    
                         clock uncertainty           -0.053    11.157    
    SLICE_X144Y259       FDRE (Setup_fdre_C_CE)      -0.201    10.956    infra/ipbus/udp_if/status_buffer/ipbus_in_reg[107]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status/shift_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.345ns (7.709%)  route 4.130ns (92.291%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.650     3.239    infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X126Y272                                                    r  infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y272       FDRE (Prop_fdre_C_Q)         0.259     3.498 r  infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tvalid_reg/Q
                         net (fo=379, routed)         1.112     4.610    infra/ipbus/udp_if/status/mac_rx_valid
    SLICE_X121Y262       LUT2 (Prop_lut2_I0_O)        0.043     4.653 r  infra/ipbus/udp_if/status/status_we_i_1/O
                         net (fo=145, routed)         3.018     7.671    infra/ipbus/udp_if/status/status_we0
    SLICE_X138Y252       LUT6 (Prop_lut6_I2_O)        0.043     7.714 r  infra/ipbus/udp_if/status/shift_buf[28]_i_1/O
                         net (fo=1, routed)           0.000     7.714    infra/ipbus/udp_if/status/n_0_shift_buf[28]_i_1
    SLICE_X138Y252       FDRE                                         r  infra/ipbus/udp_if/status/shift_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/ipbus/udp_if/status/mac_clk
    SLICE_X138Y252                                                    r  infra/ipbus/udp_if/status/shift_buf_reg[28]/C
                         clock pessimism              0.292    11.212    
                         clock uncertainty           -0.053    11.159    
    SLICE_X138Y252       FDRE (Setup_fdre_C_D)        0.066    11.225    infra/ipbus/udp_if/status/shift_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.929ns (43.814%)  route 2.474ns (56.186%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 10.909 - 8.000 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.626     3.215    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X3Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y55         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     5.015 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DOBDO[2]
                         net (fo=1, routed)           1.083     6.097    infra/ipbus/udp_if/ipbus_tx_ram/n_65_ram_reg_1
    SLICE_X120Y277       LUT6 (Prop_lut6_I0_O)        0.043     6.140 r  infra/ipbus/udp_if/ipbus_tx_ram/tx_dob[6]_INST_0/O
                         net (fo=3, routed)           0.581     6.721    infra/ipbus/udp_if/tx_main/udpdob[6]
    SLICE_X122Y268       LUT6 (Prop_lut6_I5_O)        0.043     6.764 r  infra/ipbus/udp_if/tx_main/mac_tx_data_int[6]_i_2/O
                         net (fo=1, routed)           0.429     7.193    infra/ipbus/udp_if/tx_main/n_0_mac_tx_data_int[6]_i_2
    SLICE_X126Y266       LUT4 (Prop_lut4_I0_O)        0.043     7.236 r  infra/ipbus/udp_if/tx_main/mac_tx_data_int[6]_i_1/O
                         net (fo=2, routed)           0.381     7.617    infra/ipbus/udp_if/tx_main/next_mac_tx_data[6]
    SLICE_X131Y266       FDRE                                         r  infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.612    10.909    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X131Y266                                                    r  infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]/C
                         clock pessimism              0.292    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X131Y266       FDRE (Setup_fdre_C_D)       -0.019    11.129    infra/ipbus/udp_if/tx_main/mac_tx_data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.129    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_in_reg[123]/CE
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.302ns (7.111%)  route 3.945ns (92.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 10.917 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.600     3.189    infra/clocks/clki_125
    SLICE_X116Y273                                                    r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y273       FDRE (Prop_fdre_C_Q)         0.259     3.448 r  infra/clocks/rst_125_reg/Q
                         net (fo=858, routed)         2.622     6.070    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X135Y250       LUT2 (Prop_lut2_I0_O)        0.043     6.113 r  infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_2/O
                         net (fo=128, routed)         1.323     7.436    infra/ipbus/udp_if/status_buffer/n_0_ipbus_in[127]_i_2
    SLICE_X144Y260       FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[123]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.620    10.917    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X144Y260                                                    r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[123]/C
                         clock pessimism              0.292    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X144Y260       FDRE (Setup_fdre_C_CE)      -0.201    10.955    infra/ipbus/udp_if/status_buffer/ipbus_in_reg[123]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_in_reg[91]/CE
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.302ns (7.111%)  route 3.945ns (92.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 10.917 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.600     3.189    infra/clocks/clki_125
    SLICE_X116Y273                                                    r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y273       FDRE (Prop_fdre_C_Q)         0.259     3.448 r  infra/clocks/rst_125_reg/Q
                         net (fo=858, routed)         2.622     6.070    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X135Y250       LUT2 (Prop_lut2_I0_O)        0.043     6.113 r  infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_2/O
                         net (fo=128, routed)         1.323     7.436    infra/ipbus/udp_if/status_buffer/n_0_ipbus_in[127]_i_2
    SLICE_X144Y260       FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.620    10.917    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X144Y260                                                    r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[91]/C
                         clock pessimism              0.292    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X144Y260       FDRE (Setup_fdre_C_CE)      -0.201    10.955    infra/ipbus/udp_if/status_buffer/ipbus_in_reg[91]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_in_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.302ns (7.111%)  route 3.945ns (92.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 10.917 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.600     3.189    infra/clocks/clki_125
    SLICE_X116Y273                                                    r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y273       FDRE (Prop_fdre_C_Q)         0.259     3.448 r  infra/clocks/rst_125_reg/Q
                         net (fo=858, routed)         2.622     6.070    infra/ipbus/udp_if/status_buffer/rst_macclk
    SLICE_X135Y250       LUT2 (Prop_lut2_I0_O)        0.043     6.113 r  infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_2/O
                         net (fo=128, routed)         1.323     7.436    infra/ipbus/udp_if/status_buffer/n_0_ipbus_in[127]_i_2
    SLICE_X144Y260       FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.620    10.917    infra/ipbus/udp_if/status_buffer/mac_clk
    SLICE_X144Y260                                                    r  infra/ipbus/udp_if/status_buffer/ipbus_in_reg[99]/C
                         clock pessimism              0.292    11.209    
                         clock uncertainty           -0.053    11.156    
    SLICE_X144Y260       FDRE (Setup_fdre_C_CE)      -0.201    10.955    infra/ipbus/udp_if/status_buffer/ipbus_in_reg[99]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_77/D
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.447%)  route 0.101ns (48.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.326     1.167    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X134Y273                                                    r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y273       FDSE (Prop_fdse_C_Q)         0.107     1.274 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/Q
                         net (fo=1, routed)           0.101     1.375    infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[74]__1
    SLICE_X132Y272       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_77/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.477     1.595    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X132Y272                                                    r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_77/CLK
                         clock pessimism             -0.397     1.198    
    SLICE_X132Y272       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.316    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_77
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[290]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____data_buffer_reg_s_2/D
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.300     1.141    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X115Y266                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y266       FDRE (Prop_fdre_C_Q)         0.091     1.232 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[290]/Q
                         net (fo=1, routed)           0.053     1.285    infra/ipbus/udp_if/RARP_block/data_buffer[290]
    SLICE_X114Y266       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____data_buffer_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.450     1.568    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X114Y266                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____data_buffer_reg_s_2/CLK
                         clock pessimism             -0.416     1.152    
    SLICE_X114Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.215    infra/ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____data_buffer_reg_s_2
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[281]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[321]_srl5____data_buffer_reg_s_3/D
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.298     1.139    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X115Y268                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[281]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y268       FDRE (Prop_fdre_C_Q)         0.091     1.230 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[281]/Q
                         net (fo=1, routed)           0.106     1.336    infra/ipbus/udp_if/RARP_block/data_buffer[281]
    SLICE_X114Y268       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[321]_srl5____data_buffer_reg_s_3/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.448     1.566    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X114Y268                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[321]_srl5____data_buffer_reg_s_3/CLK
                         clock pessimism             -0.416     1.150    
    SLICE_X114Y268       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.266    infra/ipbus/udp_if/RARP_block/data_buffer_reg[321]_srl5____data_buffer_reg_s_3
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/D
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.854%)  route 0.139ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.295     1.136    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X109Y270                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y270       FDSE (Prop_fdse_C_Q)         0.100     1.236 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/Q
                         net (fo=1, routed)           0.139     1.375    infra/ipbus/udp_if/RARP_block/data_buffer[211]
    SLICE_X108Y271       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.444     1.562    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X108Y271                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/CLK
                         clock pessimism             -0.415     1.147    
    SLICE_X108Y271       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.301    infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[74]/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[106]_srl4___data_buffer_reg_r_7/D
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.295     1.136    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X109Y270                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y270       FDSE (Prop_fdse_C_Q)         0.100     1.236 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[74]/Q
                         net (fo=1, routed)           0.094     1.330    infra/ipbus/udp_if/RARP_block/data_buffer[74]
    SLICE_X110Y270       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[106]_srl4___data_buffer_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.445     1.563    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X110Y270                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[106]_srl4___data_buffer_reg_r_7/CLK
                         clock pessimism             -0.415     1.148    
    SLICE_X110Y270       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.250    infra/ipbus/udp_if/RARP_block/data_buffer_reg[106]_srl4___data_buffer_reg_r_7
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__3/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____pkt_mask_reg_s_41/D
                            (rising edge-triggered cell SRLC32E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.330     1.171    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X127Y265                                                    r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y265       FDRE (Prop_fdre_C_Q)         0.100     1.271 r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[12]__3/Q
                         net (fo=1, routed)           0.095     1.366    infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[12]__3
    SLICE_X126Y264       SRLC32E                                      r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____pkt_mask_reg_s_41/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.481     1.599    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X126Y264                                                    r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____pkt_mask_reg_s_41/CLK
                         clock pessimism             -0.415     1.184    
    SLICE_X126Y264       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.286    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[33]__3_srl21____pkt_mask_reg_s_41
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_79/D
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.325     1.166    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X133Y273                                                    r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y273       FDSE (Prop_fdse_C_Q)         0.100     1.266 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/Q
                         net (fo=1, routed)           0.095     1.361    infra/ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[73]__1
    SLICE_X132Y272       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_79/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.477     1.595    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X132Y272                                                    r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_79/CLK
                         clock pessimism             -0.416     1.179    
    SLICE_X132Y272       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.278    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_79
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/ping/shift_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ping/shift_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.304     1.145    infra/ipbus/udp_if/ping/mac_clk
    SLICE_X115Y259                                                    r  infra/ipbus/udp_if/ping/shift_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y259       FDRE (Prop_fdre_C_Q)         0.100     1.245 r  infra/ipbus/udp_if/ping/shift_buf_reg[3]/Q
                         net (fo=1, routed)           0.054     1.299    infra/ipbus/udp_if/ping/shift_buf[3]
    SLICE_X114Y259       LUT6 (Prop_lut6_I5_O)        0.028     1.327 r  infra/ipbus/udp_if/ping/shift_buf[11]_i_1/O
                         net (fo=1, routed)           0.000     1.327    infra/ipbus/udp_if/ping/p_1_in[11]
    SLICE_X114Y259       FDRE                                         r  infra/ipbus/udp_if/ping/shift_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.456     1.574    infra/ipbus/udp_if/ping/mac_clk
    SLICE_X114Y259                                                    r  infra/ipbus/udp_if/ping/shift_buf_reg[11]/C
                         clock pessimism             -0.418     1.156    
    SLICE_X114Y259       FDRE (Hold_fdre_C_D)         0.087     1.243    infra/ipbus/udp_if/ping/shift_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_main/addr_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/internal_ram/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.960%)  route 0.213ns (68.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.329     1.170    infra/ipbus/udp_if/tx_main/mac_clk
    SLICE_X123Y263                                                    r  infra/ipbus/udp_if/tx_main/addr_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y263       FDRE (Prop_fdre_C_Q)         0.100     1.270 r  infra/ipbus/udp_if/tx_main/addr_int_reg[3]/Q
                         net (fo=35, routed)          0.213     1.483    infra/ipbus/udp_if/internal_ram/addrb[3]
    RAMB36_X4Y52         RAMB36E1                                     r  infra/ipbus/udp_if/internal_ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.513     1.631    infra/ipbus/udp_if/internal_ram/ClkA
    RAMB36_X4Y52                                                      r  infra/ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.415     1.216    
    RAMB36_X4Y52         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.399    infra/ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[247]/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.296     1.137    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X117Y271                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y271       FDSE (Prop_fdse_C_Q)         0.100     1.237 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[247]/Q
                         net (fo=1, routed)           0.055     1.292    infra/ipbus/udp_if/RARP_block/data_buffer[247]
    SLICE_X116Y271       FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.445     1.563    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X116Y271                                                    r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[255]/C
                         clock pessimism             -0.415     1.148    
    SLICE_X116Y271       FDRE (Hold_fdre_C_D)         0.059     1.207    infra/ipbus/udp_if/RARP_block/data_buffer_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_6_mmcm
Waveform:           { 0 4 }
Period:             8.000
Sources:            { infra/eth/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X4Y52         infra/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839     8.000   6.161    RAMB36_X4Y52         infra/ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X5Y50         infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X3Y53         infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X4Y51         infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X3Y50         infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X5Y51         infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X5Y52         infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X5Y53         infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X132Y278       infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/delay_rx_data_valid/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y281       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[0].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[2].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[3].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[6].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[7].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X126Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RX_DV1/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y281       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[0].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[2].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[3].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[6].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X130Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RXD_BUS[7].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X126Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RX_DV1/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X126Y282       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RX_DV2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack        1.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.631ns  (logic 0.236ns (14.473%)  route 1.395ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        -4.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.287ns = ( 16.287 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.395    14.576    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X135Y279       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.287    16.287    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y279                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.000    16.287    
                         clock uncertainty           -0.035    16.252    
    SLICE_X135Y279       FDRE (Setup_fdre_C_R)       -0.384    15.868    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         15.868    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.636ns  (logic 0.236ns (14.426%)  route 1.400ns (85.574%))
  Logic Levels:           0  
  Clock Path Skew:        -4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 16.578 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.400    14.581    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X138Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.578    16.578    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y285                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.000    16.578    
                         clock uncertainty           -0.035    16.543    
    SLICE_X138Y285       FDRE (Setup_fdre_C_R)       -0.361    16.182    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.182    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.636ns  (logic 0.236ns (14.426%)  route 1.400ns (85.574%))
  Logic Levels:           0  
  Clock Path Skew:        -4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 16.578 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.400    14.581    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X138Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.578    16.578    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y285                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.000    16.578    
                         clock uncertainty           -0.035    16.543    
    SLICE_X138Y285       FDRE (Setup_fdre_C_R)       -0.361    16.182    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.182    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.636ns  (logic 0.236ns (14.426%)  route 1.400ns (85.574%))
  Logic Levels:           0  
  Clock Path Skew:        -4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 16.578 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.400    14.581    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X138Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.578    16.578    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y285                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.000    16.578    
                         clock uncertainty           -0.035    16.543    
    SLICE_X138Y285       FDRE (Setup_fdre_C_R)       -0.361    16.182    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.182    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.373ns  (logic 0.236ns (17.191%)  route 1.137ns (82.809%))
  Logic Levels:           0  
  Clock Path Skew:        -4.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 16.373 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.137    14.318    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X137Y279       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.373    16.373    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X137Y279                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/C
                         clock pessimism              0.000    16.373    
                         clock uncertainty           -0.035    16.337    
    SLICE_X137Y279       FDRE (Setup_fdre_C_R)       -0.384    15.953    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         15.953    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.619ns  (logic 0.236ns (14.573%)  route 1.383ns (85.427%))
  Logic Levels:           0  
  Clock Path Skew:        -4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.666ns = ( 16.666 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.383    14.565    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X140Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.666    16.666    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X140Y285                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.000    16.666    
                         clock uncertainty           -0.035    16.630    
    SLICE_X140Y285       FDRE (Setup_fdre_C_R)       -0.384    16.246    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         16.246    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.092ns  (logic 0.236ns (21.606%)  route 0.856ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        -4.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.203ns = ( 16.203 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.856    14.038    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X135Y277       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.203    16.203    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.000    16.203    
                         clock uncertainty           -0.035    16.168    
    SLICE_X135Y277       FDRE (Setup_fdre_C_R)       -0.384    15.784    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.531ns  (logic 0.236ns (15.415%)  route 1.295ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        -4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 16.648 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.295    14.476    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X136Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.648    16.648    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X136Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.000    16.648    
                         clock uncertainty           -0.035    16.613    
    SLICE_X136Y286       FDRE (Setup_fdre_C_R)       -0.361    16.252    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         16.252    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.531ns  (logic 0.236ns (15.415%)  route 1.295ns (84.585%))
  Logic Levels:           0  
  Clock Path Skew:        -4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns = ( 16.648 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.295    14.476    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X136Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.648    16.648    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X136Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.000    16.648    
                         clock uncertainty           -0.035    16.613    
    SLICE_X136Y286       FDRE (Setup_fdre_C_R)       -0.361    16.252    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         16.252    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.553ns  (logic 0.236ns (15.195%)  route 1.317ns (84.805%))
  Logic Levels:           0  
  Clock Path Skew:        -4.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 16.676 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.317    14.499    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X138Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.676    16.676    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y284                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              0.000    16.676    
                         clock uncertainty           -0.035    16.641    
    SLICE_X138Y284       FDRE (Setup_fdre_C_R)       -0.361    16.280    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         16.280    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                  1.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.107ns (20.908%)  route 0.405ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.317ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.405     2.130    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X134Y275       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.317     0.317    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X134Y275                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/C
                         clock pessimism              0.000     0.317    
                         clock uncertainty            0.035     0.353    
    SLICE_X134Y275       FDRE (Hold_fdre_C_R)        -0.030     0.323    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.107ns (20.908%)  route 0.405ns (79.092%))
  Logic Levels:           0  
  Clock Path Skew:        -1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.317ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.405     2.130    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X134Y275       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.317     0.317    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X134Y275                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/C
                         clock pessimism              0.000     0.317    
                         clock uncertainty            0.035     0.353    
    SLICE_X134Y275       FDRE (Hold_fdre_C_R)        -0.030     0.323    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.107ns (17.262%)  route 0.513ns (82.738%))
  Logic Levels:           0  
  Clock Path Skew:        -1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.513     2.238    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X137Y276       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.362     0.362    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X137Y276                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.000     0.362    
                         clock uncertainty            0.035     0.397    
    SLICE_X137Y276       FDRE (Hold_fdre_C_R)        -0.050     0.347    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.107ns (12.630%)  route 0.740ns (87.370%))
  Logic Levels:           0  
  Clock Path Skew:        -1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.740     2.466    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X138Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.515     0.515    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y284                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              0.000     0.515    
                         clock uncertainty            0.035     0.550    
    SLICE_X138Y284       FDRE (Hold_fdre_C_R)        -0.030     0.520    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.107ns (12.630%)  route 0.740ns (87.370%))
  Logic Levels:           0  
  Clock Path Skew:        -1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.740     2.466    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X138Y284       FDSE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.515     0.515    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X138Y284                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.000     0.515    
                         clock uncertainty            0.035     0.550    
    SLICE_X138Y284       FDSE (Hold_fdse_C_S)        -0.030     0.520    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.955ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.107ns (14.145%)  route 0.649ns (85.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.435ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.649     2.375    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X137Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.435     0.435    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X137Y284                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.000     0.435    
                         clock uncertainty            0.035     0.470    
    SLICE_X137Y284       FDRE (Hold_fdre_C_R)        -0.050     0.420    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.420    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.107ns (12.694%)  route 0.736ns (87.306%))
  Logic Levels:           0  
  Clock Path Skew:        -1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.736     2.461    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X136Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.498     0.498    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X136Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.000     0.498    
                         clock uncertainty            0.035     0.533    
    SLICE_X136Y286       FDRE (Hold_fdre_C_R)        -0.030     0.503    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.107ns (12.694%)  route 0.736ns (87.306%))
  Logic Levels:           0  
  Clock Path Skew:        -1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.736     2.461    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X136Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.498     0.498    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X136Y286                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.000     0.498    
                         clock uncertainty            0.035     0.533    
    SLICE_X136Y286       FDRE (Hold_fdre_C_R)        -0.030     0.503    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.107ns (16.447%)  route 0.544ns (83.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.544     2.269    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y277       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.320     0.320    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.035     0.356    
    SLICE_X133Y277       FDRE (Hold_fdre_C_R)        -0.050     0.306    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.107ns (16.447%)  route 0.544ns (83.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.320ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.544     2.269    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y277       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.320     0.320    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y277                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.000     0.320    
                         clock uncertainty            0.035     0.356    
    SLICE_X133Y277       FDRE (Hold_fdre_C_R)        -0.050     0.306    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  1.964    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dc
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.464ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.998ns,  Total Violation       -0.998ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.464ns  (required time - arrival time)
  Source:                 infra/eth/decoupled_clk_reg/Q
                            (clock source 'clk_dc'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/decoupled_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@16.000ns - clk_dc fall@8.000ns)
  Data Path Delay:        3.185ns  (logic 0.035ns (1.099%)  route 3.150ns (98.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 17.654 - 16.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc fall edge)     8.000     8.000 f  
    SLICE_X135Y278       FDRE                         0.000     8.000 f  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         3.150    11.150    infra/eth/decoupled_clk
    SLICE_X135Y278       LUT1 (Prop_lut1_I0_O)        0.035    11.185 r  infra/eth/decoupled_clk_i_1/O
                         net (fo=1, routed)           0.000    11.185    infra/eth/p_0_in
    SLICE_X135Y278       FDRE                                         r  infra/eth/decoupled_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441    16.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541    16.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    17.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.645    17.654    infra/eth/clk125_fr
    SLICE_X135Y278                                                    r  infra/eth/decoupled_clk_reg/C
                         clock pessimism              0.000    17.654    
                         clock uncertainty           -0.035    17.618    
    SLICE_X135Y278       FDRE (Setup_fdre_C_D)        0.031    17.649    infra/eth/decoupled_clk_reg
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  6.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.998ns  (arrival time - required time)
  Source:                 infra/eth/decoupled_clk_reg/Q
                            (clock source 'clk_dc'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/decoupled_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@8.000ns - clk_dc fall@8.000ns)
  Data Path Delay:        4.193ns  (logic 0.036ns (0.859%)  route 4.157ns (99.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 13.002 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc fall edge)     8.000     8.000 f  
    SLICE_X135Y278       FDRE                         0.000     8.000 f  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         4.157    12.157    infra/eth/decoupled_clk
    SLICE_X135Y278       LUT1 (Prop_lut1_I0_O)        0.036    12.193 r  infra/eth/decoupled_clk_i_1/O
                         net (fo=1, routed)           0.000    12.193    infra/eth/p_0_in
    SLICE_X135Y278       FDRE                                         r  infra/eth/decoupled_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.434    13.002    infra/eth/clk125_fr
    SLICE_X135Y278                                                    r  infra/eth/decoupled_clk_reg/C
                         clock pessimism              0.000    13.002    
                         clock uncertainty            0.035    13.037    
    SLICE_X135Y278       FDRE (Hold_fdre_C_D)         0.154    13.191    infra/eth/decoupled_clk_reg
  -------------------------------------------------------------------
                         required time                        -13.191    
                         arrival time                          12.193    
  -------------------------------------------------------------------
                         slack                                 -0.998    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        3.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 infra/clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.259ns (33.120%)  route 0.523ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        -3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.757ns = ( 11.757 - 8.000 ) 
    Source Clock Delay      (SCD):    8.775ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.369     8.775    infra/clocks/clko_ipb
    SLICE_X102Y273                                                    r  infra/clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y273       FDRE (Prop_fdre_C_Q)         0.259     9.034 r  infra/clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.523     9.557    infra/clocks/nuke_i
    SLICE_X109Y274       FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.211    11.757    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/nuke_d_reg/C
                         clock pessimism              1.022    12.779    
                         clock uncertainty           -0.182    12.597    
    SLICE_X109Y274       FDRE (Setup_fdre_C_D)       -0.031    12.566    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  3.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.118ns (28.710%)  route 0.293ns (71.290%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.604     3.406    infra/clocks/clko_ipb
    SLICE_X102Y273                                                    r  infra/clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y273       FDRE (Prop_fdre_C_Q)         0.118     3.524 r  infra/clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.293     3.817    infra/clocks/nuke_i
    SLICE_X109Y274       FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.830     2.174    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/nuke_d_reg/C
                         clock pessimism             -0.335     1.839    
                         clock uncertainty            0.182     2.020    
    SLICE_X109Y274       FDRE (Hold_fdre_C_D)         0.038     2.058    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  1.758    





---------------------------------------------------------------------------------------------------
From Clock:  n_6_mmcm
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/locked_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.302ns (9.068%)  route 3.028ns (90.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 11.809 - 8.000 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.654     3.243    infra/eth/phy/U0/sync_block_reset_done/userclk2
    SLICE_X136Y277                                                    r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y277       FDRE (Prop_fdre_C_Q)         0.259     3.502 r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           3.028     6.530    infra/eth/phy_done
    SLICE_X135Y275       LUT2 (Prop_lut2_I1_O)        0.043     6.573 r  infra/eth/locked_int_i_1/O
                         net (fo=1, routed)           0.000     6.573    infra/eth/n_0_locked_int_i_1
    SLICE_X135Y275       FDRE                                         r  infra/eth/locked_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.263    11.809    infra/eth/clk125_fr
    SLICE_X135Y275                                                    r  infra/eth/locked_int_reg/C
                         clock pessimism              0.000    11.809    
                         clock uncertainty           -0.131    11.677    
    SLICE_X135Y275       FDRE (Setup_fdre_C_D)        0.034    11.711    infra/eth/locked_int_reg
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  5.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/locked_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.242ns (8.667%)  route 2.550ns (91.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.610     2.907    infra/eth/phy/U0/sync_block_reset_done/userclk2
    SLICE_X136Y277                                                    r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y277       FDRE (Prop_fdre_C_Q)         0.206     3.113 r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           2.550     5.663    infra/eth/phy_done
    SLICE_X135Y275       LUT2 (Prop_lut2_I1_O)        0.036     5.699 r  infra/eth/locked_int_i_1/O
                         net (fo=1, routed)           0.000     5.699    infra/eth/n_0_locked_int_i_1
    SLICE_X135Y275       FDRE                                         r  infra/eth/locked_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.430     4.998    infra/eth/clk125_fr
    SLICE_X135Y275                                                    r  infra/eth/locked_int_reg/C
                         clock pessimism              0.000     4.998    
                         clock uncertainty            0.131     5.129    
    SLICE_X135Y275       FDRE (Hold_fdre_C_D)         0.154     5.283    infra/eth/locked_int_reg
  -------------------------------------------------------------------
                         required time                         -5.283    
                         arrival time                           5.699    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        6.653ns  (logic 0.266ns (3.998%)  route 6.387ns (96.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.200ns = ( 39.200 - 32.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 28.944 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    27.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.376    28.944    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y274       FDRE (Prop_fdre_C_Q)         0.223    29.167 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           6.387    35.553    infra/clocks/n_0_rst_reg
    SLICE_X97Y271        LUT5 (Prop_lut5_I0_O)        0.043    35.596 r  infra/clocks/rst_ipb_i_1/O
                         net (fo=1, routed)           0.000    35.596    infra/clocks/rst_ipb0
    SLICE_X97Y271        FDRE                                         r  infra/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.205    39.200    infra/clocks/clko_ipb
    SLICE_X97Y271                                                     r  infra/clocks/rst_ipb_reg/C
                         clock pessimism              1.022    40.222    
                         clock uncertainty           -0.182    40.040    
    SLICE_X97Y271        FDRE (Setup_fdre_C_D)        0.034    40.074    infra/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         40.074    
                         arrival time                         -35.596    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        6.357ns  (logic 0.223ns (3.508%)  route 6.134ns (96.492%))
  Logic Levels:           0  
  Clock Path Skew:        3.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.207ns = ( 39.207 - 32.000 ) 
    Source Clock Delay      (SCD):    4.944ns = ( 28.944 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    27.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.376    28.944    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y274       FDRE (Prop_fdre_C_Q)         0.223    29.167 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           6.134    35.300    infra/clocks/n_0_rst_reg
    SLICE_X106Y271       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.212    39.207    infra/clocks/clko_ipb
    SLICE_X106Y271                                                    r  infra/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism              1.022    40.229    
                         clock uncertainty           -0.182    40.047    
    SLICE_X106Y271       FDRE (Setup_fdre_C_D)       -0.002    40.045    infra/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         40.045    
                         arrival time                         -35.300    
  -------------------------------------------------------------------
                         slack                                  4.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.100ns (3.071%)  route 3.156ns (96.929%))
  Logic Levels:           0  
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.300ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.608     1.617    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y274       FDRE (Prop_fdre_C_Q)         0.100     1.717 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           3.156     4.872    infra/clocks/n_0_rst_reg
    SLICE_X106Y271       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.833     4.300    infra/clocks/clko_ipb
    SLICE_X106Y271                                                    r  infra/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism             -0.335     3.965    
                         clock uncertainty            0.182     4.146    
    SLICE_X106Y271       FDRE (Hold_fdre_C_D)         0.037     4.183    infra/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.128ns (3.721%)  route 3.312ns (96.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.608     1.617    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y274       FDRE (Prop_fdre_C_Q)         0.100     1.717 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           3.312     5.028    infra/clocks/n_0_rst_reg
    SLICE_X97Y271        LUT5 (Prop_lut5_I0_O)        0.028     5.056 r  infra/clocks/rst_ipb_i_1/O
                         net (fo=1, routed)           0.000     5.056    infra/clocks/rst_ipb0
    SLICE_X97Y271        FDRE                                         r  infra/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.827     4.294    infra/clocks/clko_ipb
    SLICE_X97Y271                                                     r  infra/clocks/rst_ipb_reg/C
                         clock pessimism             -0.335     3.959    
                         clock uncertainty            0.182     4.140    
    SLICE_X97Y271        FDRE (Hold_fdre_C_D)         0.060     4.200    infra/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           5.056    
  -------------------------------------------------------------------
                         slack                                  0.856    





---------------------------------------------------------------------------------------------------
From Clock:  n_6_mmcm
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        10.647ns  (logic 0.352ns (3.306%)  route 10.295ns (96.694%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 39.233 - 32.000 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 27.201 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.612    27.201    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X107Y260                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y260       FDRE (Prop_fdre_C_Q)         0.223    27.424 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/Q
                         net (fo=4, routed)           2.709    30.133    infra/ipbus/trans/cfg/vec_in[105]
    SLICE_X102Y265       LUT3 (Prop_lut3_I0_O)        0.043    30.176 r  infra/ipbus/trans/cfg/dout[9]_INST_0/O
                         net (fo=1, routed)           1.240    31.416    infra/ipbus/trans/sm/cfg_din[9]
    SLICE_X102Y267       LUT5 (Prop_lut5_I0_O)        0.043    31.459 r  infra/ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           1.505    32.964    infra/ipbus/trans/iface/tx_data[9]
    SLICE_X105Y268       LUT5 (Prop_lut5_I0_O)        0.043    33.007 r  infra/ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           4.841    37.848    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X3Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.239    39.233    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    39.233    
                         clock uncertainty           -0.246    38.987    
    RAMB36_X3Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    38.444    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -37.848    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        10.002ns  (logic 0.388ns (3.879%)  route 9.614ns (96.121%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 39.233 - 32.000 ) 
    Source Clock Delay      (SCD):    3.196ns = ( 27.196 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.607    27.196    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X104Y264                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y264       FDRE (Prop_fdre_C_Q)         0.259    27.455 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/Q
                         net (fo=4, routed)           1.646    29.101    infra/ipbus/trans/cfg/vec_in[106]
    SLICE_X106Y265       LUT3 (Prop_lut3_I1_O)        0.043    29.144 r  infra/ipbus/trans/cfg/dout[10]_INST_0/O
                         net (fo=1, routed)           1.743    30.887    infra/ipbus/trans/sm/cfg_din[10]
    SLICE_X105Y266       LUT5 (Prop_lut5_I0_O)        0.043    30.930 r  infra/ipbus/trans/sm/tx_data[10]_INST_0/O
                         net (fo=1, routed)           1.709    32.639    infra/ipbus/trans/iface/tx_data[10]
    SLICE_X105Y268       LUT5 (Prop_lut5_I0_O)        0.043    32.682 r  infra/ipbus/trans/iface/trans_out[wdata][10]_INST_0/O
                         net (fo=1, routed)           4.516    37.198    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X3Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.239    39.233    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    39.233    
                         clock uncertainty           -0.246    38.987    
    RAMB36_X3Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    38.444    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -37.198    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        9.723ns  (logic 0.352ns (3.620%)  route 9.371ns (96.380%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.235ns = ( 39.235 - 32.000 ) 
    Source Clock Delay      (SCD):    3.192ns = ( 27.192 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.603    27.192    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X103Y263                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y263       FDRE (Prop_fdre_C_Q)         0.223    27.415 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[4]/Q
                         net (fo=4, routed)           1.718    29.133    infra/ipbus/trans/cfg/vec_in[100]
    SLICE_X104Y263       LUT3 (Prop_lut3_I0_O)        0.043    29.176 r  infra/ipbus/trans/cfg/dout[4]_INST_0/O
                         net (fo=1, routed)           0.977    30.153    infra/ipbus/trans/sm/cfg_din[4]
    SLICE_X102Y263       LUT5 (Prop_lut5_I2_O)        0.043    30.196 r  infra/ipbus/trans/sm/tx_data[4]_INST_0/O
                         net (fo=1, routed)           2.071    32.266    infra/ipbus/trans/iface/tx_data[4]
    SLICE_X105Y267       LUT5 (Prop_lut5_I0_O)        0.043    32.309 r  infra/ipbus/trans/iface/trans_out[wdata][4]_INST_0/O
                         net (fo=1, routed)           4.606    36.915    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X3Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.241    39.235    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    39.235    
                         clock uncertainty           -0.246    38.989    
    RAMB36_X3Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    38.446    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                         -36.915    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        9.516ns  (logic 0.489ns (5.139%)  route 9.027ns (94.861%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.286ns = ( 39.286 - 32.000 ) 
    Source Clock Delay      (SCD):    3.189ns = ( 27.189 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.600    27.189    infra/clocks/clki_125
    SLICE_X116Y273                                                    r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y273       FDRE (Prop_fdre_C_Q)         0.259    27.448 f  infra/clocks/rst_125_reg/Q
                         net (fo=858, routed)         2.200    29.648    infra/ipbus/trans/cfg/vec_in[84]
    SLICE_X105Y265       LUT4 (Prop_lut4_I2_O)        0.051    29.699 r  infra/ipbus/trans/cfg/dout[20]_INST_0/O
                         net (fo=1, routed)           1.195    30.894    infra/ipbus/trans/sm/cfg_din[20]
    SLICE_X101Y265       LUT5 (Prop_lut5_I0_O)        0.136    31.030 r  infra/ipbus/trans/sm/tx_data[20]_INST_0/O
                         net (fo=1, routed)           1.047    32.077    infra/ipbus/trans/iface/tx_data[20]
    SLICE_X101Y266       LUT5 (Prop_lut5_I0_O)        0.043    32.120 r  infra/ipbus/trans/iface/trans_out[wdata][20]_INST_0/O
                         net (fo=1, routed)           4.585    36.705    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X4Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.292    39.286    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    39.286    
                         clock uncertainty           -0.246    39.040    
    RAMB36_X4Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    38.497    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.497    
                         arrival time                         -36.705    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        9.174ns  (logic 0.447ns (4.872%)  route 8.727ns (95.128%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        4.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    3.194ns = ( 27.194 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.605    27.194    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X103Y260                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y260       FDRE (Prop_fdre_C_Q)         0.223    27.417 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[17]/Q
                         net (fo=4, routed)           1.554    28.971    infra/ipbus/trans/cfg/vec_in[113]
    SLICE_X104Y263       LUT4 (Prop_lut4_I0_O)        0.047    29.018 r  infra/ipbus/trans/cfg/dout[17]_INST_0/O
                         net (fo=1, routed)           1.295    30.313    infra/ipbus/trans/sm/cfg_din[17]
    SLICE_X100Y263       LUT5 (Prop_lut5_I0_O)        0.134    30.447 r  infra/ipbus/trans/sm/tx_data[17]_INST_0/O
                         net (fo=1, routed)           0.571    31.018    infra/ipbus/trans/iface/tx_data[17]
    SLICE_X100Y265       LUT5 (Prop_lut5_I0_O)        0.043    31.061 r  infra/ipbus/trans/iface/trans_out[wdata][17]_INST_0/O
                         net (fo=1, routed)           5.307    36.368    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[17]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    39.288    
                         clock uncertainty           -0.246    39.042    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    38.499    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -36.368    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        8.830ns  (logic 0.447ns (5.062%)  route 8.383ns (94.938%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 27.199 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.610    27.199    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X105Y262                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y262       FDRE (Prop_fdre_C_Q)         0.223    27.422 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/Q
                         net (fo=4, routed)           1.599    29.021    infra/ipbus/trans/cfg/vec_in[112]
    SLICE_X102Y263       LUT3 (Prop_lut3_I0_O)        0.047    29.068 r  infra/ipbus/trans/cfg/dout[16]_INST_0/O
                         net (fo=1, routed)           0.427    29.495    infra/ipbus/trans/sm/cfg_din[16]
    SLICE_X100Y263       LUT5 (Prop_lut5_I0_O)        0.134    29.629 r  infra/ipbus/trans/sm/tx_data[16]_INST_0/O
                         net (fo=1, routed)           1.357    30.987    infra/ipbus/trans/iface/tx_data[16]
    SLICE_X100Y266       LUT5 (Prop_lut5_I0_O)        0.043    31.030 r  infra/ipbus/trans/iface/trans_out[wdata][16]_INST_0/O
                         net (fo=1, routed)           5.000    36.029    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    39.288    
                         clock uncertainty           -0.246    39.042    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    38.499    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -36.029    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        8.516ns  (logic 0.549ns (6.447%)  route 7.967ns (93.553%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.233ns = ( 39.233 - 32.000 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 27.201 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.612    27.201    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X107Y260                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y260       FDRE (Prop_fdre_C_Q)         0.223    27.424 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[8]/Q
                         net (fo=4, routed)           3.130    30.554    infra/ipbus/trans/cfg/vec_in[104]
    SLICE_X107Y265       LUT3 (Prop_lut3_I1_O)        0.052    30.606 r  infra/ipbus/trans/cfg/dout[8]_INST_0/O
                         net (fo=1, routed)           1.792    32.397    infra/ipbus/trans/sm/cfg_din[8]
    SLICE_X106Y267       LUT5 (Prop_lut5_I0_O)        0.140    32.537 r  infra/ipbus/trans/sm/tx_data[8]_INST_0/O
                         net (fo=1, routed)           1.216    33.753    infra/ipbus/trans/iface/tx_data[8]
    SLICE_X105Y268       LUT5 (Prop_lut5_I0_O)        0.134    33.887 r  infra/ipbus/trans/iface/trans_out[wdata][8]_INST_0/O
                         net (fo=1, routed)           1.830    35.717    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X3Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.239    39.233    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    39.233    
                         clock uncertainty           -0.246    38.987    
    RAMB36_X3Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    38.444    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                         -35.717    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        8.557ns  (logic 0.388ns (4.534%)  route 8.169ns (95.466%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.289ns = ( 39.289 - 32.000 ) 
    Source Clock Delay      (SCD):    3.196ns = ( 27.196 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.607    27.196    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X104Y264                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y264       FDRE (Prop_fdre_C_Q)         0.259    27.455 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/Q
                         net (fo=4, routed)           3.025    30.480    infra/ipbus/trans/cfg/vec_in[99]
    SLICE_X102Y263       LUT3 (Prop_lut3_I0_O)        0.043    30.523 r  infra/ipbus/trans/cfg/dout[3]_INST_0/O
                         net (fo=1, routed)           1.236    31.758    infra/ipbus/trans/sm/cfg_din[3]
    SLICE_X102Y263       LUT6 (Prop_lut6_I4_O)        0.043    31.801 r  infra/ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           1.393    33.195    infra/ipbus/trans/iface/tx_data[3]
    SLICE_X105Y266       LUT5 (Prop_lut5_I0_O)        0.043    33.238 r  infra/ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           2.515    35.753    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.295    39.289    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y53                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    39.289    
                         clock uncertainty           -0.246    39.043    
    RAMB36_X4Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    38.500    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -35.753    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        8.553ns  (logic 0.388ns (4.537%)  route 8.165ns (95.463%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 39.291 - 32.000 ) 
    Source Clock Delay      (SCD):    3.188ns = ( 27.188 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.599    27.188    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X102Y266                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y266       FDRE (Prop_fdre_C_Q)         0.259    27.447 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/Q
                         net (fo=4, routed)           1.635    29.082    infra/ipbus/trans/cfg/vec_in[109]
    SLICE_X101Y266       LUT3 (Prop_lut3_I0_O)        0.043    29.125 r  infra/ipbus/trans/cfg/dout[13]_INST_0/O
                         net (fo=1, routed)           1.361    30.486    infra/ipbus/trans/sm/cfg_din[13]
    SLICE_X101Y266       LUT5 (Prop_lut5_I0_O)        0.043    30.529 r  infra/ipbus/trans/sm/tx_data[13]_INST_0/O
                         net (fo=1, routed)           1.662    32.191    infra/ipbus/trans/iface/tx_data[13]
    SLICE_X105Y269       LUT5 (Prop_lut5_I0_O)        0.043    32.234 r  infra/ipbus/trans/iface/trans_out[wdata][13]_INST_0/O
                         net (fo=1, routed)           3.507    35.741    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.297    39.291    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000    39.291    
                         clock uncertainty           -0.246    39.045    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    38.502    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -35.741    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLKOUT1 rise@32.000ns - n_6_mmcm rise@24.000ns)
  Data Path Delay:        8.539ns  (logic 0.491ns (5.750%)  route 8.048ns (94.250%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        4.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    3.193ns = ( 27.193 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    26.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.604    27.193    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X102Y262                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y262       FDSE (Prop_fdse_C_Q)         0.259    27.452 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/Q
                         net (fo=4, routed)           1.634    29.086    infra/ipbus/trans/cfg/vec_in[115]
    SLICE_X102Y264       LUT3 (Prop_lut3_I0_O)        0.051    29.137 r  infra/ipbus/trans/cfg/dout[19]_INST_0/O
                         net (fo=1, routed)           0.736    29.872    infra/ipbus/trans/sm/cfg_din[19]
    SLICE_X100Y266       LUT5 (Prop_lut5_I0_O)        0.138    30.010 r  infra/ipbus/trans/sm/tx_data[19]_INST_0/O
                         net (fo=1, routed)           1.016    31.026    infra/ipbus/trans/iface/tx_data[19]
    SLICE_X101Y264       LUT5 (Prop_lut5_I0_O)        0.043    31.069 r  infra/ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           4.663    35.732    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    34.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    39.288    
                         clock uncertainty           -0.246    39.042    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    38.499    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -35.732    
  -------------------------------------------------------------------
                         slack                                  2.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.189ns (2.921%)  route 6.281ns (97.079%))
  Logic Levels:           0  
  Clock Path Skew:        5.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.793ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.563     2.860    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X102Y254                                                    r  infra/ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y254       FDRE (Prop_fdre_C_Q)         0.189     3.049 r  infra/ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           6.281     9.330    infra/ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X101Y254       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.387     8.793    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X101Y254                                                    r  infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.000     8.793    
                         clock uncertainty            0.246     9.039    
    SLICE_X101Y254       FDRE (Hold_fdre_C_D)         0.046     9.085    infra/ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.085    
                         arrival time                           9.330    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.206ns (3.106%)  route 6.427ns (96.894%))
  Logic Levels:           0  
  Clock Path Skew:        5.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.849ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.571     2.868    infra/ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X120Y256                                                    r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y256       FDRE (Prop_fdre_C_Q)         0.206     3.074 r  infra/ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          6.427     9.501    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[1]
    SLICE_X122Y257       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.443     8.849    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X122Y257                                                    r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism              0.000     8.849    
                         clock uncertainty            0.246     9.095    
    SLICE_X122Y257       FDRE (Hold_fdre_C_D)         0.135     9.230    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.230    
                         arrival time                           9.501    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.314ns (4.433%)  route 6.770ns (95.567%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        6.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.870ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.556     2.853    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X102Y266                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y266       FDRE (Prop_fdre_C_Q)         0.206     3.059 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[12]/Q
                         net (fo=4, routed)           0.844     3.903    infra/ipbus/trans/cfg/vec_in[108]
    SLICE_X103Y264       LUT3 (Prop_lut3_I1_O)        0.036     3.939 r  infra/ipbus/trans/cfg/dout[12]_INST_0/O
                         net (fo=1, routed)           1.114     5.054    infra/ipbus/trans/sm/cfg_din[12]
    SLICE_X103Y265       LUT5 (Prop_lut5_I0_O)        0.036     5.090 r  infra/ipbus/trans/sm/tx_data[12]_INST_0/O
                         net (fo=1, routed)           1.453     6.543    infra/ipbus/trans/iface/tx_data[12]
    SLICE_X105Y269       LUT5 (Prop_lut5_I0_O)        0.036     6.579 r  infra/ipbus/trans/iface/trans_out[wdata][12]_INST_0/O
                         net (fo=1, routed)           3.358     9.937    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.465     8.870    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     8.870    
                         clock uncertainty            0.246     9.116    
    RAMB36_X4Y56         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.527     9.643    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -9.643    
                         arrival time                           9.937    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 0.286ns (4.027%)  route 6.817ns (95.973%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        6.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.868ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.565     2.862    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X107Y260                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y260       FDRE (Prop_fdre_C_Q)         0.178     3.040 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/Q
                         net (fo=4, routed)           2.536     5.576    infra/ipbus/trans/cfg/vec_in[97]
    SLICE_X107Y265       LUT3 (Prop_lut3_I0_O)        0.036     5.612 r  infra/ipbus/trans/cfg/dout[1]_INST_0/O
                         net (fo=1, routed)           0.914     6.526    infra/ipbus/trans/sm/cfg_din[1]
    SLICE_X105Y265       LUT5 (Prop_lut5_I0_O)        0.036     6.562 r  infra/ipbus/trans/sm/tx_data[1]_INST_0/O
                         net (fo=1, routed)           0.772     7.335    infra/ipbus/trans/iface/tx_data[1]
    SLICE_X105Y266       LUT5 (Prop_lut5_I0_O)        0.036     7.371 r  infra/ipbus/trans/iface/trans_out[wdata][1]_INST_0/O
                         net (fo=1, routed)           2.594     9.965    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.463     8.868    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y53                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.868    
                         clock uncertainty            0.246     9.114    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     9.641    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -9.641    
                         arrival time                           9.965    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 0.365ns (5.130%)  route 6.750ns (94.870%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.864ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.559     2.856    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X101Y262                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y262       FDRE (Prop_fdre_C_Q)         0.178     3.034 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/Q
                         net (fo=4, routed)           1.875     4.909    infra/ipbus/trans/cfg/vec_in[118]
    SLICE_X101Y266       LUT3 (Prop_lut3_I0_O)        0.042     4.951 r  infra/ipbus/trans/cfg/dout[22]_INST_0/O
                         net (fo=1, routed)           0.740     5.691    infra/ipbus/trans/sm/cfg_din[22]
    SLICE_X101Y267       LUT5 (Prop_lut5_I0_O)        0.109     5.800 r  infra/ipbus/trans/sm/tx_data[22]_INST_0/O
                         net (fo=1, routed)           1.107     6.907    infra/ipbus/trans/iface/tx_data[22]
    SLICE_X101Y267       LUT5 (Prop_lut5_I0_O)        0.036     6.943 r  infra/ipbus/trans/iface/trans_out[wdata][22]_INST_0/O
                         net (fo=1, routed)           3.028     9.971    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X4Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.459     8.864    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000     8.864    
                         clock uncertainty            0.246     9.110    
    RAMB36_X4Y55         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     9.637    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -9.637    
                         arrival time                           9.971    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.286ns (4.016%)  route 6.835ns (95.984%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        6.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.868ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.563     2.860    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X105Y262                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y262       FDRE (Prop_fdre_C_Q)         0.178     3.038 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/Q
                         net (fo=4, routed)           2.087     5.125    infra/ipbus/trans/cfg/vec_in[98]
    SLICE_X105Y265       LUT3 (Prop_lut3_I0_O)        0.036     5.161 r  infra/ipbus/trans/cfg/dout[2]_INST_0/O
                         net (fo=1, routed)           1.123     6.284    infra/ipbus/trans/sm/cfg_din[2]
    SLICE_X105Y265       LUT5 (Prop_lut5_I0_O)        0.036     6.320 r  infra/ipbus/trans/sm/tx_data[2]_INST_0/O
                         net (fo=1, routed)           1.236     7.556    infra/ipbus/trans/iface/tx_data[2]
    SLICE_X105Y265       LUT5 (Prop_lut5_I0_O)        0.036     7.592 r  infra/ipbus/trans/iface/trans_out[wdata][2]_INST_0/O
                         net (fo=1, routed)           2.389     9.981    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.463     8.868    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y53                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.868    
                         clock uncertainty            0.246     9.114    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     9.641    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -9.641    
                         arrival time                           9.981    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 0.366ns (5.138%)  route 6.757ns (94.862%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        6.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.861ns
    Source Clock Delay      (SCD):    2.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.559     2.856    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X103Y263                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y263       FDRE (Prop_fdre_C_Q)         0.178     3.034 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/Q
                         net (fo=4, routed)           2.045     5.079    infra/ipbus/trans/cfg/vec_in[123]
    SLICE_X100Y264       LUT3 (Prop_lut3_I1_O)        0.043     5.122 r  infra/ipbus/trans/cfg/dout[27]_INST_0/O
                         net (fo=1, routed)           1.063     6.184    infra/ipbus/trans/sm/cfg_din[27]
    SLICE_X99Y265        LUT5 (Prop_lut5_I0_O)        0.109     6.293 r  infra/ipbus/trans/sm/tx_data[27]_INST_0/O
                         net (fo=1, routed)           0.599     6.893    infra/ipbus/trans/iface/tx_data[27]
    SLICE_X99Y266        LUT5 (Prop_lut5_I0_O)        0.036     6.929 r  infra/ipbus/trans/iface/trans_out[wdata][27]_INST_0/O
                         net (fo=1, routed)           3.050     9.979    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[27]
    RAMB36_X4Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.456     8.861    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y54                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     8.861    
                         clock uncertainty            0.246     9.107    
    RAMB36_X4Y54         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.527     9.634    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         -9.634    
                         arrival time                           9.979    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.363ns (5.089%)  route 6.770ns (94.911%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        6.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.864ns
    Source Clock Delay      (SCD):    2.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.557     2.854    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X103Y265                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y265       FDSE (Prop_fdse_C_Q)         0.178     3.032 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/Q
                         net (fo=4, routed)           1.563     4.595    infra/ipbus/trans/cfg/vec_in[119]
    SLICE_X106Y266       LUT3 (Prop_lut3_I1_O)        0.040     4.635 r  infra/ipbus/trans/cfg/dout[23]_INST_0/O
                         net (fo=1, routed)           1.041     5.676    infra/ipbus/trans/sm/cfg_din[23]
    SLICE_X106Y266       LUT5 (Prop_lut5_I0_O)        0.109     5.785 r  infra/ipbus/trans/sm/tx_data[23]_INST_0/O
                         net (fo=1, routed)           0.890     6.675    infra/ipbus/trans/iface/tx_data[23]
    SLICE_X106Y266       LUT5 (Prop_lut5_I0_O)        0.036     6.711 r  infra/ipbus/trans/iface/trans_out[wdata][23]_INST_0/O
                         net (fo=1, routed)           3.275     9.987    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[23]
    RAMB36_X4Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.459     8.864    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000     8.864    
                         clock uncertainty            0.246     9.110    
    RAMB36_X4Y55         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.527     9.637    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -9.637    
                         arrival time                           9.987    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 0.286ns (4.009%)  route 6.848ns (95.991%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        6.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.870ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.562     2.859    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X105Y264                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y264       FDSE (Prop_fdse_C_Q)         0.178     3.037 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/Q
                         net (fo=4, routed)           1.743     4.780    infra/ipbus/trans/cfg/vec_in[110]
    SLICE_X106Y265       LUT3 (Prop_lut3_I0_O)        0.036     4.816 r  infra/ipbus/trans/cfg/dout[14]_INST_0/O
                         net (fo=1, routed)           0.788     5.604    infra/ipbus/trans/sm/cfg_din[14]
    SLICE_X106Y266       LUT5 (Prop_lut5_I0_O)        0.036     5.640 r  infra/ipbus/trans/sm/tx_data[14]_INST_0/O
                         net (fo=1, routed)           1.326     6.966    infra/ipbus/trans/iface/tx_data[14]
    SLICE_X105Y269       LUT5 (Prop_lut5_I0_O)        0.036     7.002 r  infra/ipbus/trans/iface/trans_out[wdata][14]_INST_0/O
                         net (fo=1, routed)           2.991     9.993    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[14]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.465     8.870    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     8.870    
                         clock uncertainty            0.246     9.116    
    RAMB36_X4Y56         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     9.643    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -9.643    
                         arrival time                           9.993    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.396ns (5.592%)  route 6.686ns (94.408%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.813ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839     2.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.561     2.858    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X104Y265                                                    r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y265       FDRE (Prop_fdre_C_Q)         0.206     3.064 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/Q
                         net (fo=4, routed)           2.333     5.397    infra/ipbus/trans/cfg/vec_in[101]
    SLICE_X104Y263       LUT3 (Prop_lut3_I0_O)        0.043     5.440 r  infra/ipbus/trans/cfg/dout[5]_INST_0/O
                         net (fo=1, routed)           0.700     6.140    infra/ipbus/trans/sm/cfg_din[5]
    SLICE_X104Y263       LUT6 (Prop_lut6_I1_O)        0.111     6.251 r  infra/ipbus/trans/sm/tx_data[5]_INST_0/O
                         net (fo=1, routed)           1.215     7.466    infra/ipbus/trans/iface/tx_data[5]
    SLICE_X104Y264       LUT5 (Prop_lut5_I0_O)        0.036     7.502 r  infra/ipbus/trans/iface/trans_out[wdata][5]_INST_0/O
                         net (fo=1, routed)           2.437     9.940    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[5]
    RAMB36_X3Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.408     8.813    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y55                                                      r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.813    
                         clock uncertainty            0.246     9.059    
    RAMB36_X3Y55         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     9.586    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -9.586    
                         arrival time                           9.940    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
From Clock:  n_6_mmcm
  To Clock:  n_4_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.154ns  (logic 0.204ns (17.683%)  route 0.950ns (82.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 18.914 - 16.000 ) 
    Source Clock Delay      (SCD):    3.251ns = ( 11.251 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.662    11.251    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y283                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y283       FDRE (Prop_fdre_C_Q)         0.204    11.455 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.950    12.405    infra/eth/phy/U0/transceiver_inst/txdata_double[4]
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.617    18.914    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.165    19.079    
                         clock uncertainty           -0.177    18.902    
    SLICE_X145Y284       FDRE (Setup_fdre_C_D)       -0.088    18.814    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.231ns  (logic 0.223ns (18.121%)  route 1.008ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 18.914 - 16.000 ) 
    Source Clock Delay      (SCD):    3.251ns = ( 11.251 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.662    11.251    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y283                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y283       FDRE (Prop_fdre_C_Q)         0.223    11.474 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.008    12.482    infra/eth/phy/U0/transceiver_inst/txdata_double[1]
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.617    18.914    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.165    19.079    
                         clock uncertainty           -0.177    18.902    
    SLICE_X145Y284       FDRE (Setup_fdre_C_D)       -0.010    18.892    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.214ns  (logic 0.223ns (18.362%)  route 0.991ns (81.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 18.914 - 16.000 ) 
    Source Clock Delay      (SCD):    3.251ns = ( 11.251 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.662    11.251    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y283                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y283       FDRE (Prop_fdre_C_Q)         0.223    11.474 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.991    12.465    infra/eth/phy/U0/transceiver_inst/txdata_double[2]
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.617    18.914    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.165    19.079    
                         clock uncertainty           -0.177    18.902    
    SLICE_X145Y284       FDRE (Setup_fdre_C_D)       -0.019    18.883    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.204ns  (logic 0.223ns (18.528%)  route 0.981ns (81.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 18.908 - 16.000 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 11.245 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.656    11.245    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y278                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y278       FDRE (Prop_fdre_C_Q)         0.223    11.468 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.981    12.449    infra/eth/phy/U0/transceiver_inst/txdata_double[14]
    SLICE_X145Y278       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.611    18.908    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y278                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.165    19.073    
                         clock uncertainty           -0.177    18.896    
    SLICE_X145Y278       FDRE (Setup_fdre_C_D)       -0.022    18.874    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.117ns  (logic 0.204ns (18.268%)  route 0.913ns (81.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns = ( 18.912 - 16.000 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 11.248 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.659    11.248    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y280       FDRE (Prop_fdre_C_Q)         0.204    11.452 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.913    12.365    infra/eth/phy/U0/transceiver_inst/txdata_double[6]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    18.912    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.165    19.077    
                         clock uncertainty           -0.177    18.900    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.101    18.799    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.112ns  (logic 0.204ns (18.347%)  route 0.908ns (81.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 18.911 - 16.000 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 11.248 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.659    11.248    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y280       FDRE (Prop_fdre_C_Q)         0.204    11.452 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.908    12.360    infra/eth/phy/U0/transceiver_inst/txdata_double[15]
    SLICE_X144Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.614    18.911    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.165    19.076    
                         clock uncertainty           -0.177    18.899    
    SLICE_X144Y280       FDRE (Setup_fdre_C_D)       -0.100    18.799    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.186ns  (logic 0.223ns (18.800%)  route 0.963ns (81.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns = ( 18.912 - 16.000 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 11.250 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.661    11.250    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.223    11.473 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.963    12.436    infra/eth/phy/U0/transceiver_inst/txdata_double[9]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    18.912    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.165    19.077    
                         clock uncertainty           -0.177    18.900    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.019    18.881    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.181ns  (logic 0.223ns (18.889%)  route 0.958ns (81.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.912ns = ( 18.912 - 16.000 ) 
    Source Clock Delay      (SCD):    3.250ns = ( 11.250 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.661    11.250    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.223    11.473 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.958    12.431    infra/eth/phy/U0/transceiver_inst/txdata_double[5]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    18.912    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.165    19.077    
                         clock uncertainty           -0.177    18.900    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.019    18.881    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.101ns  (logic 0.204ns (18.531%)  route 0.897ns (81.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 18.914 - 16.000 ) 
    Source Clock Delay      (SCD):    3.251ns = ( 11.251 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.662    11.251    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y283                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y283       FDRE (Prop_fdre_C_Q)         0.204    11.455 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.897    12.352    infra/eth/phy/U0/transceiver_inst/txdata_double[3]
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.617    18.914    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.165    19.079    
                         clock uncertainty           -0.177    18.902    
    SLICE_X145Y284       FDRE (Setup_fdre_C_D)       -0.091    18.811    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_4_mmcm rise@16.000ns - n_6_mmcm rise@8.000ns)
  Data Path Delay:        1.159ns  (logic 0.223ns (19.241%)  route 0.936ns (80.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 18.911 - 16.000 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 11.248 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929    10.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.659    11.248    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y280       FDRE (Prop_fdre_C_Q)         0.223    11.471 r  infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.936    12.407    infra/eth/phy/U0/transceiver_inst/txchardispmode_double[1]
    SLICE_X144Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.839    18.231    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.297 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.614    18.911    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.165    19.076    
                         clock uncertainty           -0.177    18.899    
    SLICE_X144Y280       FDRE (Setup_fdre_C_D)       -0.031    18.868    infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.868    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  6.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.100ns (18.040%)  route 0.454ns (81.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.333     1.174    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y283                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y283       FDRE (Prop_fdre_C_Q)         0.100     1.274 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.454     1.728    infra/eth/phy/U0/transceiver_inst/txdata_double[10]
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.603    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.216     1.387    
                         clock uncertainty            0.177     1.564    
    SLICE_X145Y284       FDRE (Hold_fdre_C_D)         0.033     1.597    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.100ns (17.433%)  route 0.474ns (82.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.331     1.172    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y281                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y281       FDRE (Prop_fdre_C_Q)         0.100     1.272 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.474     1.746    infra/eth/phy/U0/transceiver_inst/txdata_double[8]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.483     1.601    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.216     1.385    
                         clock uncertainty            0.177     1.562    
    SLICE_X145Y282       FDRE (Hold_fdre_C_D)         0.047     1.609    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.100ns (17.740%)  route 0.464ns (82.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.330     1.171    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y280       FDRE (Prop_fdre_C_Q)         0.100     1.271 r  infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.464     1.735    infra/eth/phy/U0/transceiver_inst/txchardispmode_double[0]
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.603    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.216     1.387    
                         clock uncertainty            0.177     1.564    
    SLICE_X145Y284       FDRE (Hold_fdre_C_D)         0.032     1.596    infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.091ns (17.069%)  route 0.442ns (82.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.330     1.171    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y280       FDRE (Prop_fdre_C_Q)         0.091     1.262 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.442     1.704    infra/eth/phy/U0/transceiver_inst/txdata_double[13]
    SLICE_X144Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.481     1.599    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y280                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.216     1.383    
                         clock uncertainty            0.177     1.560    
    SLICE_X144Y280       FDRE (Hold_fdre_C_D)         0.005     1.565    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.100ns (17.562%)  route 0.469ns (82.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.331     1.172    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y281                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y281       FDRE (Prop_fdre_C_Q)         0.100     1.272 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.469     1.741    infra/eth/phy/U0/transceiver_inst/txdata_double[12]
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.482     1.600    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y281                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.216     1.384    
                         clock uncertainty            0.177     1.561    
    SLICE_X145Y281       FDRE (Hold_fdre_C_D)         0.040     1.601    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.100ns (17.740%)  route 0.464ns (82.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.333     1.174    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y283                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y283       FDRE (Prop_fdre_C_Q)         0.100     1.274 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.464     1.738    infra/eth/phy/U0/transceiver_inst/txdata_double[11]
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.603    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.216     1.387    
                         clock uncertainty            0.177     1.564    
    SLICE_X145Y284       FDRE (Hold_fdre_C_D)         0.033     1.597    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.100ns (17.313%)  route 0.478ns (82.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.331     1.172    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y281                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y281       FDRE (Prop_fdre_C_Q)         0.100     1.272 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.478     1.750    infra/eth/phy/U0/transceiver_inst/txdata_double[7]
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.603    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.216     1.387    
                         clock uncertainty            0.177     1.564    
    SLICE_X144Y284       FDRE (Hold_fdre_C_D)         0.043     1.607    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.100ns (17.333%)  route 0.477ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.331     1.172    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y281                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y281       FDRE (Prop_fdre_C_Q)         0.100     1.272 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.477     1.749    infra/eth/phy/U0/transceiver_inst/txdata_double[0]
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.603    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism             -0.216     1.387    
                         clock uncertainty            0.177     1.564    
    SLICE_X144Y284       FDRE (Hold_fdre_C_D)         0.041     1.605    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.100ns (17.369%)  route 0.476ns (82.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.332     1.173    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.100     1.273 r  infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.476     1.749    infra/eth/phy/U0/transceiver_inst/txchardispval_double[0]
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.603    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284                                                    r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.216     1.387    
                         clock uncertainty            0.177     1.564    
    SLICE_X144Y284       FDRE (Hold_fdre_C_D)         0.038     1.602    infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             n_4_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_4_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.100ns (16.876%)  route 0.493ns (83.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.332     1.173    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.100     1.273 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.493     1.766    infra/eth/phy/U0/transceiver_inst/txdata_double[5]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.483     1.601    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282                                                    r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.216     1.385    
                         clock uncertainty            0.177     1.562    
    SLICE_X145Y282       FDRE (Hold_fdre_C_D)         0.041     1.603    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  n_6_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.266ns (28.913%)  route 0.654ns (71.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.376     4.944    infra/clocks/clki_fr
    SLICE_X109Y274                                                    r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y274       FDRE (Prop_fdre_C_Q)         0.223     5.167 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           0.654     5.821    infra/clocks/n_0_rst_reg
    SLICE_X116Y273       LUT2 (Prop_lut2_I0_O)        0.043     5.864 r  infra/clocks/rst_125_i_1/O
                         net (fo=1, routed)           0.000     5.864    infra/clocks/n_0_rst_125_i_1
    SLICE_X116Y273       FDRE                                         r  infra/clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.557    10.854    infra/clocks/clki_125
    SLICE_X116Y273                                                    r  infra/clocks/rst_125_reg/C
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.131    10.723    
    SLICE_X116Y273       FDRE (Setup_fdre_C_D)        0.064    10.787    infra/clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                          -5.864    
  -------------------------------------------------------------------
                         slack                                  4.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 infra/clocks/eth_done_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.010%)  route 0.283ns (65.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/eth_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.118     1.737 f  infra/clocks/eth_done_reg/Q
                         net (fo=2, routed)           0.283     2.020    infra/clocks/eth_done
    SLICE_X116Y273       LUT2 (Prop_lut2_I1_O)        0.028     2.048 r  infra/clocks/rst_125_i_1/O
                         net (fo=1, routed)           0.000     2.048    infra/clocks/n_0_rst_125_i_1
    SLICE_X116Y273       FDRE                                         r  infra/clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.442     1.560    infra/clocks/clki_125
    SLICE_X116Y273                                                    r  infra/clocks/rst_125_reg/C
                         clock pessimism              0.000     1.560    
                         clock uncertainty            0.131     1.691    
    SLICE_X116Y273       FDRE (Hold_fdre_C_D)         0.087     1.778    infra/clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  n_6_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.474ns (26.572%)  route 1.310ns (73.428%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    8.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.382     8.788    infra/ipbus/trans/sm/clk
    SLICE_X98Y261                                                     r  infra/ipbus/trans/sm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y261        FDRE (Prop_fdre_C_Q)         0.259     9.047 f  infra/ipbus/trans/sm/FSM_sequential_state_reg[2]/Q
                         net (fo=44, routed)          0.487     9.533    infra/ipbus/trans/sm/state[2]
    SLICE_X100Y261       LUT6 (Prop_lut6_I0_O)        0.043     9.576 r  infra/ipbus/trans/sm/ipb_out[ipb_strobe]_INST_0/O
                         net (fo=13, routed)          0.331     9.908    slaves/fabric/ipb_in[ipb_strobe]
    SLICE_X101Y262       LUT5 (Prop_lut5_I2_O)        0.043     9.951 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=5, routed)           0.105    10.056    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X101Y262       LUT4 (Prop_lut4_I0_O)        0.043    10.099 r  infra/ipbus/trans/sm/rx_next_INST_0_i_1/O
                         net (fo=36, routed)          0.199    10.298    infra/ipbus/trans/sm/ack
    SLICE_X101Y264       LUT5 (Prop_lut5_I3_O)        0.043    10.341 r  infra/ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.187    10.528    infra/ipbus/trans/iface/tx_we
    SLICE_X101Y265       LUT4 (Prop_lut4_I1_O)        0.043    10.571 r  infra/ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=9, routed)           0.000    10.571    infra/ipbus/udp_if/clock_crossing_if/we
    SLICE_X101Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.557    10.854    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X101Y265                                                    r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.246    10.608    
    SLICE_X101Y265       FDRE (Setup_fdre_C_D)        0.034    10.642    infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/iface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/stretch/lgen[0].s_reg/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.259ns (17.773%)  route 1.198ns (82.228%))
  Logic Levels:           0  
  Clock Path Skew:        -5.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    8.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.379     8.785    infra/ipbus/trans/iface/clk
    SLICE_X98Y264                                                     r  infra/ipbus/trans/iface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y264        FDRE (Prop_fdre_C_Q)         0.259     9.044 r  infra/ipbus/trans/iface/FSM_onehot_state_reg[4]/Q
                         net (fo=57, routed)          1.198    10.242    infra/stretch/d[0]
    SLICE_X136Y251       FDRE                                         r  infra/stretch/lgen[0].s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clk
    SLICE_X136Y251                                                    r  infra/stretch/lgen[0].s_reg/C
                         clock pessimism              0.000    10.920    
                         clock uncertainty           -0.246    10.674    
    SLICE_X136Y251       FDRE (Setup_fdre_C_D)        0.011    10.685    infra/stretch/lgen[0].s_reg
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 infra/clocks/rst_ipb_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.259ns (30.563%)  route 0.588ns (69.437%))
  Logic Levels:           0  
  Clock Path Skew:        -5.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    8.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.379     8.785    infra/clocks/clko_ipb
    SLICE_X106Y271                                                    r  infra/clocks/rst_ipb_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y271       FDRE (Prop_fdre_C_Q)         0.259     9.044 r  infra/clocks/rst_ipb_ctrl_reg/Q
                         net (fo=27, routed)          0.588     9.632    infra/ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X116Y258       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.569    10.866    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X116Y258                                                    r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.000    10.866    
                         clock uncertainty           -0.246    10.620    
    SLICE_X116Y258       FDRE (Setup_fdre_C_D)        0.011    10.631    infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.259ns (37.575%)  route 0.430ns (62.425%))
  Logic Levels:           0  
  Clock Path Skew:        -5.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    8.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.393     8.799    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X110Y259                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y259       FDRE (Prop_fdre_C_Q)         0.259     9.058 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.430     9.488    infra/ipbus/udp_if/clock_crossing_if/n_0_pkt_done_r_tff_reg[2]
    SLICE_X110Y254       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.570    10.867    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X110Y254                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.246    10.621    
    SLICE_X110Y254       FDRE (Setup_fdre_C_D)        0.011    10.632    infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.259ns (46.990%)  route 0.292ns (53.010%))
  Logic Levels:           0  
  Clock Path Skew:        -5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    8.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.396     8.802    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X116Y256                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y256       FDRE (Prop_fdre_C_Q)         0.259     9.061 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.292     9.353    infra/ipbus/udp_if/clock_crossing_if/n_0_pkt_done_w_tff_reg[2]
    SLICE_X115Y254       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.571    10.868    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X115Y254                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.000    10.868    
                         clock uncertainty           -0.246    10.622    
    SLICE_X115Y254       FDRE (Setup_fdre_C_D)       -0.019    10.603    infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.603    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.259ns (54.185%)  route 0.219ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        -5.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    8.789ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         1.383     8.789    infra/ipbus/trans/cfg/clk
    SLICE_X102Y261                                                    r  infra/ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y261       FDRE (Prop_fdre_C_Q)         0.259     9.048 r  infra/ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.219     9.267    infra/ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X103Y263       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.559    10.856    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X103Y263                                                    r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.000    10.856    
                         clock uncertainty           -0.246    10.610    
    SLICE_X103Y263       FDRE (Setup_fdre_C_D)       -0.010    10.600    infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  1.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.428%)  route 0.116ns (49.572%))
  Logic Levels:           0  
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.614     3.416    infra/ipbus/trans/cfg/clk
    SLICE_X102Y261                                                    r  infra/ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y261       FDRE (Prop_fdre_C_Q)         0.118     3.534 r  infra/ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.116     3.650    infra/ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X103Y263       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.446     1.564    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X103Y263                                                    r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.000     1.564    
                         clock uncertainty            0.246     1.810    
    SLICE_X103Y263       FDRE (Hold_fdre_C_D)         0.047     1.857    infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.042%)  route 0.138ns (51.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.610     3.412    infra/ipbus/trans/iface/clk
    SLICE_X99Y266                                                     r  infra/ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y266        FDSE (Prop_fdse_C_Q)         0.100     3.512 f  infra/ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.138     3.650    infra/ipbus/trans/iface/first
    SLICE_X101Y265       LUT4 (Prop_lut4_I0_O)        0.028     3.678 r  infra/ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=9, routed)           0.000     3.678    infra/ipbus/udp_if/clock_crossing_if/we
    SLICE_X101Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.445     1.563    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X101Y265                                                    r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.000     1.563    
                         clock uncertainty            0.246     1.809    
    SLICE_X101Y265       FDRE (Hold_fdre_C_D)         0.061     1.870    infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.332%)  route 0.148ns (55.668%))
  Logic Levels:           0  
  Clock Path Skew:        -1.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.623     3.425    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X116Y256                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y256       FDRE (Prop_fdre_C_Q)         0.118     3.543 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.148     3.691    infra/ipbus/udp_if/clock_crossing_if/n_0_pkt_done_w_tff_reg[2]
    SLICE_X115Y254       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.457     1.575    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X115Y254                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.000     1.575    
                         clock uncertainty            0.246     1.821    
    SLICE_X115Y254       FDRE (Hold_fdre_C_D)         0.044     1.865    infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.906ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.075%)  route 0.228ns (65.925%))
  Logic Levels:           0  
  Clock Path Skew:        -1.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.620     3.422    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X110Y259                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y259       FDRE (Prop_fdre_C_Q)         0.118     3.540 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.228     3.768    infra/ipbus/udp_if/clock_crossing_if/n_0_pkt_done_r_tff_reg[2]
    SLICE_X110Y254       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.456     1.574    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X110Y254                                                    r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.246     1.820    
    SLICE_X110Y254       FDRE (Hold_fdre_C_D)         0.042     1.862    infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 infra/clocks/rst_ipb_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.118ns (27.225%)  route 0.315ns (72.775%))
  Logic Levels:           0  
  Clock Path Skew:        -1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.610     3.412    infra/clocks/clko_ipb
    SLICE_X106Y271                                                    r  infra/clocks/rst_ipb_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y271       FDRE (Prop_fdre_C_Q)         0.118     3.530 r  infra/clocks/rst_ipb_ctrl_reg/Q
                         net (fo=27, routed)          0.315     3.845    infra/ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X116Y258       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.456     1.574    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X116Y258                                                    r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.246     1.820    
    SLICE_X116Y258       FDRE (Hold_fdre_C_D)         0.042     1.862    infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.295ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/stretch/lgen[0].s_reg/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.118ns (15.122%)  route 0.662ns (84.878%))
  Logic Levels:           0  
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/CLKOUT1
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=438, routed)         0.611     3.413    infra/ipbus/trans/iface/clk
    SLICE_X98Y264                                                     r  infra/ipbus/trans/iface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y264        FDRE (Prop_fdre_C_Q)         0.118     3.531 r  infra/ipbus/trans/iface/FSM_onehot_state_reg[4]/Q
                         net (fo=57, routed)          0.662     4.193    infra/stretch/d[0]
    SLICE_X136Y251       FDRE                                         r  infra/stretch/lgen[0].s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clk
    SLICE_X136Y251                                                    r  infra/stretch/lgen[0].s_reg/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.246     1.856    
    SLICE_X136Y251       FDRE (Hold_fdre_C_D)         0.042     1.898    infra/stretch/lgen[0].s_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  2.295    





---------------------------------------------------------------------------------------------------
From Clock:  n_4_mmcm
  To Clock:  n_6_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.405ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.223ns (18.207%)  route 1.002ns (81.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.256    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y288       FDRE (Prop_fdre_C_Q)         0.223     3.479 r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.002     4.481    infra/eth/phy/U0/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X144Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X144Y288       FDRE (Setup_fdre_C_D)       -0.019    10.885    infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  6.405    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.204ns (17.925%)  route 0.934ns (82.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.664     3.253    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y285                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y285       FDRE (Prop_fdre_C_Q)         0.204     3.457 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.934     4.391    infra/eth/phy/U0/transceiver_inst/rxdata_reg[15]
    SLICE_X143Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X143Y286       FDRE (Setup_fdre_C_D)       -0.093    10.811    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.223ns (18.565%)  route 0.978ns (81.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns = ( 10.915 - 8.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.663     3.252    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y284       FDRE (Prop_fdre_C_Q)         0.223     3.475 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.978     4.453    infra/eth/phy/U0/transceiver_inst/rxdata_reg[12]
    SLICE_X144Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.618    10.915    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y285                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.165    11.080    
                         clock uncertainty           -0.177    10.903    
    SLICE_X144Y285       FDRE (Setup_fdre_C_D)       -0.022    10.881    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.223ns (18.873%)  route 0.959ns (81.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 10.917 - 8.000 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.668     3.257    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y289                                                    r  infra/eth/phy/U0/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y289       FDRE (Prop_fdre_C_Q)         0.223     3.480 r  infra/eth/phy/U0/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.959     4.439    infra/eth/phy/U0/transceiver_inst/n_0_rxbufstatus_reg_reg[2]
    SLICE_X143Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.620    10.917    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y289                                                    r  infra/eth/phy/U0/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.165    11.082    
                         clock uncertainty           -0.177    10.905    
    SLICE_X143Y289       FDRE (Setup_fdre_C_D)       -0.022    10.883    infra/eth/phy/U0/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.223ns (18.719%)  route 0.968ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.256    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y287       FDRE (Prop_fdre_C_Q)         0.223     3.479 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.968     4.447    infra/eth/phy/U0/transceiver_inst/rxdata_reg[0]
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X145Y286       FDRE (Setup_fdre_C_D)       -0.009    10.895    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.223ns (18.887%)  route 0.958ns (81.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.256    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y287       FDRE (Prop_fdre_C_Q)         0.223     3.479 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.958     4.437    infra/eth/phy/U0/transceiver_inst/rxdata_reg[14]
    SLICE_X143Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X143Y286       FDRE (Setup_fdre_C_D)       -0.019    10.885    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.204ns (18.441%)  route 0.902ns (81.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.256    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y287       FDRE (Prop_fdre_C_Q)         0.204     3.460 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.902     4.362    infra/eth/phy/U0/transceiver_inst/rxdata_reg[8]
    SLICE_X144Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X144Y288       FDRE (Setup_fdre_C_D)       -0.092    10.812    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.223ns (19.025%)  route 0.949ns (80.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.256    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y287       FDRE (Prop_fdre_C_Q)         0.223     3.479 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.949     4.428    infra/eth/phy/U0/transceiver_inst/rxdata_reg[6]
    SLICE_X143Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X143Y286       FDRE (Setup_fdre_C_D)       -0.019    10.885    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.223ns (18.825%)  route 0.962ns (81.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.664     3.253    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y285                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y285       FDRE (Prop_fdre_C_Q)         0.223     3.476 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.962     4.438    infra/eth/phy/U0/transceiver_inst/rxdata_reg[13]
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X145Y286       FDRE (Setup_fdre_C_D)       -0.009    10.895    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.223ns (18.870%)  route 0.959ns (81.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 10.916 - 8.000 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.256    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y287       FDRE (Prop_fdre_C_Q)         0.223     3.479 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.959     4.438    infra/eth/phy/U0/transceiver_inst/rxdata_reg[4]
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.619    10.916    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.165    11.081    
                         clock uncertainty           -0.177    10.904    
    SLICE_X145Y286       FDRE (Setup_fdre_C_D)       -0.008    10.896    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.100ns (17.928%)  route 0.458ns (82.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.175    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y285                                                    r  infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y285       FDRE (Prop_fdre_C_Q)         0.100     1.275 r  infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           0.458     1.733    infra/eth/phy/U0/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X143Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.486     1.604    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism             -0.216     1.388    
                         clock uncertainty            0.177     1.565    
    SLICE_X143Y286       FDRE (Hold_fdre_C_D)         0.033     1.598    infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.100ns (17.433%)  route 0.474ns (82.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.335     1.176    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y287       FDRE (Prop_fdre_C_Q)         0.100     1.276 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.474     1.750    infra/eth/phy/U0/transceiver_inst/rxdata_reg[7]
    SLICE_X143Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.486     1.604    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X143Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.216     1.388    
                         clock uncertainty            0.177     1.565    
    SLICE_X143Y286       FDRE (Hold_fdre_C_D)         0.047     1.612    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.100ns (17.745%)  route 0.464ns (82.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.175    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y285                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y285       FDRE (Prop_fdre_C_Q)         0.100     1.275 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.464     1.739    infra/eth/phy/U0/transceiver_inst/rxdata_reg[10]
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.486     1.604    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.216     1.388    
                         clock uncertainty            0.177     1.565    
    SLICE_X145Y286       FDRE (Hold_fdre_C_D)         0.032     1.597    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.100ns (17.222%)  route 0.481ns (82.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.177    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y288       FDRE (Prop_fdre_C_Q)         0.100     1.277 r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           0.481     1.758    infra/eth/phy/U0/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X144Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.489     1.607    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism             -0.216     1.391    
                         clock uncertainty            0.177     1.568    
    SLICE_X144Y288       FDRE (Hold_fdre_C_D)         0.047     1.615    infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.091ns (16.600%)  route 0.457ns (83.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.335     1.176    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y287       FDRE (Prop_fdre_C_Q)         0.091     1.267 r  infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.457     1.724    infra/eth/phy/U0/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X144Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.489     1.607    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.216     1.391    
                         clock uncertainty            0.177     1.568    
    SLICE_X144Y288       FDRE (Hold_fdre_C_D)         0.013     1.581    infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.100ns (17.245%)  route 0.480ns (82.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.177    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y288       FDRE (Prop_fdre_C_Q)         0.100     1.277 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.480     1.757    infra/eth/phy/U0/transceiver_inst/rxdata_reg[2]
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.486     1.604    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.216     1.388    
                         clock uncertainty            0.177     1.565    
    SLICE_X145Y286       FDRE (Hold_fdre_C_D)         0.047     1.612    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.100ns (17.495%)  route 0.472ns (82.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.177    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y289                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y289       FDRE (Prop_fdre_C_Q)         0.100     1.277 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.472     1.749    infra/eth/phy/U0/transceiver_inst/rxdata_reg[1]
    SLICE_X144Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.489     1.607    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.216     1.391    
                         clock uncertainty            0.177     1.568    
    SLICE_X144Y288       FDRE (Hold_fdre_C_D)         0.032     1.600    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.100ns (16.979%)  route 0.489ns (83.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.177    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y289                                                    r  infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y289       FDRE (Prop_fdre_C_Q)         0.100     1.277 r  infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.489     1.766    infra/eth/phy/U0/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X144Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.489     1.607    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.216     1.391    
                         clock uncertainty            0.177     1.568    
    SLICE_X144Y288       FDRE (Hold_fdre_C_D)         0.047     1.615    infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.100ns (16.911%)  route 0.491ns (83.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.335     1.176    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y287                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y287       FDRE (Prop_fdre_C_Q)         0.100     1.276 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.491     1.767    infra/eth/phy/U0/transceiver_inst/rxdata_reg[5]
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.486     1.604    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.216     1.388    
                         clock uncertainty            0.177     1.565    
    SLICE_X145Y286       FDRE (Hold_fdre_C_D)         0.049     1.614    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by n_4_mmcm  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             n_6_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_4_mmcm rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.058%)  route 0.486ns (82.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_4_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_4_mmcm
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.177    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y288                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y288       FDRE (Prop_fdre_C_Q)         0.100     1.277 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.486     1.763    infra/eth/phy/U0/transceiver_inst/rxdata_reg[3]
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.486     1.604    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y286                                                    r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.216     1.388    
                         clock uncertainty            0.177     1.565    
    SLICE_X145Y286       FDRE (Hold_fdre_C_D)         0.044     1.609    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack        1.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.622ns  (logic 0.236ns (14.552%)  route 1.386ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 16.592 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.386    14.567    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X135Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.592    16.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000    16.592    
                         clock uncertainty           -0.035    16.557    
    SLICE_X135Y283       FDCE (Recov_fdce_C_CLR)     -0.292    16.265    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.622ns  (logic 0.236ns (14.552%)  route 1.386ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 16.592 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.386    14.567    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.592    16.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.000    16.592    
                         clock uncertainty           -0.035    16.557    
    SLICE_X134Y283       FDCE (Recov_fdce_C_CLR)     -0.267    16.290    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.290    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.622ns  (logic 0.236ns (14.552%)  route 1.386ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 16.592 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.386    14.567    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.592    16.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000    16.592    
                         clock uncertainty           -0.035    16.557    
    SLICE_X134Y283       FDCE (Recov_fdce_C_CLR)     -0.234    16.323    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.622ns  (logic 0.236ns (14.552%)  route 1.386ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 16.592 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.386    14.567    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.592    16.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000    16.592    
                         clock uncertainty           -0.035    16.557    
    SLICE_X134Y283       FDCE (Recov_fdce_C_CLR)     -0.234    16.323    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.622ns  (logic 0.236ns (14.552%)  route 1.386ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 16.592 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.386    14.567    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.592    16.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.000    16.592    
                         clock uncertainty           -0.035    16.557    
    SLICE_X134Y283       FDCE (Recov_fdce_C_CLR)     -0.234    16.323    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.622ns  (logic 0.236ns (14.552%)  route 1.386ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 16.592 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.386    14.567    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.592    16.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000    16.592    
                         clock uncertainty           -0.035    16.557    
    SLICE_X134Y283       FDCE (Recov_fdce_C_CLR)     -0.234    16.323    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.461ns  (logic 0.236ns (16.153%)  route 1.225ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.530ns = ( 16.530 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.225    14.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X135Y282       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.530    16.530    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X135Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000    16.530    
                         clock uncertainty           -0.035    16.494    
    SLICE_X135Y282       FDCE (Recov_fdce_C_CLR)     -0.292    16.202    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         16.202    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.461ns  (logic 0.236ns (16.153%)  route 1.225ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.530ns = ( 16.530 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.225    14.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y282       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.530    16.530    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000    16.530    
                         clock uncertainty           -0.035    16.494    
    SLICE_X134Y282       FDCE (Recov_fdce_C_CLR)     -0.267    16.227    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.227    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.563ns  (logic 0.236ns (15.098%)  route 1.327ns (84.902%))
  Logic Levels:           0  
  Clock Path Skew:        -4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.666ns = ( 16.666 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.327    14.509    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.666    16.666    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000    16.666    
                         clock uncertainty           -0.035    16.631    
    SLICE_X133Y283       FDCE (Recov_fdce_C_CLR)     -0.292    16.339    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         16.339    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.461ns  (logic 0.236ns (16.153%)  route 1.225ns (83.847%))
  Logic Levels:           0  
  Clock Path Skew:        -4.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.530ns = ( 16.530 - 16.000 ) 
    Source Clock Delay      (SCD):    4.946ns = ( 12.946 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119    11.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.378    12.946    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.236    13.182 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.225    14.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y282       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X135Y278       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.530    16.530    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000    16.530    
                         clock uncertainty           -0.035    16.494    
    SLICE_X134Y282       FDCE (Recov_fdce_C_CLR)     -0.234    16.260    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.260    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  1.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.107ns (12.354%)  route 0.759ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.759     2.485    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X132Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.035     0.539    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.086     0.453    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.107ns (12.354%)  route 0.759ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.759     2.485    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X132Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.035     0.539    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.086     0.453    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.107ns (12.354%)  route 0.759ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.759     2.485    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X132Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.035     0.539    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.086     0.453    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.107ns (12.354%)  route 0.759ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.759     2.485    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X132Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.035     0.539    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.086     0.453    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.107ns (12.354%)  route 0.759ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.759     2.485    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X132Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.035     0.539    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.086     0.453    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.107ns (12.354%)  route 0.759ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.759     2.485    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X132Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X132Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.035     0.539    
    SLICE_X132Y283       FDCE (Remov_fdce_C_CLR)     -0.086     0.453    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.050ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.107ns (12.354%)  route 0.759ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.759     2.485    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y283       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.504     0.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y283                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000     0.504    
                         clock uncertainty            0.035     0.539    
    SLICE_X133Y283       FDCE (Remov_fdce_C_CLR)     -0.105     0.434    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.076ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.107ns (13.177%)  route 0.705ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.405ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.705     2.431    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y282       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.405     0.405    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     0.405    
                         clock uncertainty            0.035     0.440    
    SLICE_X134Y282       FDCE (Remov_fdce_C_CLR)     -0.086     0.354    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.076ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.107ns (13.177%)  route 0.705ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.405ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.705     2.431    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X134Y282       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.405     0.405    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X134Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000     0.405    
                         clock uncertainty            0.035     0.440    
    SLICE_X134Y282       FDCE (Remov_fdce_C_CLR)     -0.086     0.354    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.095ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.107ns (13.177%)  route 0.705ns (86.823%))
  Logic Levels:           0  
  Clock Path Skew:        -1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.405ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.610     1.619    infra/clocks/clki_fr
    SLICE_X116Y274                                                    r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y274       FDRE (Prop_fdre_C_Q)         0.107     1.726 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.705     2.431    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X135Y282       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X135Y278       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.405     0.405    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X135Y282                                                    r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000     0.405    
                         clock uncertainty            0.035     0.440    
    SLICE_X135Y282       FDCE (Remov_fdce_C_CLR)     -0.105     0.335    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.335    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  2.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.043ns (58.725%)  route 0.733ns (41.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.566     6.721    infra/clocks/clkdiv/clear
    SLICE_X113Y269       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.218    11.764    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              1.166    12.930    
                         clock uncertainty           -0.035    12.894    
    SLICE_X113Y269       FDCE (Recov_fdce_C_CLR)     -0.212    12.682    infra/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.043ns (58.725%)  route 0.733ns (41.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.566     6.721    infra/clocks/clkdiv/clear
    SLICE_X113Y269       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.218    11.764    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              1.166    12.930    
                         clock uncertainty           -0.035    12.894    
    SLICE_X113Y269       FDCE (Recov_fdce_C_CLR)     -0.212    12.682    infra/clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.043ns (58.725%)  route 0.733ns (41.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.566     6.721    infra/clocks/clkdiv/clear
    SLICE_X113Y269       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.218    11.764    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              1.166    12.930    
                         clock uncertainty           -0.035    12.894    
    SLICE_X113Y269       FDCE (Recov_fdce_C_CLR)     -0.212    12.682    infra/clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.043ns (58.725%)  route 0.733ns (41.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 11.764 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.566     6.721    infra/clocks/clkdiv/clear
    SLICE_X113Y269       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.218    11.764    infra/clocks/clkdiv/clk
    SLICE_X113Y269                                                    r  infra/clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              1.166    12.930    
                         clock uncertainty           -0.035    12.894    
    SLICE_X113Y269       FDCE (Recov_fdce_C_CLR)     -0.212    12.682    infra/clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 11.763 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.484     6.640    infra/clocks/clkdiv/clear
    SLICE_X113Y270       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.217    11.763    infra/clocks/clkdiv/clk
    SLICE_X113Y270                                                    r  infra/clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              1.166    12.929    
                         clock uncertainty           -0.035    12.893    
    SLICE_X113Y270       FDCE (Recov_fdce_C_CLR)     -0.212    12.681    infra/clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 11.763 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.484     6.640    infra/clocks/clkdiv/clear
    SLICE_X113Y270       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.217    11.763    infra/clocks/clkdiv/clk
    SLICE_X113Y270                                                    r  infra/clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              1.166    12.929    
                         clock uncertainty           -0.035    12.893    
    SLICE_X113Y270       FDCE (Recov_fdce_C_CLR)     -0.212    12.681    infra/clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 11.763 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.484     6.640    infra/clocks/clkdiv/clear
    SLICE_X113Y270       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.217    11.763    infra/clocks/clkdiv/clk
    SLICE_X113Y270                                                    r  infra/clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              1.166    12.929    
                         clock uncertainty           -0.035    12.893    
    SLICE_X113Y270       FDCE (Recov_fdce_C_CLR)     -0.212    12.681    infra/clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 1.043ns (61.534%)  route 0.652ns (38.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.763ns = ( 11.763 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.484     6.640    infra/clocks/clkdiv/clear
    SLICE_X113Y270       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.217    11.763    infra/clocks/clkdiv/clk
    SLICE_X113Y270                                                    r  infra/clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              1.166    12.929    
                         clock uncertainty           -0.035    12.893    
    SLICE_X113Y270       FDCE (Recov_fdce_C_CLR)     -0.212    12.681    infra/clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 1.043ns (64.787%)  route 0.567ns (35.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 11.761 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.399     6.554    infra/clocks/clkdiv/clear
    SLICE_X113Y271       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.215    11.761    infra/clocks/clkdiv/clk
    SLICE_X113Y271                                                    r  infra/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              1.166    12.927    
                         clock uncertainty           -0.035    12.891    
    SLICE_X113Y271       FDCE (Recov_fdce_C_CLR)     -0.212    12.679    infra/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 1.043ns (64.787%)  route 0.567ns (35.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 11.761 - 8.000 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    1.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.119     3.475    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.377     4.945    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.945 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.168     6.112    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.043     6.155 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.399     6.554    infra/clocks/clkdiv/clear
    SLICE_X113Y271       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           1.044    10.463    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          1.215    11.761    infra/clocks/clkdiv/clk
    SLICE_X113Y271                                                    r  infra/clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              1.166    12.927    
                         clock uncertainty           -0.035    12.891    
    SLICE_X113Y271       FDCE (Recov_fdce_C_CLR)     -0.212    12.679    infra/clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  6.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[20]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.426ns (68.708%)  route 0.194ns (31.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.106     2.238    infra/clocks/clkdiv/clear
    SLICE_X113Y274       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y274                                                    r  infra/clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism             -0.546     1.629    
    SLICE_X113Y274       FDCE (Remov_fdce_C_CLR)     -0.069     1.560    infra/clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[21]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.426ns (68.708%)  route 0.194ns (31.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.106     2.238    infra/clocks/clkdiv/clear
    SLICE_X113Y274       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y274                                                    r  infra/clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism             -0.546     1.629    
    SLICE_X113Y274       FDCE (Remov_fdce_C_CLR)     -0.069     1.560    infra/clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[22]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.426ns (68.708%)  route 0.194ns (31.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.106     2.238    infra/clocks/clkdiv/clear
    SLICE_X113Y274       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y274                                                    r  infra/clocks/clkdiv/cnt_reg[22]/C
                         clock pessimism             -0.546     1.629    
    SLICE_X113Y274       FDCE (Remov_fdce_C_CLR)     -0.069     1.560    infra/clocks/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[23]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.426ns (68.708%)  route 0.194ns (31.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.106     2.238    infra/clocks/clkdiv/clear
    SLICE_X113Y274       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y274                                                    r  infra/clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism             -0.546     1.629    
    SLICE_X113Y274       FDCE (Remov_fdce_C_CLR)     -0.069     1.560    infra/clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[24]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.426ns (63.704%)  route 0.243ns (36.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.155     2.286    infra/clocks/clkdiv/clear
    SLICE_X113Y275       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism             -0.528     1.647    
    SLICE_X113Y275       FDCE (Remov_fdce_C_CLR)     -0.069     1.578    infra/clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[25]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.426ns (63.704%)  route 0.243ns (36.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.155     2.286    infra/clocks/clkdiv/clear
    SLICE_X113Y275       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism             -0.528     1.647    
    SLICE_X113Y275       FDCE (Remov_fdce_C_CLR)     -0.069     1.578    infra/clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[26]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.426ns (63.704%)  route 0.243ns (36.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.155     2.286    infra/clocks/clkdiv/clear
    SLICE_X113Y275       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism             -0.528     1.647    
    SLICE_X113Y275       FDCE (Remov_fdce_C_CLR)     -0.069     1.578    infra/clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[27]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.426ns (63.704%)  route 0.243ns (36.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.155     2.286    infra/clocks/clkdiv/clear
    SLICE_X113Y275       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.831     2.175    infra/clocks/clkdiv/clk
    SLICE_X113Y275                                                    r  infra/clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism             -0.528     1.647    
    SLICE_X113Y275       FDCE (Remov_fdce_C_CLR)     -0.069     1.578    infra/clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.426ns (64.177%)  route 0.238ns (35.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.150     2.281    infra/clocks/clkdiv/clear
    SLICE_X113Y272       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.834     2.178    infra/clocks/clkdiv/clk
    SLICE_X113Y272                                                    r  infra/clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.546     1.632    
    SLICE_X113Y272       FDCE (Remov_fdce_C_CLR)     -0.069     1.563    infra/clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.426ns (64.177%)  route 0.238ns (35.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.541     0.983    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.609     1.618    infra/clocks/clkdiv/clk
    SLICE_X114Y274                                                    r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y274       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.016 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.088     2.103    infra/clocks/clkdiv/Q
    SLICE_X114Y274       LUT1 (Prop_lut1_I0_O)        0.028     2.131 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.150     2.281    infra/clocks/clkdiv/clear
    SLICE_X113Y272       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=3, routed)           0.581     1.314    infra/eth/n_0_ibuf0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/bufg_fr/O
                         net (fo=40, routed)          0.834     2.178    infra/clocks/clkdiv/clk
    SLICE_X113Y272                                                    r  infra/clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.546     1.632    
    SLICE_X113Y272       FDCE (Remov_fdce_C_CLR)     -0.069     1.563    infra/clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.719    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  n_6_mmcm
  To Clock:  n_6_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.043ns (49.745%)  route 1.054ns (50.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.675     5.356    infra/stretch/clkdiv/clear
    SLICE_X143Y254       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y254                                                    r  infra/stretch/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y254       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.043ns (49.745%)  route 1.054ns (50.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.675     5.356    infra/stretch/clkdiv/clear
    SLICE_X143Y254       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y254                                                    r  infra/stretch/clkdiv/cnt_reg[17]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y254       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.043ns (49.745%)  route 1.054ns (50.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.675     5.356    infra/stretch/clkdiv/clear
    SLICE_X143Y254       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y254                                                    r  infra/stretch/clkdiv/cnt_reg[18]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y254       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.043ns (49.745%)  route 1.054ns (50.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.675     5.356    infra/stretch/clkdiv/clear
    SLICE_X143Y254       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y254                                                    r  infra/stretch/clkdiv/cnt_reg[19]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y254       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.043ns (53.846%)  route 0.894ns (46.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.516     5.196    infra/stretch/clkdiv/clear
    SLICE_X143Y250       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y250                                                    r  infra/stretch/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y250       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.043ns (53.846%)  route 0.894ns (46.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.516     5.196    infra/stretch/clkdiv/clear
    SLICE_X143Y250       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y250                                                    r  infra/stretch/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y250       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.043ns (53.846%)  route 0.894ns (46.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.516     5.196    infra/stretch/clkdiv/clear
    SLICE_X143Y250       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y250                                                    r  infra/stretch/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y250       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 1.043ns (53.846%)  route 0.894ns (46.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.516     5.196    infra/stretch/clkdiv/clear
    SLICE_X143Y250       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y250                                                    r  infra/stretch/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y250       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 1.043ns (54.399%)  route 0.874ns (45.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.496     5.176    infra/stretch/clkdiv/clear
    SLICE_X143Y251       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y251                                                    r  infra/stretch/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y251       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (n_6_mmcm rise@8.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 1.043ns (54.399%)  route 0.874ns (45.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 10.920 - 8.000 ) 
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.929     2.486    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.589 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.670     3.259    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.259 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.378     4.637    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.043     4.680 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.496     5.176    infra/stretch/clkdiv/clear
    SLICE_X143Y251       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.839    10.231    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.297 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.623    10.920    infra/stretch/clkdiv/clk
    SLICE_X143Y251                                                    r  infra/stretch/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.314    11.234    
                         clock uncertainty           -0.053    11.181    
    SLICE_X143Y251       FDCE (Recov_fdce_C_CLR)     -0.212    10.969    infra/stretch/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.426ns (55.192%)  route 0.346ns (44.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.145     1.951    infra/stretch/clkdiv/clear
    SLICE_X143Y252       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y252                                                    r  infra/stretch/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y252       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.426ns (55.192%)  route 0.346ns (44.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.145     1.951    infra/stretch/clkdiv/clear
    SLICE_X143Y252       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y252                                                    r  infra/stretch/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y252       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[8]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.426ns (55.192%)  route 0.346ns (44.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.145     1.951    infra/stretch/clkdiv/clear
    SLICE_X143Y252       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y252                                                    r  infra/stretch/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y252       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[9]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.426ns (55.192%)  route 0.346ns (44.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.145     1.951    infra/stretch/clkdiv/clear
    SLICE_X143Y252       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y252                                                    r  infra/stretch/clkdiv/cnt_reg[9]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y252       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.426ns (48.835%)  route 0.446ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.246     2.051    infra/stretch/clkdiv/clear
    SLICE_X143Y251       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y251                                                    r  infra/stretch/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y251       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[5]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.426ns (48.835%)  route 0.446ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.246     2.051    infra/stretch/clkdiv/clear
    SLICE_X143Y251       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y251                                                    r  infra/stretch/clkdiv/cnt_reg[5]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y251       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[6]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.426ns (48.835%)  route 0.446ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.246     2.051    infra/stretch/clkdiv/clear
    SLICE_X143Y251       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y251                                                    r  infra/stretch/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y251       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[7]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.426ns (48.835%)  route 0.446ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.246     2.051    infra/stretch/clkdiv/clear
    SLICE_X143Y251       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y251                                                    r  infra/stretch/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y251       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[0]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.426ns (48.630%)  route 0.450ns (51.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.250     2.055    infra/stretch/clkdiv/clear
    SLICE_X143Y250       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y250                                                    r  infra/stretch/clkdiv/cnt_reg[0]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y250       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[1]/CLR
                            (removal check against rising-edge clock n_6_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_6_mmcm rise@0.000ns - n_6_mmcm rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.426ns (48.630%)  route 0.450ns (51.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.248     0.818    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.841 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.338     1.179    infra/stretch/clkdiv/clk
    SLICE_X142Y253                                                    r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y253       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.577 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.200     1.777    infra/stretch/clkdiv/Q
    SLICE_X142Y253       LUT1 (Prop_lut1_I0_O)        0.028     1.805 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=20, routed)          0.250     2.055    infra/stretch/clkdiv/clear
    SLICE_X143Y250       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock n_6_mmcm rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/n_4_phy
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/CLKIN1
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.287     1.073    infra/eth/n_6_mmcm
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.118 r  infra/eth/bufr_125/O
                         net (fo=3676, routed)        0.492     1.610    infra/stretch/clkdiv/clk
    SLICE_X143Y250                                                    r  infra/stretch/clkdiv/cnt_reg[1]/C
                         clock pessimism             -0.416     1.194    
    SLICE_X143Y250       FDCE (Remov_fdce_C_CLR)     -0.069     1.125    infra/stretch/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.930    





