<HTML>
<HEAD>
<!-- This HTML file has been created by texi2html 1.31
     from usegcc.texi on 9 October 1995 -->

<TITLE>Using GNU CC - Intel 960 Options</TITLE>
</HEAD>
<BODY>
Go to the <A HREF="usegcc_1.html">first</A>, <A HREF="usegcc_32.html">previous</A>, <A HREF="usegcc_34.html">next</A>, <A HREF="usegcc_139.html">last</A> section, <A HREF="usegcc_toc.html">table of contents</A>.
<HR>
<H3><A NAME="SEC36" HREF="usegcc_toc.html#TOC36">Intel 960 Options</A></H3>
<P>
These <SAMP>`-m'</SAMP> options are defined for the Intel 960 implementations:
<P>
<DL COMPACT>
<DT><CODE>-m<VAR>cpu type</VAR></CODE>
<DD>Assume the defaults for the machine type <VAR>cpu type</VAR> for some of
the other options, including instruction scheduling, floating point
support, and addressing modes.  The choices for <VAR>cpu type</VAR> are
<SAMP>`ka'</SAMP>, <SAMP>`kb'</SAMP>, <SAMP>`mc'</SAMP>, <SAMP>`ca'</SAMP>, <SAMP>`cf'</SAMP>,
<SAMP>`sa'</SAMP>, and <SAMP>`sb'</SAMP>.
The default is
<SAMP>`kb'</SAMP>.

<DT><CODE>-mnumerics</CODE>
<DD><DT><CODE>-msoft-float</CODE>
<DD>The <SAMP>`-mnumerics'</SAMP> option indicates that the processor does support
floating-point instructions.  The <SAMP>`-msoft-float'</SAMP> option indicates
that floating-point support should not be assumed.

<DT><CODE>-mleaf-procedures</CODE>
<DD><DT><CODE>-mno-leaf-procedures</CODE>
<DD>Do (or do not) attempt to alter leaf procedures to be callable with the
<CODE>bal</CODE> instruction as well as <CODE>call</CODE>.  This will result in more
efficient code for explicit calls when the <CODE>bal</CODE> instruction can be
substituted by the assembler or linker, but less efficient code in other
cases, such as calls via function pointers, or using a linker that doesn't
support this optimization.

<DT><CODE>-mtail-call</CODE>
<DD><DT><CODE>-mno-tail-call</CODE>
<DD>Do (or do not) make additional attempts (beyond those of the
machine-independent portions of the compiler) to optimize tail-recursive
calls into branches.  You may not want to do this because the detection of
cases where this is not valid is not totally complete.  The default is
<SAMP>`-mno-tail-call'</SAMP>.

<DT><CODE>-mcomplex-addr</CODE>
<DD><DT><CODE>-mno-complex-addr</CODE>
<DD>Assume (or do not assume) that the use of a complex addressing mode is a
win on this implementation of the i960.  Complex addressing modes may not
be worthwhile on the K-series, but they definitely are on the C-series.
The default is currently <SAMP>`-mcomplex-addr'</SAMP> for all processors except
the CB and CC.

<DT><CODE>-mcode-align</CODE>
<DD><DT><CODE>-mno-code-align</CODE>
<DD>Align code to 8-byte boundaries for faster fetching (or don't bother).
Currently turned on by default for C-series implementations only.


<DT><CODE>-mic-compat</CODE>
<DD><DT><CODE>-mic2.0-compat</CODE>
<DD><DT><CODE>-mic3.0-compat</CODE>
<DD>Enable compatibility with iC960 v2.0 or v3.0.

<DT><CODE>-masm-compat</CODE>
<DD><DT><CODE>-mintel-asm</CODE>
<DD>Enable compatibility with the iC960 assembler.

<DT><CODE>-mstrict-align</CODE>
<DD><DT><CODE>-mno-strict-align</CODE>
<DD>Do not permit (do permit) unaligned accesses.

<DT><CODE>-mold-align</CODE>
<DD>Enable structure-alignment compatibility with Intel's <CODE>gcc</CODE> release version
1.3 (based on <CODE>gcc</CODE> 1.37).  Currently this is buggy in that <SAMP>`#pragma
align 1'</SAMP> is always assumed as well, and cannot be turned off.
</DL>
<P>
<HR>
Go to the <A HREF="usegcc_1.html">first</A>, <A HREF="usegcc_32.html">previous</A>, <A HREF="usegcc_34.html">next</A>, <A HREF="usegcc_139.html">last</A> section, <A HREF="usegcc_toc.html">table of contents</A>.
</BODY>
</HTML>
