Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 11 15:03:47 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 11 14:41:30 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 20) to (Rev. 22)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 11 14:08:14 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  7 23:08:05 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  7 23:03:39 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0 (Rev. 18)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  7 23:00:57 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 17) to (Rev. 18)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_LAB4_AXI_0_0'. These changes may impact your design.


-Upgrade has added port 'led4_b'

-Upgrade has added port 'led4_g'

-Upgrade has added port 'led4_r'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  7 22:33:52 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0 (Rev. 17)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  7 19:39:19 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 15) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 22:36:47 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 13) to (Rev. 15)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 22:10:10 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 20:12:02 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 20:09:55 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 19:59:08 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 19:23:19 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 30 23:10:00 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 30 22:45:16 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 30 22:35:16 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 29 22:31:17 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 29 22:25:26 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 29 22:23:46 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 29 22:19:57 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 22 22:33:12 2019
| Host         : LAPTOP-SOMQUB3A running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_LAB4_AXI_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_LAB4_AXI_0_0 (xilinx.com:user:LAB4_AXI:1.0) from (Rev. 2) to (Rev. 3)

