Running: D:\CS\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/CS/CS120 Labs/lab3part3/bcd_to_7led_bh_isim_beh.exe -prj C:/CS/CS120 Labs/lab3part3/bcd_to_7led_bh_beh.prj work.bcd_to_7led_bh work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/CS/CS120 Labs/lab3part3/bcd_to_7led_bh.v" into library work
Analyzing Verilog file "D:/CS/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 180640 KB
Fuse CPU Usage: 234 ms
Compiling module bcd_to_7led_bh
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 2 Verilog Units
Built simulation executable C:/CS/CS120 Labs/lab3part3/bcd_to_7led_bh_isim_beh.exe
Fuse Memory Usage: 186328 KB
Fuse CPU Usage: 296 ms
