0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv,,axi_ctrl_logic,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv,,AXIL_AXIS,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv,,axilite_master,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv,,axilite_slave,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv,,axis_master,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v,,axis_slave,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v,,AXIS_SW,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v,,CFG_CTRL,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v,,FSIC_CLKRST,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v,,fsic_coreclk_phase_cnt,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v,,fsic_io_serdes_rx,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v,,IO_SERDES,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/logic_analyzer/rtl/Sram.v,,LOGIC_ANLZ,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/logic_analyzer/rtl/Sram.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/mprj_io/rtl/fsic_mprj_io.v,,sram,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/mprj_io/rtl/fsic_mprj_io.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.v,,MPRJ_IO,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/rtl/fsic.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv,,FSIC,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/fpga.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/fsic_clock.v,,fpga,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/fsic_clock.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/rtl/fsic.v,,fsic_clock_div,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/tb_fsic.v,1707481172,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/testbench/fpga.v,,tb_fsic,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v,1707481070,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v,,AXIL_SLAV,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v,,AXIS_MSTR,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v,,AXIS_SLAV,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/la_mux/rtl/la_mux.v,,IRQ_MUX,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/la_mux/rtl/la_mux.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v,,LA_MUX,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v,,USER_SUBSYS,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v,,EdgeDetect_HorDer;EdgeDetect_HorDer_run;EdgeDetect_HorDer_run_dx_rsci;EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl;EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp;EdgeDetect_HorDer_run_pix_in_rsci;EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl;EdgeDetect_HorDer_run_pix_out_rsci;EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl;EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp;EdgeDetect_HorDer_run_run_fsm;EdgeDetect_HorDer_run_staller;EdgeDetect_MagAng;EdgeDetect_MagAng_run;EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj;EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl;EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj;EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl;EdgeDetect_MagAng_run_dat_out_rsci;EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl;EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp;EdgeDetect_MagAng_run_dx_in_rsci;EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl;EdgeDetect_MagAng_run_dy_in_rsci;EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl;EdgeDetect_MagAng_run_pix_in_rsci;EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl;EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp;EdgeDetect_MagAng_run_run_fsm;EdgeDetect_MagAng_run_staller;EdgeDetect_Top;EdgeDetect_Top_struct;EdgeDetect_VerDer;EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen;EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen;EdgeDetect_VerDer_run;EdgeDetect_VerDer_run_dat_in_rsci;EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl;EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp;EdgeDetect_VerDer_run_dy_rsci;EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl;EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp;EdgeDetect_VerDer_run_pix_out_rsci;EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl;EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp;EdgeDetect_VerDer_run_run_fsm;EdgeDetect_VerDer_run_staller;EdgeDetect_VerDer_run_wait_dp;ccs_fifo_wait_core_v5;ccs_genreg_v1;ccs_in_wait_coupled_v1;ccs_in_wait_v1;ccs_out_v1;ccs_out_wait_v1;ccs_pipe_v6;mgc_io_sync_v2,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v,,SPRAM,,,../,,,,,
,,,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v,,USER_PRJ0,,,,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v,1699044612,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v,,bram11,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v,1705611257,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v,,fir,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/multiplier_adder.v,1697211374,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/bram11.v,,multiplier_adder,,,../,,,,,
,,,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/fir.v,,USER_PRJ1,,,,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v,1706969711,systemVerilog,,/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v,,USER_PRJ2,,,../,,,,,
/home/ubuntu/Advanced_SoC/lab_1/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v,1706969711,systemVerilog,,,,USER_PRJ3,,,../,,,,,
