#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LMotorPwm_PWMHW */
#define LMotorPwm_PWMHW__CAP0 CYREG_TMR0_CAP0
#define LMotorPwm_PWMHW__CAP1 CYREG_TMR0_CAP1
#define LMotorPwm_PWMHW__CFG0 CYREG_TMR0_CFG0
#define LMotorPwm_PWMHW__CFG1 CYREG_TMR0_CFG1
#define LMotorPwm_PWMHW__CFG2 CYREG_TMR0_CFG2
#define LMotorPwm_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define LMotorPwm_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define LMotorPwm_PWMHW__PER0 CYREG_TMR0_PER0
#define LMotorPwm_PWMHW__PER1 CYREG_TMR0_PER1
#define LMotorPwm_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define LMotorPwm_PWMHW__PM_ACT_MSK 0x01u
#define LMotorPwm_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define LMotorPwm_PWMHW__PM_STBY_MSK 0x01u
#define LMotorPwm_PWMHW__RT0 CYREG_TMR0_RT0
#define LMotorPwm_PWMHW__RT1 CYREG_TMR0_RT1
#define LMotorPwm_PWMHW__SR0 CYREG_TMR0_SR0

/* MotorControlReg */
#define MotorControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define MotorControlReg_Sync_ctrl_reg__0__POS 0
#define MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MotorControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define MotorControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define MotorControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define MotorControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define MotorControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define MotorControlReg_Sync_ctrl_reg__1__MASK 0x02u
#define MotorControlReg_Sync_ctrl_reg__1__POS 1
#define MotorControlReg_Sync_ctrl_reg__2__MASK 0x04u
#define MotorControlReg_Sync_ctrl_reg__2__POS 2
#define MotorControlReg_Sync_ctrl_reg__3__MASK 0x08u
#define MotorControlReg_Sync_ctrl_reg__3__POS 3
#define MotorControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define MotorControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define MotorControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define MotorControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define MotorControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define MotorControlReg_Sync_ctrl_reg__MASK 0x0Fu
#define MotorControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define MotorControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK
#define MotorControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* RMotorPwm_PWMHW */
#define RMotorPwm_PWMHW__CAP0 CYREG_TMR1_CAP0
#define RMotorPwm_PWMHW__CAP1 CYREG_TMR1_CAP1
#define RMotorPwm_PWMHW__CFG0 CYREG_TMR1_CFG0
#define RMotorPwm_PWMHW__CFG1 CYREG_TMR1_CFG1
#define RMotorPwm_PWMHW__CFG2 CYREG_TMR1_CFG2
#define RMotorPwm_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define RMotorPwm_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define RMotorPwm_PWMHW__PER0 CYREG_TMR1_PER0
#define RMotorPwm_PWMHW__PER1 CYREG_TMR1_PER1
#define RMotorPwm_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define RMotorPwm_PWMHW__PM_ACT_MSK 0x02u
#define RMotorPwm_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define RMotorPwm_PWMHW__PM_STBY_MSK 0x02u
#define RMotorPwm_PWMHW__RT0 CYREG_TMR1_RT0
#define RMotorPwm_PWMHW__RT1 CYREG_TMR1_RT1
#define RMotorPwm_PWMHW__SR0 CYREG_TMR1_SR0

/* MotorPwmClock */
#define MotorPwmClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define MotorPwmClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define MotorPwmClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define MotorPwmClock__CFG2_SRC_SEL_MASK 0x07u
#define MotorPwmClock__INDEX 0x01u
#define MotorPwmClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MotorPwmClock__PM_ACT_MSK 0x02u
#define MotorPwmClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MotorPwmClock__PM_STBY_MSK 0x02u

/* SerDrv_485Sel */
#define SerDrv_485Sel__0__MASK 0x20u
#define SerDrv_485Sel__0__PC CYREG_IO_PC_PRT15_PC5
#define SerDrv_485Sel__0__PORT 15u
#define SerDrv_485Sel__0__SHIFT 5
#define SerDrv_485Sel__AG CYREG_PRT15_AG
#define SerDrv_485Sel__AMUX CYREG_PRT15_AMUX
#define SerDrv_485Sel__BIE CYREG_PRT15_BIE
#define SerDrv_485Sel__BIT_MASK CYREG_PRT15_BIT_MASK
#define SerDrv_485Sel__BYP CYREG_PRT15_BYP
#define SerDrv_485Sel__CTL CYREG_PRT15_CTL
#define SerDrv_485Sel__DM0 CYREG_PRT15_DM0
#define SerDrv_485Sel__DM1 CYREG_PRT15_DM1
#define SerDrv_485Sel__DM2 CYREG_PRT15_DM2
#define SerDrv_485Sel__DR CYREG_PRT15_DR
#define SerDrv_485Sel__INP_DIS CYREG_PRT15_INP_DIS
#define SerDrv_485Sel__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SerDrv_485Sel__LCD_EN CYREG_PRT15_LCD_EN
#define SerDrv_485Sel__MASK 0x20u
#define SerDrv_485Sel__PORT 15u
#define SerDrv_485Sel__PRT CYREG_PRT15_PRT
#define SerDrv_485Sel__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SerDrv_485Sel__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SerDrv_485Sel__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SerDrv_485Sel__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SerDrv_485Sel__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SerDrv_485Sel__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SerDrv_485Sel__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SerDrv_485Sel__PS CYREG_PRT15_PS
#define SerDrv_485Sel__SHIFT 5
#define SerDrv_485Sel__SLW CYREG_PRT15_SLW

/* SerDrv_Enable */
#define SerDrv_Enable__0__MASK 0x10u
#define SerDrv_Enable__0__PC CYREG_IO_PC_PRT15_PC4
#define SerDrv_Enable__0__PORT 15u
#define SerDrv_Enable__0__SHIFT 4
#define SerDrv_Enable__AG CYREG_PRT15_AG
#define SerDrv_Enable__AMUX CYREG_PRT15_AMUX
#define SerDrv_Enable__BIE CYREG_PRT15_BIE
#define SerDrv_Enable__BIT_MASK CYREG_PRT15_BIT_MASK
#define SerDrv_Enable__BYP CYREG_PRT15_BYP
#define SerDrv_Enable__CTL CYREG_PRT15_CTL
#define SerDrv_Enable__DM0 CYREG_PRT15_DM0
#define SerDrv_Enable__DM1 CYREG_PRT15_DM1
#define SerDrv_Enable__DM2 CYREG_PRT15_DM2
#define SerDrv_Enable__DR CYREG_PRT15_DR
#define SerDrv_Enable__INP_DIS CYREG_PRT15_INP_DIS
#define SerDrv_Enable__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SerDrv_Enable__LCD_EN CYREG_PRT15_LCD_EN
#define SerDrv_Enable__MASK 0x10u
#define SerDrv_Enable__PORT 15u
#define SerDrv_Enable__PRT CYREG_PRT15_PRT
#define SerDrv_Enable__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SerDrv_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SerDrv_Enable__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SerDrv_Enable__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SerDrv_Enable__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SerDrv_Enable__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SerDrv_Enable__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SerDrv_Enable__PS CYREG_PRT15_PS
#define SerDrv_Enable__SHIFT 4
#define SerDrv_Enable__SLW CYREG_PRT15_SLW

/* PiComs_BSPIS */
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PiComs_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PiComs_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define PiComs_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__3__MASK 0x08u
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__3__POS 3
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__4__MASK 0x10u
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__4__POS 4
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__5__MASK 0x20u
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__5__POS 5
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__6__MASK 0x40u
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__6__POS 6
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__MASK 0x78u
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PiComs_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG CYREG_B0_UDB09_ST
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__0__MASK 0x01u
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__0__POS 0
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__1__MASK 0x02u
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__1__POS 1
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__2__MASK 0x04u
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__2__POS 2
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__6__MASK 0x40u
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__6__POS 6
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__MASK 0x47u
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PiComs_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG CYREG_B0_UDB08_A0
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG CYREG_B0_UDB08_A1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG CYREG_B0_UDB08_D0
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG CYREG_B0_UDB08_D1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG CYREG_B0_UDB08_F0
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG CYREG_B0_UDB08_F1
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PiComs_BSPIS_es3_SPISlave_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL

/* SpiXferDone */
#define SpiXferDone__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SpiXferDone__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SpiXferDone__INTC_MASK 0x01u
#define SpiXferDone__INTC_NUMBER 0u
#define SpiXferDone__INTC_PRIOR_NUM 7u
#define SpiXferDone__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SpiXferDone__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SpiXferDone__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PiSPI_MISO */
#define PiSPI_MISO__0__MASK 0x08u
#define PiSPI_MISO__0__PC CYREG_PRT3_PC3
#define PiSPI_MISO__0__PORT 3u
#define PiSPI_MISO__0__SHIFT 3
#define PiSPI_MISO__AG CYREG_PRT3_AG
#define PiSPI_MISO__AMUX CYREG_PRT3_AMUX
#define PiSPI_MISO__BIE CYREG_PRT3_BIE
#define PiSPI_MISO__BIT_MASK CYREG_PRT3_BIT_MASK
#define PiSPI_MISO__BYP CYREG_PRT3_BYP
#define PiSPI_MISO__CTL CYREG_PRT3_CTL
#define PiSPI_MISO__DM0 CYREG_PRT3_DM0
#define PiSPI_MISO__DM1 CYREG_PRT3_DM1
#define PiSPI_MISO__DM2 CYREG_PRT3_DM2
#define PiSPI_MISO__DR CYREG_PRT3_DR
#define PiSPI_MISO__INP_DIS CYREG_PRT3_INP_DIS
#define PiSPI_MISO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PiSPI_MISO__LCD_EN CYREG_PRT3_LCD_EN
#define PiSPI_MISO__MASK 0x08u
#define PiSPI_MISO__PORT 3u
#define PiSPI_MISO__PRT CYREG_PRT3_PRT
#define PiSPI_MISO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PiSPI_MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PiSPI_MISO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PiSPI_MISO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PiSPI_MISO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PiSPI_MISO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PiSPI_MISO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PiSPI_MISO__PS CYREG_PRT3_PS
#define PiSPI_MISO__SHIFT 3
#define PiSPI_MISO__SLW CYREG_PRT3_SLW

/* PiSPI_MOSI */
#define PiSPI_MOSI__0__MASK 0x04u
#define PiSPI_MOSI__0__PC CYREG_PRT3_PC2
#define PiSPI_MOSI__0__PORT 3u
#define PiSPI_MOSI__0__SHIFT 2
#define PiSPI_MOSI__AG CYREG_PRT3_AG
#define PiSPI_MOSI__AMUX CYREG_PRT3_AMUX
#define PiSPI_MOSI__BIE CYREG_PRT3_BIE
#define PiSPI_MOSI__BIT_MASK CYREG_PRT3_BIT_MASK
#define PiSPI_MOSI__BYP CYREG_PRT3_BYP
#define PiSPI_MOSI__CTL CYREG_PRT3_CTL
#define PiSPI_MOSI__DM0 CYREG_PRT3_DM0
#define PiSPI_MOSI__DM1 CYREG_PRT3_DM1
#define PiSPI_MOSI__DM2 CYREG_PRT3_DM2
#define PiSPI_MOSI__DR CYREG_PRT3_DR
#define PiSPI_MOSI__INP_DIS CYREG_PRT3_INP_DIS
#define PiSPI_MOSI__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PiSPI_MOSI__LCD_EN CYREG_PRT3_LCD_EN
#define PiSPI_MOSI__MASK 0x04u
#define PiSPI_MOSI__PORT 3u
#define PiSPI_MOSI__PRT CYREG_PRT3_PRT
#define PiSPI_MOSI__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PiSPI_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PiSPI_MOSI__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PiSPI_MOSI__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PiSPI_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PiSPI_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PiSPI_MOSI__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PiSPI_MOSI__PS CYREG_PRT3_PS
#define PiSPI_MOSI__SHIFT 2
#define PiSPI_MOSI__SLW CYREG_PRT3_SLW

/* PiSPI_SCLK */
#define PiSPI_SCLK__0__MASK 0x20u
#define PiSPI_SCLK__0__PC CYREG_PRT3_PC5
#define PiSPI_SCLK__0__PORT 3u
#define PiSPI_SCLK__0__SHIFT 5
#define PiSPI_SCLK__AG CYREG_PRT3_AG
#define PiSPI_SCLK__AMUX CYREG_PRT3_AMUX
#define PiSPI_SCLK__BIE CYREG_PRT3_BIE
#define PiSPI_SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define PiSPI_SCLK__BYP CYREG_PRT3_BYP
#define PiSPI_SCLK__CTL CYREG_PRT3_CTL
#define PiSPI_SCLK__DM0 CYREG_PRT3_DM0
#define PiSPI_SCLK__DM1 CYREG_PRT3_DM1
#define PiSPI_SCLK__DM2 CYREG_PRT3_DM2
#define PiSPI_SCLK__DR CYREG_PRT3_DR
#define PiSPI_SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define PiSPI_SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PiSPI_SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define PiSPI_SCLK__MASK 0x20u
#define PiSPI_SCLK__PORT 3u
#define PiSPI_SCLK__PRT CYREG_PRT3_PRT
#define PiSPI_SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PiSPI_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PiSPI_SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PiSPI_SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PiSPI_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PiSPI_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PiSPI_SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PiSPI_SCLK__PS CYREG_PRT3_PS
#define PiSPI_SCLK__SHIFT 5
#define PiSPI_SCLK__SLW CYREG_PRT3_SLW

/* PiUART_RXD */
#define PiUART_RXD__0__MASK 0x02u
#define PiUART_RXD__0__PC CYREG_PRT3_PC1
#define PiUART_RXD__0__PORT 3u
#define PiUART_RXD__0__SHIFT 1
#define PiUART_RXD__AG CYREG_PRT3_AG
#define PiUART_RXD__AMUX CYREG_PRT3_AMUX
#define PiUART_RXD__BIE CYREG_PRT3_BIE
#define PiUART_RXD__BIT_MASK CYREG_PRT3_BIT_MASK
#define PiUART_RXD__BYP CYREG_PRT3_BYP
#define PiUART_RXD__CTL CYREG_PRT3_CTL
#define PiUART_RXD__DM0 CYREG_PRT3_DM0
#define PiUART_RXD__DM1 CYREG_PRT3_DM1
#define PiUART_RXD__DM2 CYREG_PRT3_DM2
#define PiUART_RXD__DR CYREG_PRT3_DR
#define PiUART_RXD__INP_DIS CYREG_PRT3_INP_DIS
#define PiUART_RXD__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PiUART_RXD__LCD_EN CYREG_PRT3_LCD_EN
#define PiUART_RXD__MASK 0x02u
#define PiUART_RXD__PORT 3u
#define PiUART_RXD__PRT CYREG_PRT3_PRT
#define PiUART_RXD__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PiUART_RXD__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PiUART_RXD__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PiUART_RXD__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PiUART_RXD__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PiUART_RXD__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PiUART_RXD__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PiUART_RXD__PS CYREG_PRT3_PS
#define PiUART_RXD__SHIFT 1
#define PiUART_RXD__SLW CYREG_PRT3_SLW

/* PiUART_TXD */
#define PiUART_TXD__0__MASK 0x01u
#define PiUART_TXD__0__PC CYREG_PRT3_PC0
#define PiUART_TXD__0__PORT 3u
#define PiUART_TXD__0__SHIFT 0
#define PiUART_TXD__AG CYREG_PRT3_AG
#define PiUART_TXD__AMUX CYREG_PRT3_AMUX
#define PiUART_TXD__BIE CYREG_PRT3_BIE
#define PiUART_TXD__BIT_MASK CYREG_PRT3_BIT_MASK
#define PiUART_TXD__BYP CYREG_PRT3_BYP
#define PiUART_TXD__CTL CYREG_PRT3_CTL
#define PiUART_TXD__DM0 CYREG_PRT3_DM0
#define PiUART_TXD__DM1 CYREG_PRT3_DM1
#define PiUART_TXD__DM2 CYREG_PRT3_DM2
#define PiUART_TXD__DR CYREG_PRT3_DR
#define PiUART_TXD__INP_DIS CYREG_PRT3_INP_DIS
#define PiUART_TXD__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PiUART_TXD__LCD_EN CYREG_PRT3_LCD_EN
#define PiUART_TXD__MASK 0x01u
#define PiUART_TXD__PORT 3u
#define PiUART_TXD__PRT CYREG_PRT3_PRT
#define PiUART_TXD__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PiUART_TXD__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PiUART_TXD__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PiUART_TXD__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PiUART_TXD__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PiUART_TXD__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PiUART_TXD__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PiUART_TXD__PS CYREG_PRT3_PS
#define PiUART_TXD__SHIFT 0
#define PiUART_TXD__SLW CYREG_PRT3_SLW

/* SpiXmitDma */
#define SpiXmitDma__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define SpiXmitDma__DRQ_NUMBER 1u
#define SpiXmitDma__NUMBEROF_TDS 0u
#define SpiXmitDma__PRIORITY 2u
#define SpiXmitDma__TERMIN_EN 0u
#define SpiXmitDma__TERMIN_SEL 0u
#define SpiXmitDma__TERMOUT0_EN 0u
#define SpiXmitDma__TERMOUT0_SEL 0u
#define SpiXmitDma__TERMOUT1_EN 0u
#define SpiXmitDma__TERMOUT1_SEL 0u

/* PiSPI_CLK */
#define PiSPI_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PiSPI_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PiSPI_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PiSPI_CLK__CFG2_SRC_SEL_MASK 0x07u
#define PiSPI_CLK__INDEX 0x00u
#define PiSPI_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PiSPI_CLK__PM_ACT_MSK 0x01u
#define PiSPI_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PiSPI_CLK__PM_STBY_MSK 0x01u

/* SerDrv_DY */
#define SerDrv_DY__0__MASK 0x40u
#define SerDrv_DY__0__PC CYREG_PRT6_PC6
#define SerDrv_DY__0__PORT 6u
#define SerDrv_DY__0__SHIFT 6
#define SerDrv_DY__AG CYREG_PRT6_AG
#define SerDrv_DY__AMUX CYREG_PRT6_AMUX
#define SerDrv_DY__BIE CYREG_PRT6_BIE
#define SerDrv_DY__BIT_MASK CYREG_PRT6_BIT_MASK
#define SerDrv_DY__BYP CYREG_PRT6_BYP
#define SerDrv_DY__CTL CYREG_PRT6_CTL
#define SerDrv_DY__DM0 CYREG_PRT6_DM0
#define SerDrv_DY__DM1 CYREG_PRT6_DM1
#define SerDrv_DY__DM2 CYREG_PRT6_DM2
#define SerDrv_DY__DR CYREG_PRT6_DR
#define SerDrv_DY__INP_DIS CYREG_PRT6_INP_DIS
#define SerDrv_DY__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SerDrv_DY__LCD_EN CYREG_PRT6_LCD_EN
#define SerDrv_DY__MASK 0x40u
#define SerDrv_DY__PORT 6u
#define SerDrv_DY__PRT CYREG_PRT6_PRT
#define SerDrv_DY__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SerDrv_DY__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SerDrv_DY__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SerDrv_DY__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SerDrv_DY__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SerDrv_DY__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SerDrv_DY__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SerDrv_DY__PS CYREG_PRT6_PS
#define SerDrv_DY__SHIFT 6
#define SerDrv_DY__SLW CYREG_PRT6_SLW

/* SerDrv_DZ */
#define SerDrv_DZ__0__MASK 0x80u
#define SerDrv_DZ__0__PC CYREG_PRT6_PC7
#define SerDrv_DZ__0__PORT 6u
#define SerDrv_DZ__0__SHIFT 7
#define SerDrv_DZ__AG CYREG_PRT6_AG
#define SerDrv_DZ__AMUX CYREG_PRT6_AMUX
#define SerDrv_DZ__BIE CYREG_PRT6_BIE
#define SerDrv_DZ__BIT_MASK CYREG_PRT6_BIT_MASK
#define SerDrv_DZ__BYP CYREG_PRT6_BYP
#define SerDrv_DZ__CTL CYREG_PRT6_CTL
#define SerDrv_DZ__DM0 CYREG_PRT6_DM0
#define SerDrv_DZ__DM1 CYREG_PRT6_DM1
#define SerDrv_DZ__DM2 CYREG_PRT6_DM2
#define SerDrv_DZ__DR CYREG_PRT6_DR
#define SerDrv_DZ__INP_DIS CYREG_PRT6_INP_DIS
#define SerDrv_DZ__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SerDrv_DZ__LCD_EN CYREG_PRT6_LCD_EN
#define SerDrv_DZ__MASK 0x80u
#define SerDrv_DZ__PORT 6u
#define SerDrv_DZ__PRT CYREG_PRT6_PRT
#define SerDrv_DZ__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SerDrv_DZ__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SerDrv_DZ__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SerDrv_DZ__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SerDrv_DZ__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SerDrv_DZ__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SerDrv_DZ__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SerDrv_DZ__PS CYREG_PRT6_PS
#define SerDrv_DZ__SHIFT 7
#define SerDrv_DZ__SLW CYREG_PRT6_SLW

/* SerDrv_RA */
#define SerDrv_RA__0__MASK 0x10u
#define SerDrv_RA__0__PC CYREG_PRT6_PC4
#define SerDrv_RA__0__PORT 6u
#define SerDrv_RA__0__SHIFT 4
#define SerDrv_RA__AG CYREG_PRT6_AG
#define SerDrv_RA__AMUX CYREG_PRT6_AMUX
#define SerDrv_RA__BIE CYREG_PRT6_BIE
#define SerDrv_RA__BIT_MASK CYREG_PRT6_BIT_MASK
#define SerDrv_RA__BYP CYREG_PRT6_BYP
#define SerDrv_RA__CTL CYREG_PRT6_CTL
#define SerDrv_RA__DM0 CYREG_PRT6_DM0
#define SerDrv_RA__DM1 CYREG_PRT6_DM1
#define SerDrv_RA__DM2 CYREG_PRT6_DM2
#define SerDrv_RA__DR CYREG_PRT6_DR
#define SerDrv_RA__INP_DIS CYREG_PRT6_INP_DIS
#define SerDrv_RA__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SerDrv_RA__LCD_EN CYREG_PRT6_LCD_EN
#define SerDrv_RA__MASK 0x10u
#define SerDrv_RA__PORT 6u
#define SerDrv_RA__PRT CYREG_PRT6_PRT
#define SerDrv_RA__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SerDrv_RA__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SerDrv_RA__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SerDrv_RA__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SerDrv_RA__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SerDrv_RA__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SerDrv_RA__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SerDrv_RA__PS CYREG_PRT6_PS
#define SerDrv_RA__SHIFT 4
#define SerDrv_RA__SLW CYREG_PRT6_SLW

/* SerDrv_RB */
#define SerDrv_RB__0__MASK 0x20u
#define SerDrv_RB__0__PC CYREG_PRT6_PC5
#define SerDrv_RB__0__PORT 6u
#define SerDrv_RB__0__SHIFT 5
#define SerDrv_RB__AG CYREG_PRT6_AG
#define SerDrv_RB__AMUX CYREG_PRT6_AMUX
#define SerDrv_RB__BIE CYREG_PRT6_BIE
#define SerDrv_RB__BIT_MASK CYREG_PRT6_BIT_MASK
#define SerDrv_RB__BYP CYREG_PRT6_BYP
#define SerDrv_RB__CTL CYREG_PRT6_CTL
#define SerDrv_RB__DM0 CYREG_PRT6_DM0
#define SerDrv_RB__DM1 CYREG_PRT6_DM1
#define SerDrv_RB__DM2 CYREG_PRT6_DM2
#define SerDrv_RB__DR CYREG_PRT6_DR
#define SerDrv_RB__INP_DIS CYREG_PRT6_INP_DIS
#define SerDrv_RB__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SerDrv_RB__LCD_EN CYREG_PRT6_LCD_EN
#define SerDrv_RB__MASK 0x20u
#define SerDrv_RB__PORT 6u
#define SerDrv_RB__PRT CYREG_PRT6_PRT
#define SerDrv_RB__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SerDrv_RB__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SerDrv_RB__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SerDrv_RB__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SerDrv_RB__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SerDrv_RB__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SerDrv_RB__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SerDrv_RB__PS CYREG_PRT6_PS
#define SerDrv_RB__SHIFT 5
#define SerDrv_RB__SLW CYREG_PRT6_SLW

/* SpiRcvDma */
#define SpiRcvDma__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define SpiRcvDma__DRQ_NUMBER 0u
#define SpiRcvDma__NUMBEROF_TDS 0u
#define SpiRcvDma__PRIORITY 2u
#define SpiRcvDma__TERMIN_EN 0u
#define SpiRcvDma__TERMIN_SEL 0u
#define SpiRcvDma__TERMOUT0_EN 1u
#define SpiRcvDma__TERMOUT0_SEL 0u
#define SpiRcvDma__TERMOUT1_EN 0u
#define SpiRcvDma__TERMOUT1_SEL 0u

/* PiSPI_SS */
#define PiSPI_SS__0__MASK 0x10u
#define PiSPI_SS__0__PC CYREG_PRT3_PC4
#define PiSPI_SS__0__PORT 3u
#define PiSPI_SS__0__SHIFT 4
#define PiSPI_SS__AG CYREG_PRT3_AG
#define PiSPI_SS__AMUX CYREG_PRT3_AMUX
#define PiSPI_SS__BIE CYREG_PRT3_BIE
#define PiSPI_SS__BIT_MASK CYREG_PRT3_BIT_MASK
#define PiSPI_SS__BYP CYREG_PRT3_BYP
#define PiSPI_SS__CTL CYREG_PRT3_CTL
#define PiSPI_SS__DM0 CYREG_PRT3_DM0
#define PiSPI_SS__DM1 CYREG_PRT3_DM1
#define PiSPI_SS__DM2 CYREG_PRT3_DM2
#define PiSPI_SS__DR CYREG_PRT3_DR
#define PiSPI_SS__INP_DIS CYREG_PRT3_INP_DIS
#define PiSPI_SS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PiSPI_SS__LCD_EN CYREG_PRT3_LCD_EN
#define PiSPI_SS__MASK 0x10u
#define PiSPI_SS__PORT 3u
#define PiSPI_SS__PRT CYREG_PRT3_PRT
#define PiSPI_SS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PiSPI_SS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PiSPI_SS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PiSPI_SS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PiSPI_SS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PiSPI_SS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PiSPI_SS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PiSPI_SS__PS CYREG_PRT3_PS
#define PiSPI_SS__SHIFT 4
#define PiSPI_SS__SLW CYREG_PRT3_SLW

/* Debug0 */
#define Debug0__0__MASK 0x04u
#define Debug0__0__PC CYREG_PRT12_PC2
#define Debug0__0__PORT 12u
#define Debug0__0__SHIFT 2
#define Debug0__AG CYREG_PRT12_AG
#define Debug0__BIE CYREG_PRT12_BIE
#define Debug0__BIT_MASK CYREG_PRT12_BIT_MASK
#define Debug0__BYP CYREG_PRT12_BYP
#define Debug0__DM0 CYREG_PRT12_DM0
#define Debug0__DM1 CYREG_PRT12_DM1
#define Debug0__DM2 CYREG_PRT12_DM2
#define Debug0__DR CYREG_PRT12_DR
#define Debug0__INP_DIS CYREG_PRT12_INP_DIS
#define Debug0__MASK 0x04u
#define Debug0__PORT 12u
#define Debug0__PRT CYREG_PRT12_PRT
#define Debug0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Debug0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Debug0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Debug0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Debug0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Debug0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Debug0__PS CYREG_PRT12_PS
#define Debug0__SHIFT 2
#define Debug0__SIO_CFG CYREG_PRT12_SIO_CFG
#define Debug0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Debug0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Debug0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Debug0__SLW CYREG_PRT12_SLW

/* Debug1 */
#define Debug1__0__MASK 0x08u
#define Debug1__0__PC CYREG_PRT12_PC3
#define Debug1__0__PORT 12u
#define Debug1__0__SHIFT 3
#define Debug1__AG CYREG_PRT12_AG
#define Debug1__BIE CYREG_PRT12_BIE
#define Debug1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Debug1__BYP CYREG_PRT12_BYP
#define Debug1__DM0 CYREG_PRT12_DM0
#define Debug1__DM1 CYREG_PRT12_DM1
#define Debug1__DM2 CYREG_PRT12_DM2
#define Debug1__DR CYREG_PRT12_DR
#define Debug1__INP_DIS CYREG_PRT12_INP_DIS
#define Debug1__MASK 0x08u
#define Debug1__PORT 12u
#define Debug1__PRT CYREG_PRT12_PRT
#define Debug1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Debug1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Debug1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Debug1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Debug1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Debug1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Debug1__PS CYREG_PRT12_PS
#define Debug1__SHIFT 3
#define Debug1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Debug1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Debug1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Debug1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Debug1__SLW CYREG_PRT12_SLW

/* Debug2 */
#define Debug2__0__MASK 0x10u
#define Debug2__0__PC CYREG_PRT4_PC4
#define Debug2__0__PORT 4u
#define Debug2__0__SHIFT 4
#define Debug2__AG CYREG_PRT4_AG
#define Debug2__AMUX CYREG_PRT4_AMUX
#define Debug2__BIE CYREG_PRT4_BIE
#define Debug2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Debug2__BYP CYREG_PRT4_BYP
#define Debug2__CTL CYREG_PRT4_CTL
#define Debug2__DM0 CYREG_PRT4_DM0
#define Debug2__DM1 CYREG_PRT4_DM1
#define Debug2__DM2 CYREG_PRT4_DM2
#define Debug2__DR CYREG_PRT4_DR
#define Debug2__INP_DIS CYREG_PRT4_INP_DIS
#define Debug2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Debug2__LCD_EN CYREG_PRT4_LCD_EN
#define Debug2__MASK 0x10u
#define Debug2__PORT 4u
#define Debug2__PRT CYREG_PRT4_PRT
#define Debug2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Debug2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Debug2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Debug2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Debug2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Debug2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Debug2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Debug2__PS CYREG_PRT4_PS
#define Debug2__SHIFT 4
#define Debug2__SLW CYREG_PRT4_SLW

/* Debug3 */
#define Debug3__0__MASK 0x20u
#define Debug3__0__PC CYREG_PRT4_PC5
#define Debug3__0__PORT 4u
#define Debug3__0__SHIFT 5
#define Debug3__AG CYREG_PRT4_AG
#define Debug3__AMUX CYREG_PRT4_AMUX
#define Debug3__BIE CYREG_PRT4_BIE
#define Debug3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Debug3__BYP CYREG_PRT4_BYP
#define Debug3__CTL CYREG_PRT4_CTL
#define Debug3__DM0 CYREG_PRT4_DM0
#define Debug3__DM1 CYREG_PRT4_DM1
#define Debug3__DM2 CYREG_PRT4_DM2
#define Debug3__DR CYREG_PRT4_DR
#define Debug3__INP_DIS CYREG_PRT4_INP_DIS
#define Debug3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Debug3__LCD_EN CYREG_PRT4_LCD_EN
#define Debug3__MASK 0x20u
#define Debug3__PORT 4u
#define Debug3__PRT CYREG_PRT4_PRT
#define Debug3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Debug3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Debug3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Debug3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Debug3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Debug3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Debug3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Debug3__PS CYREG_PRT4_PS
#define Debug3__SHIFT 5
#define Debug3__SLW CYREG_PRT4_SLW

/* Debug4 */
#define Debug4__0__MASK 0x40u
#define Debug4__0__PC CYREG_PRT4_PC6
#define Debug4__0__PORT 4u
#define Debug4__0__SHIFT 6
#define Debug4__AG CYREG_PRT4_AG
#define Debug4__AMUX CYREG_PRT4_AMUX
#define Debug4__BIE CYREG_PRT4_BIE
#define Debug4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Debug4__BYP CYREG_PRT4_BYP
#define Debug4__CTL CYREG_PRT4_CTL
#define Debug4__DM0 CYREG_PRT4_DM0
#define Debug4__DM1 CYREG_PRT4_DM1
#define Debug4__DM2 CYREG_PRT4_DM2
#define Debug4__DR CYREG_PRT4_DR
#define Debug4__INP_DIS CYREG_PRT4_INP_DIS
#define Debug4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Debug4__LCD_EN CYREG_PRT4_LCD_EN
#define Debug4__MASK 0x40u
#define Debug4__PORT 4u
#define Debug4__PRT CYREG_PRT4_PRT
#define Debug4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Debug4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Debug4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Debug4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Debug4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Debug4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Debug4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Debug4__PS CYREG_PRT4_PS
#define Debug4__SHIFT 6
#define Debug4__SLW CYREG_PRT4_SLW

/* Debug5 */
#define Debug5__0__MASK 0x80u
#define Debug5__0__PC CYREG_PRT4_PC7
#define Debug5__0__PORT 4u
#define Debug5__0__SHIFT 7
#define Debug5__AG CYREG_PRT4_AG
#define Debug5__AMUX CYREG_PRT4_AMUX
#define Debug5__BIE CYREG_PRT4_BIE
#define Debug5__BIT_MASK CYREG_PRT4_BIT_MASK
#define Debug5__BYP CYREG_PRT4_BYP
#define Debug5__CTL CYREG_PRT4_CTL
#define Debug5__DM0 CYREG_PRT4_DM0
#define Debug5__DM1 CYREG_PRT4_DM1
#define Debug5__DM2 CYREG_PRT4_DM2
#define Debug5__DR CYREG_PRT4_DR
#define Debug5__INP_DIS CYREG_PRT4_INP_DIS
#define Debug5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Debug5__LCD_EN CYREG_PRT4_LCD_EN
#define Debug5__MASK 0x80u
#define Debug5__PORT 4u
#define Debug5__PRT CYREG_PRT4_PRT
#define Debug5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Debug5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Debug5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Debug5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Debug5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Debug5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Debug5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Debug5__PS CYREG_PRT4_PS
#define Debug5__SHIFT 7
#define Debug5__SLW CYREG_PRT4_SLW

/* Debug6 */
#define Debug6__0__MASK 0x01u
#define Debug6__0__PC CYREG_PRT6_PC0
#define Debug6__0__PORT 6u
#define Debug6__0__SHIFT 0
#define Debug6__AG CYREG_PRT6_AG
#define Debug6__AMUX CYREG_PRT6_AMUX
#define Debug6__BIE CYREG_PRT6_BIE
#define Debug6__BIT_MASK CYREG_PRT6_BIT_MASK
#define Debug6__BYP CYREG_PRT6_BYP
#define Debug6__CTL CYREG_PRT6_CTL
#define Debug6__DM0 CYREG_PRT6_DM0
#define Debug6__DM1 CYREG_PRT6_DM1
#define Debug6__DM2 CYREG_PRT6_DM2
#define Debug6__DR CYREG_PRT6_DR
#define Debug6__INP_DIS CYREG_PRT6_INP_DIS
#define Debug6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Debug6__LCD_EN CYREG_PRT6_LCD_EN
#define Debug6__MASK 0x01u
#define Debug6__PORT 6u
#define Debug6__PRT CYREG_PRT6_PRT
#define Debug6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Debug6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Debug6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Debug6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Debug6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Debug6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Debug6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Debug6__PS CYREG_PRT6_PS
#define Debug6__SHIFT 0
#define Debug6__SLW CYREG_PRT6_SLW

/* Debug7 */
#define Debug7__0__MASK 0x02u
#define Debug7__0__PC CYREG_PRT6_PC1
#define Debug7__0__PORT 6u
#define Debug7__0__SHIFT 1
#define Debug7__AG CYREG_PRT6_AG
#define Debug7__AMUX CYREG_PRT6_AMUX
#define Debug7__BIE CYREG_PRT6_BIE
#define Debug7__BIT_MASK CYREG_PRT6_BIT_MASK
#define Debug7__BYP CYREG_PRT6_BYP
#define Debug7__CTL CYREG_PRT6_CTL
#define Debug7__DM0 CYREG_PRT6_DM0
#define Debug7__DM1 CYREG_PRT6_DM1
#define Debug7__DM2 CYREG_PRT6_DM2
#define Debug7__DR CYREG_PRT6_DR
#define Debug7__INP_DIS CYREG_PRT6_INP_DIS
#define Debug7__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Debug7__LCD_EN CYREG_PRT6_LCD_EN
#define Debug7__MASK 0x02u
#define Debug7__PORT 6u
#define Debug7__PRT CYREG_PRT6_PRT
#define Debug7__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Debug7__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Debug7__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Debug7__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Debug7__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Debug7__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Debug7__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Debug7__PS CYREG_PRT6_PS
#define Debug7__SHIFT 1
#define Debug7__SLW CYREG_PRT6_SLW

/* LDG1 */
#define LDG1__0__MASK 0x10u
#define LDG1__0__PC CYREG_PRT5_PC4
#define LDG1__0__PORT 5u
#define LDG1__0__SHIFT 4
#define LDG1__AG CYREG_PRT5_AG
#define LDG1__AMUX CYREG_PRT5_AMUX
#define LDG1__BIE CYREG_PRT5_BIE
#define LDG1__BIT_MASK CYREG_PRT5_BIT_MASK
#define LDG1__BYP CYREG_PRT5_BYP
#define LDG1__CTL CYREG_PRT5_CTL
#define LDG1__DM0 CYREG_PRT5_DM0
#define LDG1__DM1 CYREG_PRT5_DM1
#define LDG1__DM2 CYREG_PRT5_DM2
#define LDG1__DR CYREG_PRT5_DR
#define LDG1__INP_DIS CYREG_PRT5_INP_DIS
#define LDG1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LDG1__LCD_EN CYREG_PRT5_LCD_EN
#define LDG1__MASK 0x10u
#define LDG1__PORT 5u
#define LDG1__PRT CYREG_PRT5_PRT
#define LDG1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LDG1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LDG1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LDG1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LDG1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LDG1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LDG1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LDG1__PS CYREG_PRT5_PS
#define LDG1__SHIFT 4
#define LDG1__SLW CYREG_PRT5_SLW

/* LDG2 */
#define LDG2__0__MASK 0x20u
#define LDG2__0__PC CYREG_PRT5_PC5
#define LDG2__0__PORT 5u
#define LDG2__0__SHIFT 5
#define LDG2__AG CYREG_PRT5_AG
#define LDG2__AMUX CYREG_PRT5_AMUX
#define LDG2__BIE CYREG_PRT5_BIE
#define LDG2__BIT_MASK CYREG_PRT5_BIT_MASK
#define LDG2__BYP CYREG_PRT5_BYP
#define LDG2__CTL CYREG_PRT5_CTL
#define LDG2__DM0 CYREG_PRT5_DM0
#define LDG2__DM1 CYREG_PRT5_DM1
#define LDG2__DM2 CYREG_PRT5_DM2
#define LDG2__DR CYREG_PRT5_DR
#define LDG2__INP_DIS CYREG_PRT5_INP_DIS
#define LDG2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LDG2__LCD_EN CYREG_PRT5_LCD_EN
#define LDG2__MASK 0x20u
#define LDG2__PORT 5u
#define LDG2__PRT CYREG_PRT5_PRT
#define LDG2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LDG2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LDG2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LDG2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LDG2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LDG2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LDG2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LDG2__PS CYREG_PRT5_PS
#define LDG2__SHIFT 5
#define LDG2__SLW CYREG_PRT5_SLW

/* LDV1 */
#define LDV1__0__MASK 0x01u
#define LDV1__0__PC CYREG_PRT5_PC0
#define LDV1__0__PORT 5u
#define LDV1__0__SHIFT 0
#define LDV1__AG CYREG_PRT5_AG
#define LDV1__AMUX CYREG_PRT5_AMUX
#define LDV1__BIE CYREG_PRT5_BIE
#define LDV1__BIT_MASK CYREG_PRT5_BIT_MASK
#define LDV1__BYP CYREG_PRT5_BYP
#define LDV1__CTL CYREG_PRT5_CTL
#define LDV1__DM0 CYREG_PRT5_DM0
#define LDV1__DM1 CYREG_PRT5_DM1
#define LDV1__DM2 CYREG_PRT5_DM2
#define LDV1__DR CYREG_PRT5_DR
#define LDV1__INP_DIS CYREG_PRT5_INP_DIS
#define LDV1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LDV1__LCD_EN CYREG_PRT5_LCD_EN
#define LDV1__MASK 0x01u
#define LDV1__PORT 5u
#define LDV1__PRT CYREG_PRT5_PRT
#define LDV1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LDV1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LDV1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LDV1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LDV1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LDV1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LDV1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LDV1__PS CYREG_PRT5_PS
#define LDV1__SHIFT 0
#define LDV1__SLW CYREG_PRT5_SLW

/* LDV2 */
#define LDV2__0__MASK 0x02u
#define LDV2__0__PC CYREG_PRT5_PC1
#define LDV2__0__PORT 5u
#define LDV2__0__SHIFT 1
#define LDV2__AG CYREG_PRT5_AG
#define LDV2__AMUX CYREG_PRT5_AMUX
#define LDV2__BIE CYREG_PRT5_BIE
#define LDV2__BIT_MASK CYREG_PRT5_BIT_MASK
#define LDV2__BYP CYREG_PRT5_BYP
#define LDV2__CTL CYREG_PRT5_CTL
#define LDV2__DM0 CYREG_PRT5_DM0
#define LDV2__DM1 CYREG_PRT5_DM1
#define LDV2__DM2 CYREG_PRT5_DM2
#define LDV2__DR CYREG_PRT5_DR
#define LDV2__INP_DIS CYREG_PRT5_INP_DIS
#define LDV2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LDV2__LCD_EN CYREG_PRT5_LCD_EN
#define LDV2__MASK 0x02u
#define LDV2__PORT 5u
#define LDV2__PRT CYREG_PRT5_PRT
#define LDV2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LDV2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LDV2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LDV2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LDV2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LDV2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LDV2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LDV2__PS CYREG_PRT5_PS
#define LDV2__SHIFT 1
#define LDV2__SLW CYREG_PRT5_SLW

/* RDG1 */
#define RDG1__0__MASK 0x40u
#define RDG1__0__PC CYREG_PRT5_PC6
#define RDG1__0__PORT 5u
#define RDG1__0__SHIFT 6
#define RDG1__AG CYREG_PRT5_AG
#define RDG1__AMUX CYREG_PRT5_AMUX
#define RDG1__BIE CYREG_PRT5_BIE
#define RDG1__BIT_MASK CYREG_PRT5_BIT_MASK
#define RDG1__BYP CYREG_PRT5_BYP
#define RDG1__CTL CYREG_PRT5_CTL
#define RDG1__DM0 CYREG_PRT5_DM0
#define RDG1__DM1 CYREG_PRT5_DM1
#define RDG1__DM2 CYREG_PRT5_DM2
#define RDG1__DR CYREG_PRT5_DR
#define RDG1__INP_DIS CYREG_PRT5_INP_DIS
#define RDG1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RDG1__LCD_EN CYREG_PRT5_LCD_EN
#define RDG1__MASK 0x40u
#define RDG1__PORT 5u
#define RDG1__PRT CYREG_PRT5_PRT
#define RDG1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RDG1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RDG1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RDG1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RDG1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RDG1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RDG1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RDG1__PS CYREG_PRT5_PS
#define RDG1__SHIFT 6
#define RDG1__SLW CYREG_PRT5_SLW

/* RDG2 */
#define RDG2__0__MASK 0x80u
#define RDG2__0__PC CYREG_PRT5_PC7
#define RDG2__0__PORT 5u
#define RDG2__0__SHIFT 7
#define RDG2__AG CYREG_PRT5_AG
#define RDG2__AMUX CYREG_PRT5_AMUX
#define RDG2__BIE CYREG_PRT5_BIE
#define RDG2__BIT_MASK CYREG_PRT5_BIT_MASK
#define RDG2__BYP CYREG_PRT5_BYP
#define RDG2__CTL CYREG_PRT5_CTL
#define RDG2__DM0 CYREG_PRT5_DM0
#define RDG2__DM1 CYREG_PRT5_DM1
#define RDG2__DM2 CYREG_PRT5_DM2
#define RDG2__DR CYREG_PRT5_DR
#define RDG2__INP_DIS CYREG_PRT5_INP_DIS
#define RDG2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RDG2__LCD_EN CYREG_PRT5_LCD_EN
#define RDG2__MASK 0x80u
#define RDG2__PORT 5u
#define RDG2__PRT CYREG_PRT5_PRT
#define RDG2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RDG2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RDG2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RDG2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RDG2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RDG2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RDG2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RDG2__PS CYREG_PRT5_PS
#define RDG2__SHIFT 7
#define RDG2__SLW CYREG_PRT5_SLW

/* RDV1 */
#define RDV1__0__MASK 0x04u
#define RDV1__0__PC CYREG_PRT5_PC2
#define RDV1__0__PORT 5u
#define RDV1__0__SHIFT 2
#define RDV1__AG CYREG_PRT5_AG
#define RDV1__AMUX CYREG_PRT5_AMUX
#define RDV1__BIE CYREG_PRT5_BIE
#define RDV1__BIT_MASK CYREG_PRT5_BIT_MASK
#define RDV1__BYP CYREG_PRT5_BYP
#define RDV1__CTL CYREG_PRT5_CTL
#define RDV1__DM0 CYREG_PRT5_DM0
#define RDV1__DM1 CYREG_PRT5_DM1
#define RDV1__DM2 CYREG_PRT5_DM2
#define RDV1__DR CYREG_PRT5_DR
#define RDV1__INP_DIS CYREG_PRT5_INP_DIS
#define RDV1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RDV1__LCD_EN CYREG_PRT5_LCD_EN
#define RDV1__MASK 0x04u
#define RDV1__PORT 5u
#define RDV1__PRT CYREG_PRT5_PRT
#define RDV1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RDV1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RDV1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RDV1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RDV1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RDV1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RDV1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RDV1__PS CYREG_PRT5_PS
#define RDV1__SHIFT 2
#define RDV1__SLW CYREG_PRT5_SLW

/* RDV2 */
#define RDV2__0__MASK 0x08u
#define RDV2__0__PC CYREG_PRT5_PC3
#define RDV2__0__PORT 5u
#define RDV2__0__SHIFT 3
#define RDV2__AG CYREG_PRT5_AG
#define RDV2__AMUX CYREG_PRT5_AMUX
#define RDV2__BIE CYREG_PRT5_BIE
#define RDV2__BIT_MASK CYREG_PRT5_BIT_MASK
#define RDV2__BYP CYREG_PRT5_BYP
#define RDV2__CTL CYREG_PRT5_CTL
#define RDV2__DM0 CYREG_PRT5_DM0
#define RDV2__DM1 CYREG_PRT5_DM1
#define RDV2__DM2 CYREG_PRT5_DM2
#define RDV2__DR CYREG_PRT5_DR
#define RDV2__INP_DIS CYREG_PRT5_INP_DIS
#define RDV2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RDV2__LCD_EN CYREG_PRT5_LCD_EN
#define RDV2__MASK 0x08u
#define RDV2__PORT 5u
#define RDV2__PRT CYREG_PRT5_PRT
#define RDV2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RDV2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RDV2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RDV2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RDV2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RDV2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RDV2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RDV2__PS CYREG_PRT5_PS
#define RDV2__SHIFT 3
#define RDV2__SLW CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E120069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
