// Seed: 1463376537
module module_0 (
    output wor  id_0,
    output tri1 id_1
);
  assign id_1 = {
    id_3, id_3, 1, id_3, 1 + 1, 1 ** 1, 1, id_3 - 1, id_3, 1 == 1, 1'b0, (1), id_3 == 1
  };
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2
);
  wand id_4;
  supply1 id_5;
  module_0(
      id_4, id_4
  );
  assign id_2 = 1;
  assign id_2 = id_5;
  assign id_4 = 1'b0 == 1 ? id_5 : 1'b0;
endmodule
