
5. Printing statistics.

=== $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             55
   Number of public wires:           6
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_10ns_26_2_0_MulnS_4      1

=== $paramod$550c09fdea8284353e3c76802c597bf3d4e95998\myproject_mul_16s_8ns_24_2_0 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_8ns_24_2_0_MulnS_5      1

=== $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             56
   Number of public wires:           6
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_11ns_26_2_0_MulnS_1      1

=== $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0 ===

   Number of wires:                  6
   Number of wire bits:             53
   Number of public wires:           6
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_9ns_25_2_0_MulnS_3      1

=== $paramod$ba914997bfc9b4edf1973d51a5957c60a5cecff0\myproject_mul_16s_12ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_12ns_26_2_0_MulnS_0      1

=== $paramod$c930608449b9447e164d2770ef98965886712494\myproject_mul_16s_13ns_26_2_0 ===

   Number of wires:                  6
   Number of wire bits:             58
   Number of public wires:           6
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     myproject_mul_16s_13ns_26_2_0_MulnS_2      1

=== dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 ===

   Number of wires:               1046
   Number of wire bits:          16991
   Number of public wires:        1046
   Number of public wire bits:   16991
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1029
     $add_16                       251
     $dff_1                          1
     $dff_16                        64
     $dffe_16                      300
     $dffe_256                       1
     $mux_16                        64
     $sub_16                       348

=== dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ===

   Number of wires:               1374
   Number of wire bits:          21744
   Number of public wires:        1374
   Number of public wire bits:   21744
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1327
     $add_16                       339
     $dff_1                          1
     $dff_16                        32
     $dffe_16                      464
     $mux_16                        32
     $sub_16                       459

=== dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ===

   Number of wires:               3061
   Number of wire bits:          48616
   Number of public wires:        3061
   Number of public wire bits:   48616
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2974
     $add_16                       719
     $dff_1                          1
     $dff_16                        32
     $dffe_16                     1234
     $mux_16                        32
     $sub_16                       956

=== dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 ===

   Number of wires:                393
   Number of wire bits:           6078
   Number of public wires:         393
   Number of public wire bits:    6078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     $add_16                        71
     $dff_1                          1
     $dff_16                         5
     $dffe_16                      193
     $mux_16                         5
     $sub_16                        73

=== myproject ===

   Number of wires:               1657
   Number of wire bits:          14272
   Number of public wires:        1515
   Number of public wire bits:   14130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                620
     $and_1                         72
     $dffe_16                      389
     $mux_1                          6
     $mux_256                        1
     $not_1                         70
     $or_1                           1
     $reduce_or_2                    1
     $sdffe_1                       68
     $sdffe_256                      1
     dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1      1
     dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2      1
     dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s      1
     dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0      1
     normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1      1
     normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2      1
     normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s      1
     normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0      1
     relu_max_ap_fixed_ap_fixed_1_relu1_config13_s      1
     relu_max_ap_fixed_ap_fixed_1_relu1_config5_s      1
     relu_max_ap_fixed_ap_fixed_1_relu1_config9_s      1

=== myproject_mul_16s_10ns_26_2_0_MulnS_4 ===

   Number of wires:                  6
   Number of wire bits:             80
   Number of public wires:           6
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_26                        1
     $mul_26                         1

=== myproject_mul_16s_11ns_26_2_0_MulnS_1 ===

   Number of wires:                  6
   Number of wire bits:             81
   Number of public wires:           6
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_26                        1
     $mul_26                         1

=== myproject_mul_16s_12ns_26_2_0_MulnS_0 ===

   Number of wires:                  6
   Number of wire bits:             82
   Number of public wires:           6
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_26                        1
     $mul_26                         1

=== myproject_mul_16s_13ns_26_2_0_MulnS_2 ===

   Number of wires:                  6
   Number of wire bits:             83
   Number of public wires:           6
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_26                        1
     $mul_26                         1

=== myproject_mul_16s_8ns_24_2_0_MulnS_5 ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_24                        1
     $mul_24                         1

=== myproject_mul_16s_9ns_25_2_0_MulnS_3 ===

   Number of wires:                  6
   Number of wire bits:             77
   Number of public wires:           6
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe_25                        1
     $mul_25                         1

=== normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 ===

   Number of wires:                590
   Number of wire bits:           8842
   Number of public wires:         590
   Number of public wire bits:    8842
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                389
     $add_16                        64
     $add_26                         3
     $dff_1                          1
     $dff_16                        64
     $dffe_16                      131
     $mux_1                          1
     $mux_16                        64
     $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0     21
     $paramod$ba914997bfc9b4edf1973d51a5957c60a5cecff0\myproject_mul_16s_12ns_26_2_0     36
     $paramod$c930608449b9447e164d2770ef98965886712494\myproject_mul_16s_13ns_26_2_0      4

=== normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ===

   Number of wires:                311
   Number of wire bits:           4505
   Number of public wires:         311
   Number of public wire bits:    4505
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                195
     $add_15                         1
     $add_16                        31
     $dff_1                          1
     $dff_16                        32
     $dffe_14                        1
     $dffe_15                       10
     $dffe_16                       54
     $mux_1                          1
     $mux_16                        32
     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0     19
     $paramod$550c09fdea8284353e3c76802c597bf3d4e95998\myproject_mul_16s_8ns_24_2_0      1
     $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0      3
     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      8
     $sub_25                         1

=== normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s ===

   Number of wires:                333
   Number of wire bits:           4910
   Number of public wires:         333
   Number of public wire bits:    4910
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add_15                         1
     $add_16                        31
     $add_24                         1
     $add_25                         2
     $dff_1                          1
     $dff_16                        32
     $dffe_14                        2
     $dffe_15                       26
     $dffe_16                       39
     $mux_1                          1
     $mux_16                        32
     $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0      7
     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0     22

=== normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0 ===

   Number of wires:                 58
   Number of wire bits:            727
   Number of public wires:          58
   Number of public wire bits:     727
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add_14                         1
     $add_16                         4
     $dff_1                          1
     $dff_16                         5
     $dffe_13                        2
     $dffe_15                        4
     $dffe_16                        5
     $mux_1                          1
     $mux_16                         5
     $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      4

=== relu_max_ap_fixed_ap_fixed_1_relu1_config13_s ===

   Number of wires:                353
   Number of wire bits:           2593
   Number of public wires:         321
   Number of public wire bits:    2561
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $gt_16                         32
     $mux_1                         32
     $mux_16                        32
     $not_1                         32
     $or_1                          32

=== relu_max_ap_fixed_ap_fixed_1_relu1_config5_s ===

   Number of wires:                705
   Number of wire bits:           5185
   Number of public wires:         641
   Number of public wire bits:    5121
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     $gt_16                         64
     $mux_1                         64
     $mux_16                        64
     $not_1                         64
     $or_1                          64

=== relu_max_ap_fixed_ap_fixed_1_relu1_config9_s ===

   Number of wires:                353
   Number of wire bits:           2593
   Number of public wires:         321
   Number of public wire bits:    2561
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $gt_16                         32
     $mux_1                         32
     $mux_16                        32
     $not_1                         32
     $or_1                          32

=== design hierarchy ===

   myproject                         1
     dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1      1
     dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2      1
     dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s      1
     dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0      1
     normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1      1
       $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0     21
         myproject_mul_16s_11ns_26_2_0_MulnS_1      1
       $paramod$ba914997bfc9b4edf1973d51a5957c60a5cecff0\myproject_mul_16s_12ns_26_2_0     36
         myproject_mul_16s_12ns_26_2_0_MulnS_0      1
       $paramod$c930608449b9447e164d2770ef98965886712494\myproject_mul_16s_13ns_26_2_0      4
         myproject_mul_16s_13ns_26_2_0_MulnS_2      1
     normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2      1
       $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0     19
         myproject_mul_16s_10ns_26_2_0_MulnS_4      1
       $paramod$550c09fdea8284353e3c76802c597bf3d4e95998\myproject_mul_16s_8ns_24_2_0      1
         myproject_mul_16s_8ns_24_2_0_MulnS_5      1
       $paramod$7f0a320bc5e26b892d2fafdb055ed84c02c7ec6b\myproject_mul_16s_11ns_26_2_0      3
         myproject_mul_16s_11ns_26_2_0_MulnS_1      1
       $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      8
         myproject_mul_16s_9ns_25_2_0_MulnS_3      1
     normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s      1
       $paramod$06ed9e44535b073d8948b994de3cf7848819b6b5\myproject_mul_16s_10ns_26_2_0      7
         myproject_mul_16s_10ns_26_2_0_MulnS_4      1
       $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0     22
         myproject_mul_16s_9ns_25_2_0_MulnS_3      1
     normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0      1
       $paramod$984ecd35e0f89596ee5f02ee0100f9125a86007a\myproject_mul_16s_9ns_25_2_0      4
         myproject_mul_16s_9ns_25_2_0_MulnS_3      1
     relu_max_ap_fixed_ap_fixed_1_relu1_config13_s      1
     relu_max_ap_fixed_ap_fixed_1_relu1_config5_s      1
     relu_max_ap_fixed_ap_fixed_1_relu1_config9_s      1

   Number of wires:              11734
   Number of wire bits:         153967
   Number of public wires:       11464
   Number of public wire bits:  153697
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7865
     $add_14                         1
     $add_15                         2
     $add_16                      1510
     $add_24                         1
     $add_25                         2
     $add_26                         3
     $and_1                         72
     $dff_1                          8
     $dff_16                       266
     $dffe_13                        2
     $dffe_14                        3
     $dffe_15                       40
     $dffe_16                     2809
     $dffe_24                        1
     $dffe_25                       34
     $dffe_256                       1
     $dffe_26                       90
     $gt_16                        128
     $mul_24                         1
     $mul_25                        34
     $mul_26                        90
     $mux_1                        138
     $mux_16                       394
     $mux_256                        1
     $not_1                        198
     $or_1                         129
     $reduce_or_2                    1
     $sdffe_1                       68
     $sdffe_256                      1
     $sub_16                      1836
     $sub_25                         1

