{"it": {"type": "macro", "section": null, "name": "it", "arguments": ["cond"], "body": []}, "itt": {"type": "macro", "section": null, "name": "itt", "arguments": ["cond"], "body": []}, "ite": {"type": "macro", "section": null, "name": "ite", "arguments": ["cond"], "body": []}, "ittt": {"type": "macro", "section": null, "name": "ittt", "arguments": ["cond"], "body": []}, "itte": {"type": "macro", "section": null, "name": "itte", "arguments": ["cond"], "body": []}, "itet": {"type": "macro", "section": null, "name": "itet", "arguments": ["cond"], "body": []}, "itee": {"type": "macro", "section": null, "name": "itee", "arguments": ["cond"], "body": []}, "itttt": {"type": "macro", "section": null, "name": "itttt", "arguments": ["cond"], "body": []}, "ittte": {"type": "macro", "section": null, "name": "ittte", "arguments": ["cond"], "body": []}, "ittet": {"type": "macro", "section": null, "name": "ittet", "arguments": ["cond"], "body": []}, "ittee": {"type": "macro", "section": null, "name": "ittee", "arguments": ["cond"], "body": []}, "itett": {"type": "macro", "section": null, "name": "itett", "arguments": ["cond"], "body": []}, "itete": {"type": "macro", "section": null, "name": "itete", "arguments": ["cond"], "body": []}, "iteet": {"type": "macro", "section": null, "name": "iteet", "arguments": ["cond"], "body": []}, "iteee": {"type": "macro", "section": null, "name": "iteee", "arguments": ["cond"], "body": []}, "disable_irq_notrace": {"type": "macro", "section": null, "name": "disable_irq_notrace", "arguments": [], "body": ["msr cpsr_c, #0x00000080 | 0x00000013"]}, "enable_irq_notrace": {"type": "macro", "section": null, "name": "enable_irq_notrace", "arguments": [], "body": ["msr cpsr_c, #0x00000013"]}, "asm_trace_hardirqs_off": {"type": "macro", "section": null, "name": "asm_trace_hardirqs_off", "arguments": [], "body": []}, "asm_trace_hardirqs_on_cond": {"type": "macro", "section": null, "name": "asm_trace_hardirqs_on_cond", "arguments": ["cond"], "body": []}, "asm_trace_hardirqs_on": {"type": "macro", "section": null, "name": "asm_trace_hardirqs_on", "arguments": [], "body": ["asm_trace_hardirqs_on_cond al"]}, "disable_irq": {"type": "macro", "section": null, "name": "disable_irq", "arguments": [], "body": ["disable_irq_notrace", "asm_trace_hardirqs_off"]}, "enable_irq": {"type": "macro", "section": null, "name": "enable_irq", "arguments": [], "body": ["asm_trace_hardirqs_on", "enable_irq_notrace"]}, "save_and_disable_irqs": {"type": "macro", "section": null, "name": "save_and_disable_irqs", "arguments": ["oldcpsr"], "body": ["mrs \\oldcpsr, cpsr", "disable_irq"]}, "save_and_disable_irqs_notrace": {"type": "macro", "section": null, "name": "save_and_disable_irqs_notrace", "arguments": ["oldcpsr"], "body": ["mrs \\oldcpsr, cpsr", "disable_irq_notrace"]}, "restore_irqs_notrace": {"type": "macro", "section": null, "name": "restore_irqs_notrace", "arguments": ["oldcpsr"], "body": ["msr cpsr_c, \\oldcpsr"]}, "restore_irqs": {"type": "macro", "section": null, "name": "restore_irqs", "arguments": ["oldcpsr"], "body": ["tst \\oldcpsr, #0x00000080", "asm_trace_hardirqs_on_cond eq", "restore_irqs_notrace \\oldcpsr"]}, "instr_sync": {"type": "macro", "section": null, "name": "instr_sync", "arguments": [], "body": []}, "smp_dmb": {"type": "macro", "section": null, "name": "smp_dmb", "arguments": ["mode"], "body": []}, "setmode": {"type": "macro", "section": null, "name": "setmode", "arguments": ["mode", "reg"], "body": ["msr cpsr_c, #\\mode"]}, "usracc": {"type": "macro", "section": null, "name": "usracc", "arguments": ["instr", "reg", "ptr", "inc", "cond", "rept", "abort", "t=t"], "body": [".rept \\rept", "9999:", ".if \\inc == 1", "\\instr\\cond\\()b\\()\\t \\reg, [\\ptr], #\\inc", ".elseif \\inc == 4", "\\instr\\cond\\()\\t \\reg, [\\ptr], #\\inc", ".else", ".error \"Unsupported inc macro argument\"", ".endif", ".pushsection __ex_table,\"a\"", ".align 3", ".long 9999b, \\abort", ".popsection", ".endr"]}, "strusr": {"type": "macro", "section": null, "name": "strusr", "arguments": ["reg", "ptr", "inc", "cond=al", "rept=1", "abort=9001f"], "body": ["usracc str, \\reg, \\ptr, \\inc, \\cond, \\rept, \\abort"]}, "ldrusr": {"type": "macro", "section": null, "name": "ldrusr", "arguments": ["reg", "ptr", "inc", "cond=al", "rept=1", "abort=9001f"], "body": ["usracc ldr, \\reg, \\ptr, \\inc, \\cond, \\rept, \\abort"]}, "string": {"type": "macro", "section": null, "name": "string", "arguments": ["name:req", "string"], "body": [".type \\name , #object", "\\name:", ".asciz \"\\string\"", ".size \\name , . - \\name"]}, "vma_vm_mm": {"type": "macro", "section": null, "name": "vma_vm_mm", "arguments": ["rd", "rn"], "body": ["ldr \\rd, [\\rn, #0]"]}, "vma_vm_flags": {"type": "macro", "section": null, "name": "vma_vm_flags", "arguments": ["rd", "rn"], "body": ["ldr \\rd, [\\rn, #24]"]}, "tsk_mm": {"type": "macro", "section": null, "name": "tsk_mm", "arguments": ["rd", "rn"], "body": ["ldr \\rd, [\\rn, #12]", "ldr \\rd, [\\rd, #168]"]}, "act_mm": {"type": "macro", "section": null, "name": "act_mm", "arguments": ["rd"], "body": ["bic \\rd, sp, #8128", "bic \\rd, \\rd, #63", "ldr \\rd, [\\rd, #12]", "ldr \\rd, [\\rd, #168]"]}, "mmid": {"type": "macro", "section": null, "name": "mmid", "arguments": ["rd", "rn"], "body": ["ldr \\rd, [\\rn, #MM_CONTEXT_ID]"]}, "asid": {"type": "macro", "section": null, "name": "asid", "arguments": ["rd", "rn"], "body": ["and \\rd, \\rn, #255"]}, "crval": {"type": "macro", "section": null, "name": "crval", "arguments": ["clear", "mmuset", "ucset"], "body": [".word \\clear", ".word \\mmuset"]}, "dcache_line_size": {"type": "macro", "section": null, "name": "dcache_line_size", "arguments": ["reg", "tmp"], "body": ["mrc p15, 0, \\tmp, c0, c0, 1", "lsr \\tmp, \\tmp, #16", "and \\tmp, \\tmp, #0xf", "mov \\reg, #4", "mov \\reg, \\reg, lsl \\tmp"]}, "icache_line_size": {"type": "macro", "section": null, "name": "icache_line_size", "arguments": ["reg", "tmp"], "body": ["mrc p15, 0, \\tmp, c0, c0, 1", "and \\tmp, \\tmp, #0xf", "mov \\reg, #4", "mov \\reg, \\reg, lsl \\tmp"]}, "armv6_mt_table": {"type": "macro", "section": null, "name": "armv6_mt_table", "arguments": ["pfx"], "body": ["\\pfx\\()_mt_table:", ".long 0x00", ".long ((1) << 6)", ".long (1 << 3)", ".long (1 << 3) | (1 << 2)", ".long (1 << 2)", ".long 0x00", ".long 0x00", ".long ((1) << 6) | (1 << 3) | (1 << 2)", ".long 0x00", ".long ((1) << 6)", ".long 0x00", ".long (1 << 3) | (1 << 2)", ".long ((2) << 6)", ".long 0x00", ".long 0x00", ".long 0x00"]}, "armv6_set_pte_ext": {"type": "macro", "section": null, "name": "armv6_set_pte_ext", "arguments": ["pfx"], "body": ["str r1, [r0], #2048", "bic r3, r1, #0x000003fc", "bic r3, r3, #(3 << 0)", "orr r3, r3, r2", "orr r3, r3, #(1 << 4) | 2", "adr ip, \\pfx\\()_mt_table", "and r2, r1, #(0x0f << 2)", "ldr r2, [ip, r2]", "eor r1, r1, #(1 << 6)", "tst r1, #(1 << 6)|(1 << 7)", "orrne r3, r3, #(1 << 9)", "tst r1, #(1 << 8)", "orrne r3, r3, #(2 << 4)", "", "tstne r3, #(1 << 9)", "bicne r3, r3, #(1 << 9) | (1 << 4)", "tst r1, #(1 << 9)", "orrne r3, r3, #(1 << 0)", "orr r3, r3, r2", "tst r1, #(1 << 1)", "tstne r1, #(1 << 0)", "moveq r3, #0", "str r3, [r0]", "mcr p15, 0, r0, c7, c10, 1"]}, "armv3_set_pte_ext": {"type": "macro", "section": null, "name": "armv3_set_pte_ext", "arguments": ["wc_disable=1"], "body": ["str r1, [r0], #2048", "eor r3, r1, #(1 << 0) | (1 << 1) | (1 << 6)", "bic r2, r1, #(0xff << 4)", "bic r2, r2, #(3 << 0)", "orr r2, r2, #(2 << 0)", "tst r3, #(1 << 8)", "orrne r2, r2, #(0xaa << 4)", "tst r3, #(1 << 7) | (1 << 6)", "orreq r2, r2, #(0x55 << 4)", "tst r3, #(1 << 0) | (1 << 1)", "movne r2, #0", ".if \\wc_disable", ".endif", "str r2, [r0]"]}, "xscale_set_pte_ext_prologue": {"type": "macro", "section": null, "name": "xscale_set_pte_ext_prologue", "arguments": [], "body": ["str r1, [r0]", "eor r3, r1, #(1 << 0) | (1 << 1) | (1 << 6)", "bic r2, r1, #(0xff << 4)", "orr r2, r2, #(3 << 0)", "tst r3, #(1 << 8)", "orrne r2, r2, #((2 << 4))", "tst r3, #(1 << 7) | (1 << 6)", "orreq r2, r2, #((1 << 4))", ""]}, "xscale_set_pte_ext_epilogue": {"type": "macro", "section": null, "name": "xscale_set_pte_ext_epilogue", "arguments": [], "body": ["tst r3, #(1 << 0) | (1 << 1)", "movne r2, #0", "str r2, [r0, #2048]!", "mov ip, #0", "mcr p15, 0, r0, c7, c10, 1", "mcr p15, 0, ip, c7, c10, 4"]}, "define_processor_functions": {"type": "macro", "section": null, "name": "define_processor_functions", "arguments": ["name:req", "dabort:req", "pabort:req", "nommu=0", "suspend=0"], "body": [".type \\name\\()_processor_functions, #object", ".align 2", ".globl \\name\\()_processor_functions", ".align 0", "\\name\\()_processor_functions:", ".word \\dabort", ".word \\pabort", ".word cpu_\\name\\()_proc_init", ".word cpu_\\name\\()_proc_fin", ".word cpu_\\name\\()_reset", ".word cpu_\\name\\()_do_idle", ".word cpu_\\name\\()_dcache_clean_area", ".word cpu_\\name\\()_switch_mm", ".if \\nommu", ".word 0", ".else", ".word cpu_\\name\\()_set_pte_ext", ".endif", ".if \\suspend", ".word cpu_\\name\\()_suspend_size", ".word 0", ".word 0", ".else", ".word 0", ".word 0", ".word 0", ".endif", ".size \\name\\()_processor_functions, . - \\name\\()_processor_functions"]}, "define_cache_functions": {"type": "macro", "section": null, "name": "define_cache_functions", "arguments": ["name:req"], "body": [".align 2", ".type \\name\\()_cache_fns, #object", ".globl \\name\\()_cache_fns", ".align 0", "\\name\\()_cache_fns:", ".long \\name\\()_flush_icache_all", ".long \\name\\()_flush_kern_cache_all", ".long \\name\\()_flush_user_cache_all", ".long \\name\\()_flush_user_cache_range", ".long \\name\\()_coherent_kern_range", ".long \\name\\()_coherent_user_range", ".long \\name\\()_flush_kern_dcache_area", ".long \\name\\()_dma_map_area", ".long \\name\\()_dma_unmap_area", ".long \\name\\()_dma_flush_range", ".size \\name\\()_cache_fns, . - \\name\\()_cache_fns"]}, "define_tlb_functions": {"type": "macro", "section": null, "name": "define_tlb_functions", "arguments": ["name:req", "flags_up:req", "flags_smp"], "body": [".type \\name\\()_tlb_fns, #object", ".globl \\name\\()_tlb_fns", ".align 0", "\\name\\()_tlb_fns:", ".long \\name\\()_flush_user_tlb_range", ".long \\name\\()_flush_kern_tlb_range", ".ifnb \\flags_smp", ".long \\flags_up", ".else", ".long \\flags_up", ".endif", ".size \\name\\()_tlb_fns, . - \\name\\()_tlb_fns"]}, "cpu_feroceon_proc_init": {"type": "global", "section": null, "name": "cpu_feroceon_proc_init", "arguments": null, "body": [".align 0", "cpu_feroceon_proc_init:", "mrc p15, 0, r0, c0, c0, 1", "ldr r1, __cache_params", "mov r2, #(16 << 5)", "tst r0, #(1 << 16)", "mov r0, r0, lsr #18", "movne r3, #((4 - 1) << 30)", "and r0, r0, #0xf", "moveq r3, #0", "mov r2, r2, lsl r0", "movne r2, r2, lsr #2", "sub r2, r2, #(1 << 5)", "stmia r1, {r2, r3}", "mov pc, lr"]}, "cpu_feroceon_proc_fin": {"type": "global", "section": null, "name": "cpu_feroceon_proc_fin", "arguments": null, "body": [".align 0", "cpu_feroceon_proc_fin:", "mrc p15, 0, r0, c1, c0, 0", "bic r0, r0, #0x1000", "bic r0, r0, #0x000e", "mcr p15, 0, r0, c1, c0, 0", "mov pc, lr", ".align 5", ".pushsection .idmap.text, \"ax\""]}, "cpu_feroceon_reset": {"type": "function", "section": null, "name": "cpu_feroceon_reset", "arguments": null, "body": [".popsection", ".align 5"]}, "cpu_feroceon_do_idle": {"type": "global", "section": null, "name": "cpu_feroceon_do_idle", "arguments": null, "body": [".align 0", "cpu_feroceon_do_idle:", "mov r0, #0", "mcr p15, 0, r0, c7, c10, 4", "mcr p15, 0, r0, c7, c0, 4", "mov pc, lr"]}, "feroceon_flush_icache_all": {"type": "function", "section": null, "name": "feroceon_flush_icache_all", "arguments": null, "body": [".align 5"]}, "feroceon_flush_user_cache_all": {"type": "global", "section": null, "name": "feroceon_flush_user_cache_all", "arguments": null, "body": [".align 0", "feroceon_flush_user_cache_all:"]}, "feroceon_flush_kern_cache_all": {"type": "global", "section": null, "name": "feroceon_flush_kern_cache_all", "arguments": null, "body": [".align 0", "feroceon_flush_kern_cache_all:", "mov r2, #4", "__flush_whole_cache:", "ldr r1, __cache_params", "ldmia r1, {r1, r3}", "1: orr ip, r1, r3", "2: mcr p15, 0, ip, c7, c14, 2", "subs ip, ip, #(1 << 30)", "bcs 2b", "subs r1, r1, #(1 << 5)", "bcs 1b", "tst r2, #4", "mov ip, #0", "mcrne p15, 0, ip, c7, c5, 0", "mcrne p15, 0, ip, c7, c10, 4", "mov pc, lr", ".align 5"]}, "feroceon_flush_user_cache_range": {"type": "global", "section": null, "name": "feroceon_flush_user_cache_range", "arguments": null, "body": [".align 0", "feroceon_flush_user_cache_range:", "sub r3, r1, r0", "cmp r3, #16384", "bgt __flush_whole_cache", "1: tst r2, #4", "mcr p15, 0, r0, c7, c14, 1", "mcrne p15, 0, r0, c7, c5, 1", "add r0, r0, #32", "mcr p15, 0, r0, c7, c14, 1", "mcrne p15, 0, r0, c7, c5, 1", "add r0, r0, #32", "cmp r0, r1", "blo 1b", "tst r2, #4", "mov ip, #0", "mcrne p15, 0, ip, c7, c10, 4", "mov pc, lr", ".align 5"]}, "feroceon_coherent_kern_range": {"type": "global", "section": null, "name": "feroceon_coherent_kern_range", "arguments": null, "body": [".align 0", "feroceon_coherent_kern_range:"]}, "feroceon_coherent_user_range": {"type": "global", "section": null, "name": "feroceon_coherent_user_range", "arguments": null, "body": [".align 0", "feroceon_coherent_user_range:", "bic r0, r0, #32 - 1", "1: mcr p15, 0, r0, c7, c10, 1", "mcr p15, 0, r0, c7, c5, 1", "add r0, r0, #32", "cmp r0, r1", "blo 1b", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5"]}, "feroceon_flush_kern_dcache_area": {"type": "global", "section": null, "name": "feroceon_flush_kern_dcache_area", "arguments": null, "body": [".align 0", "feroceon_flush_kern_dcache_area:", "add r1, r0, r1", "1: mcr p15, 0, r0, c7, c14, 1", "add r0, r0, #32", "cmp r0, r1", "blo 1b", "mov r0, #0", "mcr p15, 0, r0, c7, c5, 0", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5"]}, "feroceon_range_flush_kern_dcache_area": {"type": "global", "section": null, "name": "feroceon_range_flush_kern_dcache_area", "arguments": null, "body": [".align 0", "feroceon_range_flush_kern_dcache_area:", "mrs r2, cpsr", "add r1, r0, #4096 - 32", "orr r3, r2, #0x00000080", "msr cpsr_c, r3", "mcr p15, 5, r0, c15, c15, 0", "mcr p15, 5, r1, c15, c15, 1", "msr cpsr_c, r2", "mov r0, #0", "mcr p15, 0, r0, c7, c5, 0", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5", "feroceon_dma_inv_range:", "tst r0, #32 - 1", "bic r0, r0, #32 - 1", "mcrne p15, 0, r0, c7, c10, 1", "tst r1, #32 - 1", "mcrne p15, 0, r1, c7, c10, 1", "1: mcr p15, 0, r0, c7, c6, 1", "add r0, r0, #32", "cmp r0, r1", "blo 1b", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5", "feroceon_range_dma_inv_range:", "mrs r2, cpsr", "tst r0, #32 - 1", "mcrne p15, 0, r0, c7, c10, 1", "tst r1, #32 - 1", "mcrne p15, 0, r1, c7, c10, 1", "cmp r1, r0", "subne r1, r1, #1", "orr r3, r2, #0x00000080", "msr cpsr_c, r3", "mcr p15, 5, r0, c15, c14, 0", "mcr p15, 5, r1, c15, c14, 1", "msr cpsr_c, r2", "mov pc, lr", ".align 5", "feroceon_dma_clean_range:", "bic r0, r0, #32 - 1", "1: mcr p15, 0, r0, c7, c10, 1", "add r0, r0, #32", "cmp r0, r1", "blo 1b", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5", "feroceon_range_dma_clean_range:", "mrs r2, cpsr", "cmp r1, r0", "subne r1, r1, #1", "orr r3, r2, #0x00000080", "msr cpsr_c, r3", "mcr p15, 5, r0, c15, c13, 0", "mcr p15, 5, r1, c15, c13, 1", "msr cpsr_c, r2", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5"]}, "feroceon_dma_flush_range": {"type": "global", "section": null, "name": "feroceon_dma_flush_range", "arguments": null, "body": [".align 0", "feroceon_dma_flush_range:", "bic r0, r0, #32 - 1", "1: mcr p15, 0, r0, c7, c14, 1", "add r0, r0, #32", "cmp r0, r1", "blo 1b", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5"]}, "feroceon_range_dma_flush_range": {"type": "global", "section": null, "name": "feroceon_range_dma_flush_range", "arguments": null, "body": [".align 0", "feroceon_range_dma_flush_range:", "mrs r2, cpsr", "cmp r1, r0", "subne r1, r1, #1", "orr r3, r2, #0x00000080", "msr cpsr_c, r3", "mcr p15, 5, r0, c15, c15, 0", "mcr p15, 5, r1, c15, c15, 1", "msr cpsr_c, r2", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr"]}, "feroceon_dma_map_area": {"type": "function", "section": null, "name": "feroceon_dma_map_area", "arguments": null, "body": []}, "feroceon_range_dma_map_area": {"type": "function", "section": null, "name": "feroceon_range_dma_map_area", "arguments": null, "body": []}, "feroceon_dma_unmap_area": {"type": "function", "section": null, "name": "feroceon_dma_unmap_area", "arguments": null, "body": ["", "define_cache_functions feroceon", "range_alias flush_icache_all", "range_alias flush_user_cache_all", "range_alias flush_kern_cache_all", "range_alias flush_user_cache_range", "range_alias coherent_kern_range", "range_alias coherent_user_range", "range_alias dma_unmap_area", "define_cache_functions feroceon_range", ".align 5"]}, "range_alias": {"type": "macro", "section": null, "name": "range_alias", "arguments": ["basename"], "body": [".globl feroceon_range_\\basename", ".type feroceon_range_\\basename , %function", ".equ feroceon_range_\\basename , feroceon_\\basename"]}, "cpu_feroceon_dcache_clean_area": {"type": "global", "section": null, "name": "cpu_feroceon_dcache_clean_area", "arguments": null, "body": [".align 0", "cpu_feroceon_dcache_clean_area:", "1: mcr p15, 0, r0, c7, c10, 1", "add r0, r0, #32", "subs r1, r1, #32", "bhi 1b", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr", ".align 5"]}, "cpu_feroceon_switch_mm": {"type": "global", "section": null, "name": "cpu_feroceon_switch_mm", "arguments": null, "body": [".align 0", "cpu_feroceon_switch_mm:", "mov r2, lr", "bl __flush_whole_cache", "", "tst r2, #4", "mcreq p15, 0, ip, c7, c5, 0", "mcreq p15, 0, ip, c7, c10, 4", "mcr p15, 0, r0, c2, c0, 0", "mcr p15, 0, ip, c8, c7, 0", "mov pc, r2", ".align 5"]}, "cpu_feroceon_set_pte_ext": {"type": "global", "section": null, "name": "cpu_feroceon_set_pte_ext", "arguments": null, "body": [".align 0", "cpu_feroceon_set_pte_ext:", "armv3_set_pte_ext wc_disable=0", "mov r0, r0", "mcr p15, 0, r0, c7, c10, 1", "mcr p15, 0, r0, c7, c10, 4", "mov pc, lr"]}, "__feroceon_setup": {"type": "function", "section": {"name": "\".cpuinit.text\"", "attirbute": ["\"ax\""]}, "name": "__feroceon_setup", "arguments": null, "body": ["mov r0, #0", "mcr p15, 0, r0, c7, c7", "mcr p15, 0, r0, c7, c10, 4", "mcr p15, 0, r0, c8, c7", "adr r5, feroceon_crval", "ldmia r5, {r5, r6}", "mrc p15, 0, r0, c1, c0", "bic r0, r0, r5", "orr r0, r0, r6", "mov pc, lr"]}, "feroceon_crval": {"type": "object", "section": {"name": "\".cpuinit.text\"", "attirbute": ["\"ax\""]}, "name": "feroceon_crval", "arguments": null, "body": ["crval clear=0x0000773f, mmuset=0x00003135, ucset=0x00001134", "", "define_processor_functions feroceon, dabort=v5t_early_abort, pabort=legacy_pabort", "string cpu_arch_name, \"armv5te\"", "string cpu_elf_name, \"v5\"", "string cpu_feroceon_name, \"Feroceon\"", "string cpu_88fr531_name, \"Feroceon 88FR531-vd\"", "string cpu_88fr571_name, \"Feroceon 88FR571-vd\"", "string cpu_88fr131_name, \"Feroceon 88FR131\"", ".align", "feroceon_proc_info feroceon_old_id, 0x41009260, 0xff00fff0, cpu_name=cpu_feroceon_name, cache=feroceon_cache_fns", "feroceon_proc_info 88fr531, 0x56055310, 0xfffffff0, cpu_88fr531_name, cache=feroceon_cache_fns", "feroceon_proc_info 88fr571, 0x56155710, 0xfffffff0, cpu_88fr571_name, cache=feroceon_range_cache_fns", "feroceon_proc_info 88fr131, 0x56251310, 0xfffffff0, cpu_88fr131_name, cache=feroceon_range_cache_fns"]}, "feroceon_proc_info": {"type": "macro", "section": {"name": "\".proc.info.init\"", "attirbute": ["#alloc", "#execinstr"]}, "name": "feroceon_proc_info", "arguments": ["name:req", "cpu_val:req", "cpu_mask:req", "cpu_name:req", "cache:req"], "body": [".type __\\name\\()_proc_info,#object", "__\\name\\()_proc_info:", ".long \\cpu_val", ".long \\cpu_mask", ".long (2 << 0) | (1 << 2) | (1 << 3) | (1 << 4) | (1 << 10) | (1 << 11)", ".long (2 << 0) | (1 << 4) | (1 << 10) | (1 << 11)", "b __feroceon_setup", ".long cpu_arch_name", ".long cpu_elf_name", ".long (1 << 0)|(1 << 1)|(1 << 2)|(1 << 4)|(1 << 7)", ".long \\cpu_name", ".long feroceon_processor_functions", ".long v4wbi_tlb_fns", ".long feroceon_user_fns", ".long \\cache", ".size __\\name\\()_proc_info, . - __\\name\\()_proc_info"]}}