// Seed: 3599733165
module module_0 (
    input uwire id_0
);
  logic [7:0] id_2;
  assign module_2.type_15 = 0;
  generate
    wire id_3;
  endgenerate
  always id_2[1] <= "";
endmodule
module module_1 (
    input tri   id_0,
    input tri   id_1,
    input uwire id_2,
    input tri0  id_3,
    input tri1  id_4
);
  wire id_6;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (id_3);
  wire id_10;
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    id_9,
    output tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input wand id_7
);
  id_10(
      -1 << id_9
  );
  wire id_11, id_12;
  module_0 modCall_1 (id_7);
endmodule
