* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/run010
python3 /mnt/vault1/rsunketa/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/arch/vpr_arch_seq.xml /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/nocgen-files/tb/noc-copy.v --top_module noc --run_dir /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/run010/vpr_arch_seq/noc/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/config/fix_heterogeneous_device_example_script.openfpga --openfpga_arch_file /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/arch/openfpga_arch.xml --openfpga_sim_setting_file /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/config/fixed_sim_openfpga.xml --openfpga_vpr_device_layout large --yosys_tmpl /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/yosys-scripts/ys_tmpl_yosys_vpr_dsp_flow.ys --ys_rewrite_tmpl /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/yosys-scripts/ys_tmpl_yosys_vpr_flow_with_rewrite.ys;/mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/yosys-scripts/ys_tmpl_rewrite_flow.ys --vpr_fpga_verilog --vpr_fpga_verilog_dir /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/run010/vpr_arch_seq/noc/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --flow_config /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/config/task.conf --default_tool_path /mnt/vault1/rsunketa/OpenFPGA/openfpga_flow/scripts/../misc/fpgaflow_default_tool_path.conf --TOP noc --YOSYS_CELL_SIM_VERILOG /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router_wrap.v #ports has [0:34] order
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Run directory : /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/run010/vpr_arch_seq/noc/MIN_ROUTE_CHAN_WIDTH
INFO - Running "yosys_vpr" Flow
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_output.log
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Yosys rewrite iteration: 0
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_rewrite_output_0.log
INFO - Yosys rewrite iteration: 1
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_rewrite_output_1.log
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-10893-g9eef18c4f-dirty Compiled: 2024-10-14T15:43:14
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Openfpga_flow completed, Total Time Taken a minute VPR Time a minute 
