{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625039600589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625039600589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 10:53:20 2021 " "Processing started: Wed Jun 30 10:53:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625039600589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625039600589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex1 -c ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625039600589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625039601504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcut.v 1 1 " "Found 1 design units, including 1 entities, in source file trcut.v" { { "Info" "ISGN_ENTITY_NAME" "1 trcut " "Found entity 1: trcut" {  } { { "trcut.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/trcut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.v 1 1 " "Found 1 design units, including 1 entities, in source file scan_chain.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan_chain " "Found entity 1: scan_chain" {  } { { "scan_chain.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/scan_chain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file comb_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 comb_logic " "Found entity 1: comb_logic" {  } { { "comb_logic.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/comb_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydfftb.v 1 1 " "Found 1 design units, including 1 entities, in source file mydfftb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDFFtb " "Found entity 1: MyDFFtb" {  } { { "MyDFFtb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/MyDFFtb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdff.v 1 1 " "Found 1 design units, including 1 entities, in source file sdff.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDFF " "Found entity 1: SDFF" {  } { { "SDFF.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/SDFF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.v 1 1 " "Found 1 design units, including 1 entities, in source file mydff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDFF " "Found entity 1: MyDFF" {  } { { "MyDFF.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/MyDFF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcut_truthtable_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file trcut_truthtable_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 trcut_truthtable_tb " "Found entity 1: trcut_truthtable_tb" {  } { { "trcut_truthtable_tb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/trcut_truthtable_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.v 1 1 " "Found 1 design units, including 1 entities, in source file ex1.v" { { "Info" "ISGN_ENTITY_NAME" "1 trcut_tb " "Found entity 1: trcut_tb" {  } { { "ex1.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/ex1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625039601715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625039601715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i trcut.v(7) " "Verilog HDL Implicit Net warning at trcut.v(7): created implicit net for \"i\"" {  } { { "trcut.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/trcut.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625039601717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j trcut.v(7) " "Verilog HDL Implicit Net warning at trcut.v(7): created implicit net for \"j\"" {  } { { "trcut.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/trcut.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625039601718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trcut " "Elaborating entity \"trcut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625039601839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_logic comb_logic:CLinstance " "Elaborating entity \"comb_logic\" for hierarchy \"comb_logic:CLinstance\"" {  } { { "trcut.v" "CLinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/trcut.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625039601910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDFF SDFF:R_AJ " "Elaborating entity \"SDFF\" for hierarchy \"SDFF:R_AJ\"" {  } { { "trcut.v" "R_AJ" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/trcut.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625039601934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDFF SDFF:R_AJ\|MyDFF:dffinstance " "Elaborating entity \"MyDFF\" for hierarchy \"SDFF:R_AJ\|MyDFF:dffinstance\"" {  } { { "SDFF.v" "dffinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_1/SDFF.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625039601960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1625039603076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625039603777 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625039603777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625039604246 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625039604246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625039604246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625039604246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625039604301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 30 10:53:24 2021 " "Processing ended: Wed Jun 30 10:53:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625039604301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625039604301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625039604301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625039604301 ""}
