$date
	Sat Dec 20 11:55:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flipflop_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
1!
$end
#5
0#
#10
0!
1"
1#
1$
#15
0#
#20
1!
0"
1#
0$
#25
0#
#30
0!
1"
1#
1$
#35
0#
#40
1#
