$date
	Tue Nov 18 18:21:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4to1_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & expected $end
$var reg 2 ' sel [1:0] $end
$var integer 32 ( fail_count [31:0] $end
$var integer 32 ) pass_count [31:0] $end
$var integer 32 * test_count [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 + sel [1:0] $end
$var reg 1 ! y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#5
b1 '
b1 +
b1 ,
b1 *
b1 )
#10
b10 '
b10 +
b10 ,
b10 *
b10 )
#15
b11 '
b11 +
b11 ,
b11 *
b11 )
#20
b0 '
b0 +
1%
b100 ,
b100 *
b100 )
#25
b1 '
b1 +
b101 ,
b101 *
b101 )
#30
b10 '
b10 +
b110 ,
b110 *
b110 )
#35
1!
1&
b11 '
b11 +
b111 ,
b111 *
b111 )
#40
0!
0&
b0 '
b0 +
0%
1$
b1000 ,
b1000 *
b1000 )
#45
b1 '
b1 +
b1001 ,
b1001 *
b1001 )
#50
1!
1&
b10 '
b10 +
b1010 ,
b1010 *
b1010 )
#55
0!
0&
b11 '
b11 +
b1011 ,
b1011 *
b1011 )
#60
b0 '
b0 +
1%
b1100 ,
b1100 *
b1100 )
#65
b1 '
b1 +
b1101 ,
b1101 *
b1101 )
#70
1!
1&
b10 '
b10 +
b1110 ,
b1110 *
b1110 )
#75
b11 '
b11 +
b1111 ,
b1111 *
b1111 )
#80
0!
0&
b0 '
b0 +
0%
0$
1#
b10000 ,
b10000 *
b10000 )
#85
1!
1&
b1 '
b1 +
b10001 ,
b10001 *
b10001 )
#90
0!
0&
b10 '
b10 +
b10010 ,
b10010 *
b10010 )
#95
b11 '
b11 +
b10011 ,
b10011 *
b10011 )
#100
b0 '
b0 +
1%
b10100 ,
b10100 *
b10100 )
#105
1!
1&
b1 '
b1 +
b10101 ,
b10101 *
b10101 )
#110
0!
0&
b10 '
b10 +
b10110 ,
b10110 *
b10110 )
#115
1!
1&
b11 '
b11 +
b10111 ,
b10111 *
b10111 )
#120
0!
0&
b0 '
b0 +
0%
1$
b11000 ,
b11000 *
b11000 )
#125
1!
1&
b1 '
b1 +
b11001 ,
b11001 *
b11001 )
#130
b10 '
b10 +
b11010 ,
b11010 *
b11010 )
#135
0!
0&
b11 '
b11 +
b11011 ,
b11011 *
b11011 )
#140
b0 '
b0 +
1%
b11100 ,
b11100 *
b11100 )
#145
1!
1&
b1 '
b1 +
b11101 ,
b11101 *
b11101 )
#150
b10 '
b10 +
b11110 ,
b11110 *
b11110 )
#155
b11 '
b11 +
b11111 ,
b11111 *
b11111 )
#160
b0 '
b0 +
0%
0$
0#
1"
b100000 ,
b100000 *
b100000 )
#165
0!
0&
b1 '
b1 +
b100001 ,
b100001 *
b100001 )
#170
b10 '
b10 +
b100010 ,
b100010 *
b100010 )
#175
b11 '
b11 +
b100011 ,
b100011 *
b100011 )
#180
1!
1&
b0 '
b0 +
1%
b100100 ,
b100100 *
b100100 )
#185
0!
0&
b1 '
b1 +
b100101 ,
b100101 *
b100101 )
#190
b10 '
b10 +
b100110 ,
b100110 *
b100110 )
#195
1!
1&
b11 '
b11 +
b100111 ,
b100111 *
b100111 )
#200
b0 '
b0 +
0%
1$
b101000 ,
b101000 *
b101000 )
#205
0!
0&
b1 '
b1 +
b101001 ,
b101001 *
b101001 )
#210
1!
1&
b10 '
b10 +
b101010 ,
b101010 *
b101010 )
#215
0!
0&
b11 '
b11 +
b101011 ,
b101011 *
b101011 )
#220
1!
1&
b0 '
b0 +
1%
b101100 ,
b101100 *
b101100 )
#225
0!
0&
b1 '
b1 +
b101101 ,
b101101 *
b101101 )
#230
1!
1&
b10 '
b10 +
b101110 ,
b101110 *
b101110 )
#235
b11 '
b11 +
b101111 ,
b101111 *
b101111 )
#240
b0 '
b0 +
0%
0$
1#
b110000 ,
b110000 *
b110000 )
#245
b1 '
b1 +
b110001 ,
b110001 *
b110001 )
#250
0!
0&
b10 '
b10 +
b110010 ,
b110010 *
b110010 )
#255
b11 '
b11 +
b110011 ,
b110011 *
b110011 )
#260
1!
1&
b0 '
b0 +
1%
b110100 ,
b110100 *
b110100 )
#265
b1 '
b1 +
b110101 ,
b110101 *
b110101 )
#270
0!
0&
b10 '
b10 +
b110110 ,
b110110 *
b110110 )
#275
1!
1&
b11 '
b11 +
b110111 ,
b110111 *
b110111 )
#280
b0 '
b0 +
0%
1$
b111000 ,
b111000 *
b111000 )
#285
b1 '
b1 +
b111001 ,
b111001 *
b111001 )
#290
b10 '
b10 +
b111010 ,
b111010 *
b111010 )
#295
0!
0&
b11 '
b11 +
b111011 ,
b111011 *
b111011 )
#300
1!
1&
b0 '
b0 +
1%
b111100 ,
b111100 *
b111100 )
#305
b1 '
b1 +
b111101 ,
b111101 *
b111101 )
#310
b10 '
b10 +
b111110 ,
b111110 *
b111110 )
#315
b11 '
b11 +
b111111 ,
b111111 *
b111111 )
#320
b1000000 ,
b1000000 *
b1000000 )
