Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Aug  4 11:37:11 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IO_timing_summary_routed.rpt -pb IO_timing_summary_routed.pb -rpx IO_timing_summary_routed.rpx -warn_on_violation
| Design       : IO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.276        0.000                      0                 6595        0.136        0.000                      0                 6595        3.750        0.000                       0                  1782  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                0.276        0.000                      0                 6595        0.136        0.000                      0                 6595        3.750        0.000                       0                  1782  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 3.286ns (35.757%)  route 5.904ns (64.243%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.788     5.550    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     6.068 r  sha256d/sha2/w_counter/the_count_reg[0]/Q
                         net (fo=393, routed)         0.855     6.923    sha256d/sha2/w_counter/ADDRD[0]
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.119     7.042 r  sha256d/sha2/w_counter/W_reg_r1_0_63_0_2_i_9__0/O
                         net (fo=64, routed)          1.354     8.396    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA1
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     8.728 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.381    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.505 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.371    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.523 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.282    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.010 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.010    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.124    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.238    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.352    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.466    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.893 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.301    13.194    sha256d/sha2/w_counter/p_2_out3_out[31]
    SLICE_X97Y30         LUT6 (Prop_lut6_I5_O)        0.306    13.500 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2/O
                         net (fo=1, routed)           0.292    13.792    sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2_n_0
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.824    14.740    sha256d/sha2/W_reg_r5_0_63_31_31/D
    SLICE_X104Y29        RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.612    15.095    sha256d/sha2/W_reg_r5_0_63_31_31/WCLK
    SLICE_X104Y29        RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_31_31/DP/CLK
                         clock pessimism              0.394    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X104Y29        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    15.016    sha256d/sha2/W_reg_r5_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r4_0_63_30_30/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 3.084ns (33.724%)  route 6.061ns (66.276%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.788     5.550    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     6.068 r  sha256d/sha2/w_counter/the_count_reg[0]/Q
                         net (fo=393, routed)         0.855     6.923    sha256d/sha2/w_counter/ADDRD[0]
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.119     7.042 r  sha256d/sha2/w_counter/W_reg_r1_0_63_0_2_i_9__0/O
                         net (fo=64, routed)          1.354     8.396    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA1
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     8.728 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.381    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.505 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.371    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.523 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.282    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.010 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.010    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.124    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.238    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.352    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.466    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.819 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[2]
                         net (fo=1, routed)           0.484    13.303    sha256d/sha2/w_counter/p_2_out3_out[30]
    SLICE_X95Y33         LUT6 (Prop_lut6_I5_O)        0.302    13.605 r  sha256d/sha2/w_counter/W_reg_r1_0_63_30_30_i_1__0/O
                         net (fo=10, routed)          1.090    14.695    sha256d/sha2/W_reg_r4_0_63_30_30/D
    SLICE_X94Y21         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.609    15.092    sha256d/sha2/W_reg_r4_0_63_30_30/WCLK
    SLICE_X94Y21         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_30_30/DP/CLK
                         clock pessimism              0.394    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X94Y21         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    15.013    sha256d/sha2/W_reg_r4_0_63_30_30/DP
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r2_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 3.021ns (34.117%)  route 5.834ns (65.883%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.787     5.549    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X95Y19         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y19         FDRE (Prop_fdre_C_Q)         0.456     6.005 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=357, routed)         1.459     7.465    sha256d/sha2/w_counter/ADDRD[2]
    SLICE_X97Y25         LUT5 (Prop_lut5_I1_O)        0.124     7.589 r  sha256d/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.990     8.579    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA4
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     8.703 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.356    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.480 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.346    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.498 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.257    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.985 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.985    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.099    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.327 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.327    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.441 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.441    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.555 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.555    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.868 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.301    13.169    sha256d/sha2/w_counter/p_2_out3_out[31]
    SLICE_X97Y30         LUT6 (Prop_lut6_I5_O)        0.306    13.475 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2/O
                         net (fo=1, routed)           0.292    13.767    sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2_n_0
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.513    14.404    sha256d/sha2/W_reg_r2_0_63_31_31/D
    SLICE_X94Y33         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.614    15.097    sha256d/sha2/W_reg_r2_0_63_31_31/WCLK
    SLICE_X94Y33         RAMD64E                                      r  sha256d/sha2/W_reg_r2_0_63_31_31/DP/CLK
                         clock pessimism              0.394    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X94Y33         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.834    sha256d/sha2/W_reg_r2_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r1_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 3.021ns (34.137%)  route 5.829ns (65.863%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.787     5.549    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X95Y19         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y19         FDRE (Prop_fdre_C_Q)         0.456     6.005 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=357, routed)         1.459     7.465    sha256d/sha2/w_counter/ADDRD[2]
    SLICE_X97Y25         LUT5 (Prop_lut5_I1_O)        0.124     7.589 r  sha256d/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.990     8.579    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA4
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     8.703 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.356    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.480 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.346    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.498 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.257    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.985 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.985    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.099    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.213    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.327 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.327    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.441 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.441    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.555 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.555    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.868 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.301    13.169    sha256d/sha2/w_counter/p_2_out3_out[31]
    SLICE_X97Y30         LUT6 (Prop_lut6_I5_O)        0.306    13.475 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2/O
                         net (fo=1, routed)           0.292    13.767    sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2_n_0
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.891 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.508    14.399    sha256d/sha2/W_reg_r1_0_63_31_31/D
    SLICE_X96Y34         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.615    15.098    sha256d/sha2/W_reg_r1_0_63_31_31/WCLK
    SLICE_X96Y34         RAMD64E                                      r  sha256d/sha2/W_reg_r1_0_63_31_31/DP/CLK
                         clock pessimism              0.394    15.492    
                         clock uncertainty           -0.035    15.457    
    SLICE_X96Y34         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.835    sha256d/sha2/W_reg_r1_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_31_31/SP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 3.286ns (35.757%)  route 5.904ns (64.243%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.788     5.550    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     6.068 r  sha256d/sha2/w_counter/the_count_reg[0]/Q
                         net (fo=393, routed)         0.855     6.923    sha256d/sha2/w_counter/ADDRD[0]
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.119     7.042 r  sha256d/sha2/w_counter/W_reg_r1_0_63_0_2_i_9__0/O
                         net (fo=64, routed)          1.354     8.396    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA1
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     8.728 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.381    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.505 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.371    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.523 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.282    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.010 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.010    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.124    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.238    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.352    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.466    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.893 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.301    13.194    sha256d/sha2/w_counter/p_2_out3_out[31]
    SLICE_X97Y30         LUT6 (Prop_lut6_I5_O)        0.306    13.500 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2/O
                         net (fo=1, routed)           0.292    13.792    sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2_n_0
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.824    14.740    sha256d/sha2/W_reg_r5_0_63_31_31/D
    SLICE_X104Y29        RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.612    15.095    sha256d/sha2/W_reg_r5_0_63_31_31/WCLK
    SLICE_X104Y29        RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_31_31/SP/CLK
                         clock pessimism              0.394    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X104Y29        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184    15.270    sha256d/sha2/W_reg_r5_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r3_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 3.286ns (37.601%)  route 5.453ns (62.399%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.788     5.550    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     6.068 r  sha256d/sha2/w_counter/the_count_reg[0]/Q
                         net (fo=393, routed)         0.855     6.923    sha256d/sha2/w_counter/ADDRD[0]
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.119     7.042 r  sha256d/sha2/w_counter/W_reg_r1_0_63_0_2_i_9__0/O
                         net (fo=64, routed)          1.354     8.396    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA1
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     8.728 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.381    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.505 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.371    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.523 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.282    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.010 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.010    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.124    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.238    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.352    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.466    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.893 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.301    13.194    sha256d/sha2/w_counter/p_2_out3_out[31]
    SLICE_X97Y30         LUT6 (Prop_lut6_I5_O)        0.306    13.500 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2/O
                         net (fo=1, routed)           0.292    13.792    sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2_n_0
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.373    14.290    sha256d/sha2/W_reg_r3_0_63_31_31/D
    SLICE_X100Y31        RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.612    15.095    sha256d/sha2/W_reg_r3_0_63_31_31/WCLK
    SLICE_X100Y31        RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_31_31/DP/CLK
                         clock pessimism              0.394    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X100Y31        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622    14.832    sha256d/sha2/W_reg_r3_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r5_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.011ns  (logic 2.618ns (29.054%)  route 6.393ns (70.946%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.788     5.550    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     6.068 r  sha256d/sha2/w_counter/the_count_reg[0]/Q
                         net (fo=393, routed)         0.855     6.923    sha256d/sha2/w_counter/ADDRD[0]
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.119     7.042 r  sha256d/sha2/w_counter/W_reg_r1_0_63_0_2_i_9__0/O
                         net (fo=64, routed)          1.354     8.396    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA1
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     8.728 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.381    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.505 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.371    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.523 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.282    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.010 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.010    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.232 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/O[0]
                         net (fo=1, routed)           0.743    12.976    sha256d/sha2/w_counter/p_2_out3_out[8]
    SLICE_X94Y20         LUT6 (Prop_lut6_I5_O)        0.299    13.275 r  sha256d/sha2/w_counter/W_reg_r1_0_63_6_8_i_6__0/O
                         net (fo=1, routed)           0.162    13.437    sha256d/sha2/w_counter/W_reg_r1_0_63_6_8_i_6__0_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.561 r  sha256d/sha2/w_counter/W_reg_r1_0_63_6_8_i_3/O
                         net (fo=5, routed)           1.000    14.561    sha256d/sha2/W_reg_r5_0_63_6_8/DIC
    SLICE_X104Y28        RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.611    15.094    sha256d/sha2/W_reg_r5_0_63_6_8/WCLK
    SLICE_X104Y28        RAMD64E                                      r  sha256d/sha2/W_reg_r5_0_63_6_8/RAMC/CLK
                         clock pessimism              0.394    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X104Y28        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    15.122    sha256d/sha2/W_reg_r5_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.561    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r4_0_63_30_30/SP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 3.084ns (33.724%)  route 6.061ns (66.276%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.788     5.550    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     6.068 r  sha256d/sha2/w_counter/the_count_reg[0]/Q
                         net (fo=393, routed)         0.855     6.923    sha256d/sha2/w_counter/ADDRD[0]
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.119     7.042 r  sha256d/sha2/w_counter/W_reg_r1_0_63_0_2_i_9__0/O
                         net (fo=64, routed)          1.354     8.396    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA1
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     8.728 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.381    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.505 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.371    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.523 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.282    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.010 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.010    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.124    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.238    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.352    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.466    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.819 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[2]
                         net (fo=1, routed)           0.484    13.303    sha256d/sha2/w_counter/p_2_out3_out[30]
    SLICE_X95Y33         LUT6 (Prop_lut6_I5_O)        0.302    13.605 r  sha256d/sha2/w_counter/W_reg_r1_0_63_30_30_i_1__0/O
                         net (fo=10, routed)          1.090    14.695    sha256d/sha2/W_reg_r4_0_63_30_30/D
    SLICE_X94Y21         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.609    15.092    sha256d/sha2/W_reg_r4_0_63_30_30/WCLK
    SLICE_X94Y21         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_30_30/SP/CLK
                         clock pessimism              0.394    15.486    
                         clock uncertainty           -0.035    15.451    
    SLICE_X94Y21         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.184    15.267    sha256d/sha2/W_reg_r4_0_63_30_30/SP
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r4_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 3.286ns (37.008%)  route 5.593ns (62.992%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.788     5.550    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_fdre_C_Q)         0.518     6.068 r  sha256d/sha2/w_counter/the_count_reg[0]/Q
                         net (fo=393, routed)         0.855     6.923    sha256d/sha2/w_counter/ADDRD[0]
    SLICE_X97Y25         LUT2 (Prop_lut2_I0_O)        0.119     7.042 r  sha256d/sha2/w_counter/W_reg_r1_0_63_0_2_i_9__0/O
                         net (fo=64, routed)          1.354     8.396    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA1
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.332     8.728 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.381    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.505 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.371    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.523 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.282    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    12.010 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.010    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.124    sha256d/sha2/W_reg_r1_0_63_9_11_i_5_n_0
    SLICE_X95Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.238    sha256d/sha2/W_reg_r1_0_63_12_14_i_5__0_n_0
    SLICE_X95Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.352    sha256d/sha2/W_reg_r1_0_63_15_17_i_6__0_n_0
    SLICE_X95Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.466    sha256d/sha2/W_reg_r1_0_63_18_20_i_7__0_n_0
    SLICE_X95Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.580    sha256d/sha2/W_reg_r1_0_63_24_26_i_5__0_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.893 r  sha256d/sha2/W_reg_r1_0_63_27_29_i_6__0/O[3]
                         net (fo=1, routed)           0.301    13.194    sha256d/sha2/w_counter/p_2_out3_out[31]
    SLICE_X97Y30         LUT6 (Prop_lut6_I5_O)        0.306    13.500 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2/O
                         net (fo=1, routed)           0.292    13.792    sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_2_n_0
    SLICE_X97Y31         LUT6 (Prop_lut6_I0_O)        0.124    13.916 r  sha256d/sha2/w_counter/W_reg_r1_0_63_31_31_i_1/O
                         net (fo=10, routed)          0.513    14.430    sha256d/sha2/W_reg_r4_0_63_31_31/D
    SLICE_X98Y32         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.614    15.097    sha256d/sha2/W_reg_r4_0_63_31_31/WCLK
    SLICE_X98Y32         RAMD64E                                      r  sha256d/sha2/W_reg_r4_0_63_31_31/DP/CLK
                         clock pessimism              0.394    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X98Y32         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    15.018    sha256d/sha2/W_reg_r4_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 sha256d/sha2/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 2.353ns (26.415%)  route 6.555ns (73.585%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.549ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.787     5.549    sha256d/sha2/w_counter/GCLK_IBUF_BUFG
    SLICE_X95Y19         FDRE                                         r  sha256d/sha2/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y19         FDRE (Prop_fdre_C_Q)         0.456     6.005 r  sha256d/sha2/w_counter/the_count_reg[3]/Q
                         net (fo=357, routed)         1.459     7.465    sha256d/sha2/w_counter/ADDRD[2]
    SLICE_X97Y25         LUT5 (Prop_lut5_I1_O)        0.124     7.589 r  sha256d/sha2/w_counter/W_reg_r2_0_63_0_2_i_2__0/O
                         net (fo=32, routed)          0.990     8.579    sha256d/sha2/W_reg_r2_0_63_3_5/ADDRA4
    SLICE_X94Y23         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     8.703 r  sha256d/sha2/W_reg_r2_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.653     9.356    sha256d/sha2/p_2_out[3]
    SLICE_X97Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.480 r  sha256d/sha2/W_reg_r1_0_63_0_2_i_33/O
                         net (fo=2, routed)           0.866    10.346    sha256d/sha2/W_reg_r1_0_63_0_2_i_33_n_0
    SLICE_X97Y24         LUT5 (Prop_lut5_I4_O)        0.152    10.498 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0/O
                         net (fo=2, routed)           0.759    11.257    sha256d/sha2/W_reg_r1_0_63_3_5_i_15__0_n_0
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    11.985 r  sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    11.985    sha256d/sha2/W_reg_r1_0_63_3_5_i_6__0_n_0
    SLICE_X95Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.207 r  sha256d/sha2/W_reg_r1_0_63_9_11_i_5/O[0]
                         net (fo=1, routed)           0.743    12.951    sha256d/sha2/w_counter/p_2_out3_out[8]
    SLICE_X94Y20         LUT6 (Prop_lut6_I5_O)        0.299    13.250 r  sha256d/sha2/w_counter/W_reg_r1_0_63_6_8_i_6__0/O
                         net (fo=1, routed)           0.162    13.411    sha256d/sha2/w_counter/W_reg_r1_0_63_6_8_i_6__0_n_0
    SLICE_X94Y20         LUT6 (Prop_lut6_I0_O)        0.124    13.535 r  sha256d/sha2/w_counter/W_reg_r1_0_63_6_8_i_3/O
                         net (fo=5, routed)           0.922    14.457    sha256d/sha2/W_reg_r3_0_63_6_8/DIC
    SLICE_X94Y27         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        1.607    15.090    sha256d/sha2/W_reg_r3_0_63_6_8/WCLK
    SLICE_X94Y27         RAMD64E                                      r  sha256d/sha2/W_reg_r3_0_63_6_8/RAMC/CLK
                         clock pessimism              0.394    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X94Y27         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331    15.118    sha256d/sha2/W_reg_r3_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_27_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.380%)  route 0.269ns (65.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[3]/Q
                         net (fo=332, routed)         0.269     1.934    sha256d/sha1/W_reg_r4_0_63_27_29/ADDRD3
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.844     2.038    sha256d/sha1/W_reg_r4_0_63_27_29/WCLK
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.480     1.558    
    SLICE_X82Y28         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.798    sha256d/sha1/W_reg_r4_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_27_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.380%)  route 0.269ns (65.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[3]/Q
                         net (fo=332, routed)         0.269     1.934    sha256d/sha1/W_reg_r4_0_63_27_29/ADDRD3
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.844     2.038    sha256d/sha1/W_reg_r4_0_63_27_29/WCLK
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMB/CLK
                         clock pessimism             -0.480     1.558    
    SLICE_X82Y28         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.798    sha256d/sha1/W_reg_r4_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_27_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.380%)  route 0.269ns (65.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[3]/Q
                         net (fo=332, routed)         0.269     1.934    sha256d/sha1/W_reg_r4_0_63_27_29/ADDRD3
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.844     2.038    sha256d/sha1/W_reg_r4_0_63_27_29/WCLK
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.480     1.558    
    SLICE_X82Y28         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.798    sha256d/sha1/W_reg_r4_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_27_29/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.380%)  route 0.269ns (65.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[3]/Q
                         net (fo=332, routed)         0.269     1.934    sha256d/sha1/W_reg_r4_0_63_27_29/ADDRD3
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.844     2.038    sha256d/sha1/W_reg_r4_0_63_27_29/WCLK
    SLICE_X82Y28         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_27_29/RAMD/CLK
                         clock pessimism             -0.480     1.558    
    SLICE_X82Y28         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.798    sha256d/sha1/W_reg_r4_0_63_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sha256d/sha2/words_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/words_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.609     1.556    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X103Y12        FDRE                                         r  sha256d/sha2/words_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y12        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  sha256d/sha2/words_reg[5][1]/Q
                         net (fo=4, routed)           0.111     1.808    sha256d/sha2/words_reg[5]_18[1]
    SLICE_X102Y12        LUT3 (Prop_lut3_I0_O)        0.048     1.856 r  sha256d/sha2/words[6][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.856    sha256d/sha2/words[6][1]_i_1__0_n_0
    SLICE_X102Y12        FDRE                                         r  sha256d/sha2/words_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.878     2.072    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X102Y12        FDRE                                         r  sha256d/sha2/words_reg[6][1]/C
                         clock pessimism             -0.503     1.569    
    SLICE_X102Y12        FDRE (Hold_fdre_C_D)         0.133     1.702    sha256d/sha2/words_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_24_26/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.398%)  route 0.356ns (71.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[1]/Q
                         net (fo=331, routed)         0.356     2.020    sha256d/sha1/W_reg_r4_0_63_24_26/ADDRD1
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.841     2.035    sha256d/sha1/W_reg_r4_0_63_24_26/WCLK
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMA/CLK
                         clock pessimism             -0.480     1.555    
    SLICE_X82Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    sha256d/sha1/W_reg_r4_0_63_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_24_26/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.398%)  route 0.356ns (71.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[1]/Q
                         net (fo=331, routed)         0.356     2.020    sha256d/sha1/W_reg_r4_0_63_24_26/ADDRD1
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.841     2.035    sha256d/sha1/W_reg_r4_0_63_24_26/WCLK
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMB/CLK
                         clock pessimism             -0.480     1.555    
    SLICE_X82Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    sha256d/sha1/W_reg_r4_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_24_26/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.398%)  route 0.356ns (71.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[1]/Q
                         net (fo=331, routed)         0.356     2.020    sha256d/sha1/W_reg_r4_0_63_24_26/ADDRD1
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.841     2.035    sha256d/sha1/W_reg_r4_0_63_24_26/WCLK
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMC/CLK
                         clock pessimism             -0.480     1.555    
    SLICE_X82Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    sha256d/sha1/W_reg_r4_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sha256d/sha1/w_counter/the_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/W_reg_r4_0_63_24_26/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.398%)  route 0.356ns (71.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.577     1.524    sha256d/sha1/w_counter/GCLK_IBUF_BUFG
    SLICE_X81Y27         FDRE                                         r  sha256d/sha1/w_counter/the_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y27         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sha256d/sha1/w_counter/the_count_reg[1]/Q
                         net (fo=331, routed)         0.356     2.020    sha256d/sha1/W_reg_r4_0_63_24_26/ADDRD1
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.841     2.035    sha256d/sha1/W_reg_r4_0_63_24_26/WCLK
    SLICE_X82Y26         RAMD64E                                      r  sha256d/sha1/W_reg_r4_0_63_24_26/RAMD/CLK
                         clock pessimism             -0.480     1.555    
    SLICE_X82Y26         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.864    sha256d/sha1/W_reg_r4_0_63_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sha256d/sha1/hv_reg[2][4]/C
                            (rising edge-triggered cell FDSE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/words_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.581     1.528    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X83Y17         FDSE                                         r  sha256d/sha1/hv_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  sha256d/sha1/hv_reg[2][4]/Q
                         net (fo=3, routed)           0.114     1.783    sha256d/sha1/output[164]
    SLICE_X82Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.828 r  sha256d/sha1/words[2][4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    sha256d/sha1/words[2][4]_i_1_n_0
    SLICE_X82Y17         FDRE                                         r  sha256d/sha1/words_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=1781, routed)        0.848     2.042    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X82Y17         FDRE                                         r  sha256d/sha1/words_reg[2][4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X82Y17         FDRE (Hold_fdre_C_D)         0.121     1.662    sha256d/sha1/words_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y16   sha256d/FSM_onehot_currentstate_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y16   sha256d/FSM_onehot_currentstate_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y16   sha256d/FSM_onehot_currentstate_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y15   sha256d/FSM_onehot_currentstate_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y15   sha256d/FSM_onehot_currentstate_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y16   sha256d/FSM_onehot_currentstate_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X88Y16   sha256d/FSM_onehot_currentstate_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X84Y16   sha256d/sha1/hv_reg[0][0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X84Y18   sha256d/sha1/hv_reg[0][10]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y29   sha256d/sha1/W_reg_r3_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y29   sha256d/sha1/W_reg_r3_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y29   sha256d/sha1/W_reg_r3_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y29   sha256d/sha1/W_reg_r3_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y37   sha256d/sha1/W_reg_r3_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y37   sha256d/sha1/W_reg_r3_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y37   sha256d/sha1/W_reg_r3_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y37   sha256d/sha1/W_reg_r3_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y30   sha256d/sha1/W_reg_r2_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y30   sha256d/sha1/W_reg_r2_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y31   sha256d/sha1/W_reg_r2_0_63_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y33   sha256d/sha1/W_reg_r5_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y36   sha256d/sha1/W_reg_r5_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y36   sha256d/sha1/W_reg_r5_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y36   sha256d/sha1/W_reg_r5_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X82Y36   sha256d/sha1/W_reg_r5_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y31   sha256d/sha2/W_reg_r1_0_63_27_29/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y31   sha256d/sha2/W_reg_r1_0_63_27_29/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y31   sha256d/sha2/W_reg_r1_0_63_27_29/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y31   sha256d/sha2/W_reg_r1_0_63_27_29/RAMD/CLK



