{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:38:19 2015 " "Info: Processing started: Thu Oct 29 20:38:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CommModem -c CommModem " "Info: Command: quartus_sta CommModem -c CommModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CommModem.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CommModem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkGen:cg\|clk_slow ClkGen:cg\|clk_slow " "Info: create_clock -period 1.000 -name ClkGen:cg\|clk_slow ClkGen:cg\|clk_slow" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkGen:cg\|clk_8k ClkGen:cg\|clk_8k " "Info: create_clock -period 1.000 -name ClkGen:cg\|clk_8k ClkGen:cg\|clk_8k" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkGen:cg\|clk_512 ClkGen:cg\|clk_512 " "Info: create_clock -period 1.000 -name ClkGen:cg\|clk_512 ClkGen:cg\|clk_512" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "Info: create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.411 " "Info: Worst-case setup slack is -1.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411        -9.881 ClkGen:cg\|clk_8k  " "Info:    -1.411        -9.881 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353       -10.101 sys_clk  " "Info:    -1.353       -10.101 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345        -7.235 ClkGen:cg\|clk_slow  " "Info:    -1.345        -7.235 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130        -3.165 ClkGen:cg\|clk_512  " "Info:    -1.130        -3.165 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.416 " "Info: Worst-case hold slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416        -0.416 ClkGen:cg\|clk_512  " "Info:    -0.416        -0.416 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307        -0.307 ClkGen:cg\|clk_8k  " "Info:    -0.307        -0.307 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155        -0.155 sys_clk  " "Info:    -0.155        -0.155 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 ClkGen:cg\|clk_slow  " "Info:     0.459         0.000 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.357 sys_clk  " "Info:    -3.000       -19.357 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -13.383 ClkGen:cg\|clk_8k  " "Info:    -1.487       -13.383 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 ClkGen:cg\|clk_slow  " "Info:    -1.487       -11.896 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 ClkGen:cg\|clk_512  " "Info:    -1.487        -7.435 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.268 " "Info: Worst-case setup slack is -1.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268        -8.173 ClkGen:cg\|clk_8k  " "Info:    -1.268        -8.173 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186        -8.269 sys_clk  " "Info:    -1.186        -8.269 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098        -5.839 ClkGen:cg\|clk_slow  " "Info:    -1.098        -5.839 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942        -2.513 ClkGen:cg\|clk_512  " "Info:    -0.942        -2.513 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.261 " "Info: Worst-case hold slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261        -0.261 ClkGen:cg\|clk_512  " "Info:    -0.261        -0.261 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -0.198 ClkGen:cg\|clk_8k  " "Info:    -0.198        -0.198 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054        -0.054 sys_clk  " "Info:    -0.054        -0.054 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 ClkGen:cg\|clk_slow  " "Info:     0.411         0.000 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.357 sys_clk  " "Info:    -3.000       -19.357 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -13.383 ClkGen:cg\|clk_8k  " "Info:    -1.487       -13.383 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -11.896 ClkGen:cg\|clk_slow  " "Info:    -1.487       -11.896 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 ClkGen:cg\|clk_512  " "Info:    -1.487        -7.435 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_slow\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_8k\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_8k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.053 " "Info: Worst-case setup slack is -0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053        -0.085 ClkGen:cg\|clk_8k  " "Info:    -0.053        -0.085 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.025 ClkGen:cg\|clk_slow  " "Info:    -0.025        -0.025 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.030 sys_clk  " "Info:    -0.017        -0.030 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077         0.000 ClkGen:cg\|clk_512  " "Info:     0.077         0.000 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.370 " "Info: Worst-case hold slack is -0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370        -0.370 sys_clk  " "Info:    -0.370        -0.370 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337        -0.337 ClkGen:cg\|clk_8k  " "Info:    -0.337        -0.337 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336        -0.336 ClkGen:cg\|clk_512  " "Info:    -0.336        -0.336 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 ClkGen:cg\|clk_slow  " "Info:     0.190         0.000 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.505 sys_clk  " "Info:    -3.000       -24.505 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899       -17.091 ClkGen:cg\|clk_8k  " "Info:    -1.899       -17.091 ClkGen:cg\|clk_8k " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899       -15.192 ClkGen:cg\|clk_slow  " "Info:    -1.899       -15.192 ClkGen:cg\|clk_slow " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899        -9.495 ClkGen:cg\|clk_512  " "Info:    -1.899        -9.495 ClkGen:cg\|clk_512 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Info: Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:38:24 2015 " "Info: Processing ended: Thu Oct 29 20:38:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
