v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:33551
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 02:19:19 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:19:19 2023
Running Rule Check Server on port:40813
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 02:19:23 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_186_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_203_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_317_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_317_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [v++ 204-61] Pipelining loop 'SPLIT_COL_VEC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 18, loop 'SPLIT_COL_VEC'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_212_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_212_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_471_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_479_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_479_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_471_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_479_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_479_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_832_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_832_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_959_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_959_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_998_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_998_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1029_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1029_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1061_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1061_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1074_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1074_1'
INFO: [v++ 204-61] Pipelining loop 'FINAL_WRITE_HEAD_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FINAL_WRITE_HEAD_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1277_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1277_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/system_estimate_gqePart.xtxt
INFO: [v++ 60-586] Created gqePart.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 23m 57s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link
Running Dispatch Server on port:45367
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary, at Sat Jan  7 02:43:22 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:43:22 2023
Running Rule Check Server on port:44007
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html', at Sat Jan  7 02:43:25 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:43:29] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:43:33 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:43:34] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:43:53] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 61546 ; free virtual = 163084
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:43:53] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP0 -sp gqePart_1.buf_A2:HP0 -sp gqePart_1.buf_A3:HP0 -sp gqePart_1.buf_A4:HP0 -sp gqePart_1.buf_A5:HP0 -sp gqePart_1.buf_A6:HP0 -sp gqePart_1.buf_A7:HP0 -sp gqePart_1.buf_A8:HP0 -sp gqePart_1.tin_meta:HP0 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP1 -sp gqePart_1.buf_B2:HP1 -sp gqePart_1.buf_B3:HP1 -sp gqePart_1.buf_B4:HP1 -sp gqePart_1.buf_B5:HP1 -sp gqePart_1.buf_B6:HP1 -sp gqePart_1.buf_B7:HP1 -sp gqePart_1.buf_B8:HP1 -sp gqePart_1.buf_D:HP1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tin_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A1 to HP0 for directive gqePart_1.buf_A1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A2 to HP0 for directive gqePart_1.buf_A2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A3 to HP0 for directive gqePart_1.buf_A3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A4 to HP0 for directive gqePart_1.buf_A4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A5 to HP0 for directive gqePart_1.buf_A5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A6 to HP0 for directive gqePart_1.buf_A6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A7 to HP0 for directive gqePart_1.buf_A7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A8 to HP0 for directive gqePart_1.buf_A8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tin_meta to HP0 for directive gqePart_1.tin_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tout_meta to HP0 for directive gqePart_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B1 to HP1 for directive gqePart_1.buf_B1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B2 to HP1 for directive gqePart_1.buf_B2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B3 to HP1 for directive gqePart_1.buf_B3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B4 to HP1 for directive gqePart_1.buf_B4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B5 to HP1 for directive gqePart_1.buf_B5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B6 to HP1 for directive gqePart_1.buf_B6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B7 to HP1 for directive gqePart_1.buf_B7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B8 to HP1 for directive gqePart_1.buf_B8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_D to HP1 for directive gqePart_1.buf_D:HP1
ERROR: [CFGEN 83-2229] Failed to find single interface to reach all segments in {HP0, HP0, HP0, HP1}
ERROR: [SYSTEM_LINK 82-36] [02:44:01] cfgen failed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 61509 ; free virtual = 163048
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP0 -sp gqePart_1.buf_A2:HP0 -sp gqePart_1.buf_A3:HP0 -sp gqePart_1.buf_A4:HP0 -sp gqePart_1.buf_A5:HP0 -sp gqePart_1.buf_A6:HP0 -sp gqePart_1.buf_A7:HP0 -sp gqePart_1.buf_A8:HP0 -sp gqePart_1.tin_meta:HP0 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP1 -sp gqePart_1.buf_B2:HP1 -sp gqePart_1.buf_B3:HP1 -sp gqePart_1.buf_B4:HP1 -sp gqePart_1.buf_B5:HP1 -sp gqePart_1.buf_B6:HP1 -sp gqePart_1.buf_B7:HP1 -sp gqePart_1.buf_B8:HP1 -sp gqePart_1.buf_D:HP1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [02:44:01] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1579.496 ; gain = 0.000 ; free physical = 61559 ; free virtual = 163096
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link
Running Dispatch Server on port:42349
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary, at Sat Jan  7 02:53:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:53:07 2023
Running Rule Check Server on port:43959
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html', at Sat Jan  7 02:53:10 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:53:14] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 02:53:19 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:53:20] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:53:37] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 60662 ; free virtual = 162359
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:53:37] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A1 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A4 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A7 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A2 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A5 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A8 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A3 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_A6 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.tin_meta to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_D to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.tout_meta to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B3 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B6 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B1 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B4 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B7 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B2 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B5 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.buf_B8 to HP0
INFO: [SYSTEM_LINK 82-37] [02:53:47] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 60583 ; free virtual = 162302
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:53:47] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:53:57] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 60409 ; free virtual = 162163
INFO: [v++ 60-1441] [02:53:57] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1579.480 ; gain = 0.000 ; free physical = 60462 ; free virtual = 162212
INFO: [v++ 60-1443] [02:53:57] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [02:54:09] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.480 ; gain = 0.000 ; free physical = 60637 ; free virtual = 162348
INFO: [v++ 60-1443] [02:54:09] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [02:54:13] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:03 . Memory (MB): peak = 1579.480 ; gain = 0.000 ; free physical = 60179 ; free virtual = 161889
INFO: [v++ 60-1443] [02:54:13] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xo/ip_repo/xilinx_com_hls_gqePart_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[02:54:43] Run vpl: Step create_project: Started
Creating Vivado project.
[02:55:03] Run vpl: Step create_project: Completed
[02:55:03] Run vpl: Step create_bd: Started
[02:55:31] Run vpl: Step create_bd: Completed
[02:55:31] Run vpl: Step update_bd: Started
[02:55:31] Run vpl: Step update_bd: Completed
[02:55:31] Run vpl: Step generate_target: Started
[02:56:47] Run vpl: Step generate_target: RUNNING...
[02:56:57] Run vpl: Step generate_target: Completed
[02:56:57] Run vpl: Step config_hw_runs: Started
[02:57:04] Run vpl: Step config_hw_runs: Completed
[02:57:04] Run vpl: Step synth: Started
[02:57:35] Block-level synthesis in progress, 0 of 22 jobs complete, 8 jobs running.
[02:58:06] Block-level synthesis in progress, 0 of 22 jobs complete, 8 jobs running.
[02:58:36] Block-level synthesis in progress, 0 of 22 jobs complete, 8 jobs running.
[02:59:06] Block-level synthesis in progress, 0 of 22 jobs complete, 8 jobs running.
[02:59:37] Block-level synthesis in progress, 2 of 22 jobs complete, 6 jobs running.
[03:00:07] Block-level synthesis in progress, 3 of 22 jobs complete, 7 jobs running.
[03:00:37] Block-level synthesis in progress, 4 of 22 jobs complete, 7 jobs running.
[03:01:07] Block-level synthesis in progress, 5 of 22 jobs complete, 7 jobs running.
[03:01:38] Block-level synthesis in progress, 6 of 22 jobs complete, 6 jobs running.
[03:02:08] Block-level synthesis in progress, 7 of 22 jobs complete, 5 jobs running.
[03:02:38] Block-level synthesis in progress, 8 of 22 jobs complete, 4 jobs running.
[03:03:08] Block-level synthesis in progress, 10 of 22 jobs complete, 6 jobs running.
[03:03:39] Block-level synthesis in progress, 16 of 22 jobs complete, 5 jobs running.
[03:04:09] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:04:39] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:05:09] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:05:40] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:06:10] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:06:40] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:07:10] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:07:41] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:08:11] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:08:41] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:09:11] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:09:42] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:10:12] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:10:42] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:11:12] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:11:42] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:12:12] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:12:43] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:13:13] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:13:43] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:14:13] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:14:44] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:15:14] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:15:44] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:16:14] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:16:45] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:17:15] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:17:45] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:18:15] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:18:45] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:19:16] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:19:46] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:20:16] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:20:46] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:21:17] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:21:47] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:22:17] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:22:47] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:23:18] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:23:48] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:24:18] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:24:48] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:25:19] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:25:49] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:26:19] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:26:50] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:27:20] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:27:50] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:28:20] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:28:51] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:29:21] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:29:51] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:30:21] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:30:51] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:31:22] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:31:52] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:32:23] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:32:53] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:33:23] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:33:53] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:34:24] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:34:54] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:35:24] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:35:55] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:36:25] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:36:55] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:37:25] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:37:55] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:38:26] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:38:56] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:39:26] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:39:57] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:40:27] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:40:57] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:41:27] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:41:58] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:42:28] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:42:58] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:43:29] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:43:59] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:44:29] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:45:00] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:45:30] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:46:00] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:46:30] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:47:01] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:47:31] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:48:01] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:48:32] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:49:02] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:49:32] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:50:02] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:50:32] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:51:03] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:51:33] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:52:03] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:52:33] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:53:03] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:53:34] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:54:04] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:54:34] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:55:05] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:55:35] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:56:05] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:56:35] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:57:06] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:57:36] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:58:06] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:58:36] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:59:07] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[03:59:37] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:00:07] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:00:38] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:01:08] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:01:38] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:02:08] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:02:39] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:03:09] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:03:39] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:04:10] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:04:40] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:05:10] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:05:40] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:06:11] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:06:41] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:07:11] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:07:42] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:08:12] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:08:42] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:09:13] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:09:43] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:10:13] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:10:43] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:11:13] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:11:44] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:12:14] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:12:44] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:13:14] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:13:45] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:14:15] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:14:45] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:15:16] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:15:46] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:16:16] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:16:47] Block-level synthesis in progress, 21 of 22 jobs complete, 1 job running.
[04:17:17] Block-level synthesis in progress, 22 of 22 jobs complete, 0 jobs running.
[04:17:47] Top-level synthesis in progress.
[04:18:18] Top-level synthesis in progress.
[04:18:48] Top-level synthesis in progress.
[04:19:18] Top-level synthesis in progress.
[04:19:49] Top-level synthesis in progress.
[04:20:06] Run vpl: Step synth: Completed
[04:20:06] Run vpl: Step impl: Started
[04:30:14] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 35m 57s 

[04:30:14] Starting logic optimization..
[04:31:44] Phase 1 Retarget
[04:32:15] Phase 2 Constant propagation
[04:32:15] Phase 3 Sweep
[04:32:45] Phase 4 BUFG optimization
[04:33:15] Phase 5 Shift Register Optimization
[04:33:15] Phase 6 Post Processing Netlist
[04:42:44] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 12m 30s 

[04:42:44] Starting logic placement..
[04:42:43] Run vpl: Step impl: Failed
[04:42:44] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 124088 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 133567 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2475 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1229 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1229 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 120928 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 259707 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [04:42:45] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:05 ; elapsed = 01:48:32 . Memory (MB): peak = 1579.480 ; gain = 0.000 ; free physical = 41129 ; free virtual = 145823
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:33719
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 05:25:14 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 05:25:14 2023
Running Rule Check Server on port:36027
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 05:25:15 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_186_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_203_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_317_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_317_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [v++ 204-61] Pipelining loop 'SPLIT_COL_VEC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 18, loop 'SPLIT_COL_VEC'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_212_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_212_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_471_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_479_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_479_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_471_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_471_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_479_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_479_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_832_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_832_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_960_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_960_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_999_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_999_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1030_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1030_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1062_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1062_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'FINAL_WRITE_HEAD_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FINAL_WRITE_HEAD_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1279_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1279_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/system_estimate_gqePart.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created gqePart.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 31m 8s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link
Running Dispatch Server on port:41915
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary, at Sat Jan  7 05:56:29 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 05:56:29 2023
Running Rule Check Server on port:35711
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html', at Sat Jan  7 05:56:32 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:56:36] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 05:56:41 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:56:41] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:56:57] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 109402 ; free virtual = 213573
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:56:57] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP1 -sp gqePart_1.buf_A2:HP1 -sp gqePart_1.buf_A3:HP1 -sp gqePart_1.buf_A4:HP1 -sp gqePart_1.buf_A5:HP1 -sp gqePart_1.buf_A6:HP1 -sp gqePart_1.buf_A7:HP1 -sp gqePart_1.buf_A8:HP1 -sp gqePart_1.tin_meta:HP1 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP0 -sp gqePart_1.buf_B2:HP0 -sp gqePart_1.buf_B3:HP0 -sp gqePart_1.buf_B4:HP0 -sp gqePart_1.buf_B5:HP0 -sp gqePart_1.buf_B6:HP0 -sp gqePart_1.buf_B7:HP0 -sp gqePart_1.buf_B8:HP0 -sp gqePart_1.buf_D:HP1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A1 to HP1 for directive gqePart_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A2 to HP1 for directive gqePart_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A3 to HP1 for directive gqePart_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A4 to HP1 for directive gqePart_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A5 to HP1 for directive gqePart_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A6 to HP1 for directive gqePart_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A7 to HP1 for directive gqePart_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A8 to HP1 for directive gqePart_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tin_meta to HP1 for directive gqePart_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tout_meta to HP0 for directive gqePart_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B1 to HP0 for directive gqePart_1.buf_B1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B2 to HP0 for directive gqePart_1.buf_B2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B3 to HP0 for directive gqePart_1.buf_B3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B4 to HP0 for directive gqePart_1.buf_B4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B5 to HP0 for directive gqePart_1.buf_B5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B6 to HP0 for directive gqePart_1.buf_B6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B7 to HP0 for directive gqePart_1.buf_B7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B8 to HP0 for directive gqePart_1.buf_B8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_D to HP1 for directive gqePart_1.buf_D:HP1
INFO: [SYSTEM_LINK 82-37] [05:57:06] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 109662 ; free virtual = 213858
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:57:06] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:57:17] cf2bd finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 109377 ; free virtual = 213606
INFO: [v++ 60-1441] [05:57:17] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1579.496 ; gain = 0.000 ; free physical = 109474 ; free virtual = 213699
INFO: [v++ 60-1443] [05:57:17] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [05:57:30] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.496 ; gain = 0.000 ; free physical = 108976 ; free virtual = 213210
INFO: [v++ 60-1443] [05:57:30] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [05:57:33] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1579.496 ; gain = 0.000 ; free physical = 108429 ; free virtual = 212662
INFO: [v++ 60-1443] [05:57:33] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xo/ip_repo/xilinx_com_hls_gqePart_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:58:06] Run vpl: Step create_project: Started
Creating Vivado project.
[05:58:25] Run vpl: Step create_project: Completed
[05:58:25] Run vpl: Step create_bd: Started
[05:58:55] Run vpl: Step create_bd: Completed
[05:58:55] Run vpl: Step update_bd: Started
[05:58:56] Run vpl: Step update_bd: Completed
[05:58:56] Run vpl: Step generate_target: Started
[06:00:12] Run vpl: Step generate_target: RUNNING...
[06:01:27] Run vpl: Step generate_target: RUNNING...
[06:01:37] Run vpl: Step generate_target: Completed
[06:01:37] Run vpl: Step config_hw_runs: Started
[06:01:43] Run vpl: Step config_hw_runs: Completed
[06:01:43] Run vpl: Step synth: Started
[06:02:14] Block-level synthesis in progress, 0 of 8 jobs complete, 5 jobs running.
[06:02:45] Block-level synthesis in progress, 0 of 8 jobs complete, 6 jobs running.
[06:03:16] Block-level synthesis in progress, 0 of 8 jobs complete, 6 jobs running.
[06:03:46] Block-level synthesis in progress, 0 of 8 jobs complete, 6 jobs running.
[06:04:16] Block-level synthesis in progress, 0 of 8 jobs complete, 6 jobs running.
[06:04:46] Block-level synthesis in progress, 0 of 8 jobs complete, 6 jobs running.
[06:05:17] Block-level synthesis in progress, 1 of 8 jobs complete, 5 jobs running.
[06:05:47] Block-level synthesis in progress, 1 of 8 jobs complete, 5 jobs running.
[06:06:17] Block-level synthesis in progress, 1 of 8 jobs complete, 5 jobs running.
[06:06:48] Block-level synthesis in progress, 2 of 8 jobs complete, 4 jobs running.
[06:07:18] Block-level synthesis in progress, 2 of 8 jobs complete, 4 jobs running.
[06:07:48] Block-level synthesis in progress, 4 of 8 jobs complete, 2 jobs running.
[06:08:18] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:08:49] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:09:19] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:09:49] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:10:20] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:10:50] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:11:20] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:11:50] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:12:21] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:12:51] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:13:21] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:13:51] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:14:22] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:14:52] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:15:22] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:15:52] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:16:23] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:16:53] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:17:23] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:17:53] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:18:24] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:18:54] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:19:24] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:19:54] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:20:24] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:20:55] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:21:25] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:21:55] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:22:25] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:22:56] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:23:26] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:23:56] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:24:26] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:24:56] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:25:27] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:25:57] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:26:27] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:26:57] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:27:27] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:27:58] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:28:28] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:28:58] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:29:28] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:29:58] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:30:28] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:30:59] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:31:29] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:31:59] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:32:29] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:33:00] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:33:30] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:34:00] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:34:30] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:35:00] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:35:31] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:36:01] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:36:31] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:37:01] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:37:32] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:38:02] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:38:32] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:39:02] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:39:32] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:40:02] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:40:32] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:41:02] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:41:33] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:42:03] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:42:33] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:43:03] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:43:34] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:44:04] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:44:34] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:45:04] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:45:34] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:46:05] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:46:35] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:47:05] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:47:35] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:48:06] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:48:36] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:49:06] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:49:36] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:50:07] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:50:37] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:51:07] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:51:37] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:52:07] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:52:37] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:53:08] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:53:38] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:54:08] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:54:38] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:55:08] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:55:39] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:56:09] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:56:39] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:57:09] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:57:40] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:58:10] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:58:40] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:59:10] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[06:59:41] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:00:11] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:00:41] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:01:11] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:01:41] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:02:12] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:02:42] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:03:12] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:03:42] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:04:13] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:04:43] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:05:13] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:05:43] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:06:13] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:06:43] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:07:13] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:07:43] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:08:14] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:08:44] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:09:14] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:09:44] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:10:14] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:10:45] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:11:15] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:11:45] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:12:15] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:12:45] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:13:16] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:13:46] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:14:16] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:14:46] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:15:17] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:15:47] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:16:17] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:16:47] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:17:18] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:17:48] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:18:18] Block-level synthesis in progress, 7 of 8 jobs complete, 1 job running.
[07:18:48] Block-level synthesis in progress, 8 of 8 jobs complete, 0 jobs running.
[07:19:18] Top-level synthesis in progress.
[07:19:49] Top-level synthesis in progress.
[07:20:19] Top-level synthesis in progress.
[07:20:49] Top-level synthesis in progress.
[07:21:20] Top-level synthesis in progress.
[07:21:49] Run vpl: Step synth: Completed
[07:21:49] Run vpl: Step impl: Started
[07:31:25] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 33m 47s 

[07:31:25] Starting logic optimization..
[07:33:26] Phase 1 Retarget
[07:33:26] Phase 2 Constant propagation
[07:33:57] Phase 3 Sweep
[07:34:27] Phase 4 BUFG optimization
[07:35:28] Phase 5 Shift Register Optimization
[07:35:28] Phase 6 Post Processing Netlist
[07:45:32] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 14m 06s 

[07:45:32] Starting logic placement..
[07:45:35] Run vpl: Step impl: Failed
[07:45:35] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 124752 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 138368 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2713 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1348 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1348 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 122976 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 282427 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [07:45:36] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:57 ; elapsed = 01:48:03 . Memory (MB): peak = 1579.496 ; gain = 0.000 ; free physical = 118733 ; free virtual = 224135
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:37557
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 09:43:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 09:43:07 2023
Running Rule Check Server on port:37003
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 09:43:11 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
ERROR: [v++ 207-2371] conflicting types for 'gqePart': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:229:59
ERROR: [v++ 60-300] Failed to build kernel(ip) gqePart, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-2371] conflicting types for 'gqePart': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:229:59
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:42713
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 09:45:33 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 09:45:33 2023
Running Rule Check Server on port:43655
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 09:45:37 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_186_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_203_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_317_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_317_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [v++ 204-61] Pipelining loop 'SPLIT_COL_VEC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 18, loop 'SPLIT_COL_VEC'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_480_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_480_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1094_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1094_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_960_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_960_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_999_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_999_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1030_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1030_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1062_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1062_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'FINAL_WRITE_HEAD_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FINAL_WRITE_HEAD_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1279_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1279_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/system_estimate_gqePart.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created gqePart.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 22m 11s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link
Running Dispatch Server on port:41511
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary, at Sat Jan  7 10:07:51 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 10:07:51 2023
Running Rule Check Server on port:42261
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html', at Sat Jan  7 10:07:54 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [10:07:58] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 10:08:01 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [10:08:02] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [10:08:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 112017 ; free virtual = 216426
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [10:08:21] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP1 -sp gqePart_1.buf_A2:HP1 -sp gqePart_1.buf_A3:HP1 -sp gqePart_1.buf_A4:HP1 -sp gqePart_1.buf_A5:HP1 -sp gqePart_1.buf_A6:HP1 -sp gqePart_1.buf_A7:HP1 -sp gqePart_1.buf_A8:HP1 -sp gqePart_1.tin_meta:HP1 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP0 -sp gqePart_1.buf_B2:HP0 -sp gqePart_1.buf_B3:HP0 -sp gqePart_1.buf_B4:HP0 -sp gqePart_1.buf_B5:HP0 -sp gqePart_1.buf_B6:HP0 -sp gqePart_1.buf_B7:HP0 -sp gqePart_1.buf_B8:HP0 -sp gqePart_1.buf_D:HP1 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A1 to HP1 for directive gqePart_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A2 to HP1 for directive gqePart_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A3 to HP1 for directive gqePart_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A4 to HP1 for directive gqePart_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A5 to HP1 for directive gqePart_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A6 to HP1 for directive gqePart_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A7 to HP1 for directive gqePart_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A8 to HP1 for directive gqePart_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tin_meta to HP1 for directive gqePart_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tout_meta to HP0 for directive gqePart_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B1 to HP0 for directive gqePart_1.buf_B1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B2 to HP0 for directive gqePart_1.buf_B2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B3 to HP0 for directive gqePart_1.buf_B3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B4 to HP0 for directive gqePart_1.buf_B4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B5 to HP0 for directive gqePart_1.buf_B5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B6 to HP0 for directive gqePart_1.buf_B6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B7 to HP0 for directive gqePart_1.buf_B7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B8 to HP0 for directive gqePart_1.buf_B8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_D to HP1 for directive gqePart_1.buf_D:HP1
INFO: [CFGEN 83-2226] Inferring mapping for argument gqePart_1.uram_bucket to HP0
INFO: [SYSTEM_LINK 82-37] [10:08:30] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 111462 ; free virtual = 216113
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [10:08:30] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [10:08:41] cf2bd finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 111762 ; free virtual = 216176
INFO: [v++ 60-1441] [10:08:41] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 1579.156 ; gain = 0.000 ; free physical = 111815 ; free virtual = 216224
INFO: [v++ 60-1443] [10:08:41] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [10:08:54] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.156 ; gain = 0.000 ; free physical = 111276 ; free virtual = 215917
INFO: [v++ 60-1443] [10:08:54] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [10:08:56] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.156 ; gain = 0.000 ; free physical = 111148 ; free virtual = 215789
INFO: [v++ 60-1443] [10:08:56] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xo/ip_repo/xilinx_com_hls_gqePart_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[10:09:29] Run vpl: Step create_project: Started
Creating Vivado project.
[10:09:46] Run vpl: Step create_project: Completed
[10:09:46] Run vpl: Step create_bd: Started
[10:10:17] Run vpl: Step create_bd: Completed
[10:10:17] Run vpl: Step update_bd: Started
[10:10:17] Run vpl: Step update_bd: Completed
[10:10:17] Run vpl: Step generate_target: Started
[10:11:33] Run vpl: Step generate_target: RUNNING...

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
ERROR: [v++ 207-3332] type 'ap_bit_ref<72, false>' does not provide a subscript operator: /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:161:31
ERROR: [v++ 207-3332] type 'ap_bit_ref<72, false>' does not provide a subscript operator: /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:163:13
ERROR: [v++ 207-3332] type 'ap_bit_ref<72, false>' does not provide a subscript operator: /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:207:31
ERROR: [v++ 60-300] Failed to build kernel(ip) gqePart, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-3332] type 'ap_bit_ref<72, false>' does not provide a subscript operator: /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:161:31
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-3332] type 'ap_bit_ref<72, false>' does not provide a subscript operator: /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:163:13
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-3332] type 'ap_bit_ref<72, false>' does not provide a subscript operator: /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:207:31
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:34749
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 10:18:39 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 10:18:39 2023
Running Rule Check Server on port:40343
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 10:18:42 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
ERROR: [v++ 207-2371] conflicting types for 'gqePart': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:229:59
ERROR: [v++ 207-3334] no matching function for call to 'hashPartition': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:209:5
ERROR: [v++ 60-300] Failed to build kernel(ip) gqePart, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-2371] conflicting types for 'gqePart': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:229:59
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-3334] no matching function for call to 'hashPartition': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:209:5
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:41183
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 10:20:04 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 10:20:04 2023
Running Rule Check Server on port:35563
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 10:20:06 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
ERROR: [v++ 207-3334] no matching function for call to 'hash_partition_wrapper': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:455:5
ERROR: [v++ 60-300] Failed to build kernel(ip) gqePart, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-3334] no matching function for call to 'hash_partition_wrapper': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:455:5
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:46369
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 10:21:32 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 10:21:32 2023
Running Rule Check Server on port:40751
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 10:21:36 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
ERROR: [v++ 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:742:0)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:169:17)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:169:17)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:171:17)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:215:50)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:217:50)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:215:50)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:217:50)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:215:50)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:217:50)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:215:50)
ERROR: [v++ 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:217:50)
ERROR: [v++ 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:1004:0)
ERROR: [v++ 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:1505:0)
ERROR: [v++ 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:183:0)
ERROR: [v++ 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:253:0)
ERROR: [v++ 214-135] Syn check fail!
ERROR: [v++ 60-300] Failed to build kernel(ip) gqePart, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:742:0)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:169:17)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:171:17)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:215:50)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] in function 'void xf::database::details::readWriteUram<8, 64, 192, 18>(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<(18) - (HASHWH)>, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<(64) + (192)>, 0>&, hls::stream<ap_uint<10>, 0>&, hls::stream<ap_uint<10>, 0>&, ap_uint<72>***)': Pointer to pointer is not supported (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:217:50)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:1004:0)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:1505:0)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:183:0)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-134] Pointer to pointer is not supported (/home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp:253:0)
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log', caught Tcl error: ERROR: [HLS 214-135] Syn check fail!
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:33101
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 10:29:44 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 10:29:44 2023
Running Rule Check Server on port:39221
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 10:29:45 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
ERROR: [v++ 60-300] Failed to build kernel(ip) gqePart, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:41501
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 10:48:34 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 10:48:34 2023
Running Rule Check Server on port:34831
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 10:48:36 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_186_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_203_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_317_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_317_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [v++ 204-61] Pipelining loop 'SPLIT_COL_VEC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 18, loop 'SPLIT_COL_VEC'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_480_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_480_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem0_0' (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:179) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('uram_inst_state_V_addr_6_write_ln186', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:186) of variable 'uram_inst_state_V_load_1', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:186 on array 'uram_inst._state.V', /home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:755->/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:1004 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'uram_inst_state_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 151, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem0_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1094_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1094_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_960_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_960_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_999_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_999_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1030_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1030_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1062_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1062_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'FINAL_WRITE_HEAD_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FINAL_WRITE_HEAD_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1279_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1279_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/system_estimate_gqePart.xtxt
INFO: [v++ 60-586] Created gqePart.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 16m 59s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link
Running Dispatch Server on port:37477
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary, at Sat Jan  7 11:09:56 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 11:09:56 2023
Running Rule Check Server on port:44835
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html', at Sat Jan  7 11:09:59 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:10:03] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 11:10:07 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:10:08] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:10:26] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 109366 ; free virtual = 213827
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:10:26] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP1 -sp gqePart_1.buf_A2:HP1 -sp gqePart_1.buf_A3:HP1 -sp gqePart_1.buf_A4:HP1 -sp gqePart_1.buf_A5:HP1 -sp gqePart_1.buf_A6:HP1 -sp gqePart_1.buf_A7:HP1 -sp gqePart_1.buf_A8:HP1 -sp gqePart_1.tin_meta:HP1 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP0 -sp gqePart_1.buf_B2:HP0 -sp gqePart_1.buf_B3:HP0 -sp gqePart_1.buf_B4:HP0 -sp gqePart_1.buf_B5:HP0 -sp gqePart_1.buf_B6:HP0 -sp gqePart_1.buf_B7:HP0 -sp gqePart_1.buf_B8:HP0 -sp gqePart_1.buf_D:HP1 -sp gqePart_1.uram_bucket:HP2 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: uram_bucket, sptag: HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A1 to HP1 for directive gqePart_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A2 to HP1 for directive gqePart_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A3 to HP1 for directive gqePart_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A4 to HP1 for directive gqePart_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A5 to HP1 for directive gqePart_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A6 to HP1 for directive gqePart_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A7 to HP1 for directive gqePart_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A8 to HP1 for directive gqePart_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tin_meta to HP1 for directive gqePart_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tout_meta to HP0 for directive gqePart_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B1 to HP0 for directive gqePart_1.buf_B1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B2 to HP0 for directive gqePart_1.buf_B2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B3 to HP0 for directive gqePart_1.buf_B3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B4 to HP0 for directive gqePart_1.buf_B4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B5 to HP0 for directive gqePart_1.buf_B5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B6 to HP0 for directive gqePart_1.buf_B6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B7 to HP0 for directive gqePart_1.buf_B7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B8 to HP0 for directive gqePart_1.buf_B8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_D to HP1 for directive gqePart_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.uram_bucket to HP2 for directive gqePart_1.uram_bucket:HP2
INFO: [SYSTEM_LINK 82-37] [11:10:35] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 109371 ; free virtual = 213832
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:10:35] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:10:45] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 109398 ; free virtual = 213820
INFO: [v++ 60-1441] [11:10:45] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 109453 ; free virtual = 213870
INFO: [v++ 60-1443] [11:10:45] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:44023
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 11:11:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 11:11:30 2023
Running Rule Check Server on port:45199
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 11:11:32 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_186_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_203_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_317_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_317_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [v++ 204-61] Pipelining loop 'SPLIT_COL_VEC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 18, loop 'SPLIT_COL_VEC'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_480_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_480_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:179) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('uram_inst_state_V_addr_6_write_ln186', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:186) of variable 'uram_inst_state_V_load_1', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:186 on array 'uram_inst._state.V', /home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:755->/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:1004 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'uram_inst_state_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 151, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1094_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1094_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_960_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_960_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_999_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_999_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1030_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1030_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1062_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1062_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'FINAL_WRITE_HEAD_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FINAL_WRITE_HEAD_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1279_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1279_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/system_estimate_gqePart.xtxt
INFO: [v++ 60-586] Created gqePart.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 15m 56s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link
Running Dispatch Server on port:42481
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary, at Sat Jan  7 11:36:43 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 11:36:43 2023
Running Rule Check Server on port:33039
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html', at Sat Jan  7 11:36:45 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [11:36:49] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 11:36:53 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [11:36:54] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [11:37:09] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 114814 ; free virtual = 219673
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [11:37:10] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP1 -sp gqePart_1.buf_A2:HP1 -sp gqePart_1.buf_A3:HP1 -sp gqePart_1.buf_A4:HP1 -sp gqePart_1.buf_A5:HP1 -sp gqePart_1.buf_A6:HP1 -sp gqePart_1.buf_A7:HP1 -sp gqePart_1.buf_A8:HP1 -sp gqePart_1.tin_meta:HP1 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP0 -sp gqePart_1.buf_B2:HP0 -sp gqePart_1.buf_B3:HP0 -sp gqePart_1.buf_B4:HP0 -sp gqePart_1.buf_B5:HP0 -sp gqePart_1.buf_B6:HP0 -sp gqePart_1.buf_B7:HP0 -sp gqePart_1.buf_B8:HP0 -sp gqePart_1.buf_D:HP1 -sp gqePart_1.uram_bucket:HP2 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: uram_bucket, sptag: HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A1 to HP1 for directive gqePart_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A2 to HP1 for directive gqePart_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A3 to HP1 for directive gqePart_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A4 to HP1 for directive gqePart_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A5 to HP1 for directive gqePart_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A6 to HP1 for directive gqePart_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A7 to HP1 for directive gqePart_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A8 to HP1 for directive gqePart_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tin_meta to HP1 for directive gqePart_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tout_meta to HP0 for directive gqePart_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B1 to HP0 for directive gqePart_1.buf_B1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B2 to HP0 for directive gqePart_1.buf_B2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B3 to HP0 for directive gqePart_1.buf_B3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B4 to HP0 for directive gqePart_1.buf_B4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B5 to HP0 for directive gqePart_1.buf_B5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B6 to HP0 for directive gqePart_1.buf_B6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B7 to HP0 for directive gqePart_1.buf_B7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B8 to HP0 for directive gqePart_1.buf_B8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_D to HP1 for directive gqePart_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.uram_bucket to HP2 for directive gqePart_1.uram_bucket:HP2
INFO: [SYSTEM_LINK 82-37] [11:37:19] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 114828 ; free virtual = 219686
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [11:37:19] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [11:37:32] cf2bd finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 114791 ; free virtual = 219664
INFO: [v++ 60-1441] [11:37:32] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 114844 ; free virtual = 219712
INFO: [v++ 60-1443] [11:37:32] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [11:37:40] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 114804 ; free virtual = 219694
INFO: [v++ 60-1443] [11:37:40] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [11:37:42] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 114660 ; free virtual = 219556
INFO: [v++ 60-1443] [11:37:42] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xo/ip_repo/xilinx_com_hls_gqePart_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[11:38:15] Run vpl: Step create_project: Started
Creating Vivado project.
[11:38:31] Run vpl: Step create_project: Completed
[11:38:31] Run vpl: Step create_bd: Started
[11:39:02] Run vpl: Step create_bd: Completed
[11:39:02] Run vpl: Step update_bd: Started
[11:39:02] Run vpl: Step update_bd: Completed
[11:39:02] Run vpl: Step generate_target: Started
[11:40:18] Run vpl: Step generate_target: RUNNING...
[11:40:59] Run vpl: Step generate_target: Completed
[11:40:59] Run vpl: Step config_hw_runs: Started
[11:41:02] Run vpl: Step config_hw_runs: Completed
[11:41:02] Run vpl: Step synth: Started
[11:41:33] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[11:42:03] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[11:42:33] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[11:43:04] Block-level synthesis in progress, 0 of 2 jobs complete, 2 jobs running.
[11:43:34] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:44:04] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:44:34] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:45:04] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:45:35] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:46:05] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:46:35] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:47:05] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:47:35] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:48:05] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:48:35] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:49:05] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:49:36] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:50:06] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:50:36] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:51:06] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:51:36] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:52:06] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:52:36] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:53:06] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:53:37] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:54:07] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:54:37] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:55:07] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:55:37] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:56:07] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:56:38] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:57:08] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:57:38] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:58:08] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:58:38] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:59:09] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[11:59:39] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:00:09] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:00:39] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:01:09] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:01:39] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:02:09] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:02:40] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:03:10] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:03:40] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:04:10] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:04:40] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:05:10] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:05:41] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:06:11] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:06:41] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:07:11] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:07:41] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:08:11] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:08:41] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:09:12] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:09:42] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:10:12] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:10:42] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:11:12] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:11:42] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:12:13] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:12:43] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:13:13] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:13:43] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:14:13] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:14:44] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:15:14] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:15:44] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:16:14] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:16:44] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:17:14] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:17:44] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:18:15] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:18:45] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:19:15] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:19:45] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:20:15] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:20:45] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:21:15] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:21:46] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:22:16] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:22:46] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:23:16] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:23:46] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:24:16] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:24:47] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:25:17] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:25:47] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:26:17] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:26:47] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:27:18] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:27:48] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:28:18] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:28:48] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:29:18] Block-level synthesis in progress, 1 of 2 jobs complete, 1 job running.
[12:29:48] Block-level synthesis in progress, 2 of 2 jobs complete, 0 jobs running.
[12:30:18] Top-level synthesis in progress.
[12:30:48] Top-level synthesis in progress.
[12:31:19] Top-level synthesis in progress.
[12:31:49] Top-level synthesis in progress.
[12:32:19] Top-level synthesis in progress.
[12:32:47] Run vpl: Step synth: Completed
[12:32:47] Run vpl: Step impl: Started
[12:38:20] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 00m 33s 

[12:38:20] Starting logic optimization..
[12:39:20] Phase 1 Retarget
[12:39:20] Phase 2 Constant propagation
[12:39:51] Phase 3 Sweep
[12:39:51] Phase 4 BUFG optimization
[12:40:21] Phase 5 Shift Register Optimization
[12:40:21] Phase 6 Post Processing Netlist
[12:43:23] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 02s 

[12:43:23] Starting logic placement..
[12:43:23] Phase 1 Placer Initialization
[12:43:23] Phase 1.1 Placer Initialization Netlist Sorting
[12:43:23] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[12:43:53] Phase 1.3 Build Placer Netlist Model
[12:44:54] Phase 1.4 Constrain Clocks/Macros
[12:44:54] Phase 2 Global Placement
[12:44:54] Phase 2.1 Floorplanning
[12:45:24] Phase 2.1.1 Partition Driven Placement
[12:45:24] Phase 2.1.1.1 PBP: Partition Driven Placement
[12:47:25] Phase 2.1.1.2 PBP: Clock Region Placement
[12:47:55] Phase 2.1.1.3 PBP: Compute Congestion
[12:47:55] Phase 2.1.1.4 PBP: UpdateTiming
[12:47:55] Phase 2.1.1.5 PBP: Add part constraints
[12:47:55] Phase 2.2 Update Timing before SLR Path Opt
[12:47:55] Phase 2.3 Global Placement Core
[12:52:28] Phase 2.3.1 Physical Synthesis In Placer
[12:54:30] Phase 3 Detail Placement
[12:54:30] Phase 3.1 Commit Multi Column Macros
[12:54:30] Phase 3.2 Commit Most Macros & LUTRAMs
[12:55:30] Phase 3.3 Small Shape DP
[12:55:30] Phase 3.3.1 Small Shape Clustering
[12:56:31] Phase 3.3.2 Flow Legalize Slice Clusters
[12:56:31] Phase 3.3.3 Slice Area Swap
[12:58:02] Phase 3.4 Re-assign LUT pins
[12:58:33] Phase 3.5 Pipeline Register Optimization
[12:58:33] Phase 4 Post Placement Optimization and Clean-Up
[12:58:33] Phase 4.1 Post Commit Optimization
[12:59:33] Phase 4.1.1 Post Placement Optimization
[12:59:33] Phase 4.1.1.1 BUFG Insertion
[12:59:33] Phase 1 Physical Synthesis Initialization
[13:01:05] Phase 4.2 Post Placement Cleanup
[13:01:05] Phase 4.3 Placer Reporting
[13:01:05] Phase 4.3.1 Print Estimated Congestion
[13:01:05] Phase 4.4 Final Placement Cleanup
[13:02:36] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 19m 13s 

[13:02:36] Starting logic routing..
[13:03:06] Phase 1 Build RT Design
[13:03:37] Phase 2 Router Initialization
[13:03:37] Phase 2.1 Fix Topology Constraints
[13:03:37] Phase 2.2 Pre Route Cleanup
[13:03:37] Phase 2.3 Global Clock Net Routing
[13:04:07] Phase 2.4 Update Timing
[13:06:09] Phase 3 Initial Routing
[13:06:09] Phase 3.1 Global Routing
[13:08:11] Phase 4 Rip-up And Reroute
[13:08:11] Phase 4.1 Global Iteration 0
[13:21:21] Phase 4.2 Additional Iteration for Hold
[13:21:21] Phase 5 Delay and Skew Optimization
[13:21:21] Phase 5.1 Delay CleanUp
[13:21:21] Phase 5.1.1 Update Timing
[13:22:22] Phase 5.2 Clock Skew Optimization
[13:22:22] Phase 6 Post Hold Fix
[13:22:22] Phase 6.1 Hold Fix Iter
[13:22:22] Phase 6.1.1 Update Timing
[13:22:53] Phase 7 Route finalize
[13:22:53] Phase 8 Verifying routed nets
[13:22:53] Phase 9 Depositing Routes
[13:23:23] Phase 10 Post Router Timing
[13:23:23] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 20m 47s 

[13:23:23] Starting bitstream generation..
[13:28:27] Creating bitmap...
[13:29:26] Writing bitstream ./zcu106_base_wrapper.bit...
[13:29:26] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 06m 03s 
[13:29:25] Run vpl: Step impl: Completed
[13:29:27] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [13:29:27] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:06 ; elapsed = 01:51:45 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 84112 ; free virtual = 190890
INFO: [v++ 60-1443] [13:29:27] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.rtd -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [13:29:36] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 84800 ; free virtual = 191585
INFO: [v++ 60-1443] [13:29:36] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
XRT Build Version: 2.8.0 (Vitis)
       Build Date: 2020-11-04 13:51:01
          Hash ID: 70b0d7e5db97d08503f97ca713c33ecb01ddca64
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 6778 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 121724 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 20012 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19475822 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [13:29:39] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 84970 ; free virtual = 191774
INFO: [v++ 60-1443] [13:29:39] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.info --input /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [13:29:43] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 84920 ; free virtual = 191724
INFO: [v++ 60-1443] [13:29:43] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [13:29:43] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1579.422 ; gain = 0.000 ; free physical = 84920 ; free virtual = 191724
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/system_estimate_gqePart.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created gqePart.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 53m 11s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log

v++ -c -k  gqePart  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_part_v2.cpp -o gqePart.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/log/gqePart
Running Dispatch Server on port:41801
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary, at Sat Jan  7 14:05:56 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 14:05:56 2023
Running Rule Check Server on port:43869
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/v++_compile_gqePart_guidance.html', at Sat Jan  7 14:05:58 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqePart'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqePart Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/gqePart/gqePart/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_99_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_113_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_124_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_124_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_134_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_159_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_159_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_186_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_193_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_203_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_203_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_213_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_220_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_230_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_317_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_317_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_245_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_1'
INFO: [v++ 204-61] Pipelining loop 'SPLIT_COL_VEC'.
INFO: [v++ 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 18, loop 'SPLIT_COL_VEC'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_94_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_94_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_151_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_151_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_480_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_480_2'
INFO: [v++ 204-61] Pipelining loop 'INIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'INIT'
INFO: [v++ 204-61] Pipelining loop 'BU_WLOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' (/home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:179) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('uram_inst_state_V_addr_6_write_ln186', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:186) of variable 'uram_inst_state_V_load_1', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/dram_array.hpp:186 on array 'uram_inst._state.V', /home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:755->/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_partition.hpp:1004 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'uram_inst_state_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 151, loop 'BU_WLOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_REMAIN_ONE_BUCKET_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_REMAIN_COMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem2_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 76, loop 'BUILD_INCOMPLETE_BUCKET_OUT_LOOP'
INFO: [v++ 204-61] Pipelining loop 'WRITE_ONE_BUCKET_PU'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE_ONE_BUCKET_PU'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1094_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1094_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_960_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_960_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_999_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_999_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1030_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1030_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1062_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1062_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1075_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1075_1'
INFO: [v++ 204-61] Pipelining loop 'FINAL_WRITE_HEAD_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FINAL_WRITE_HEAD_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_1279_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1279_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/report/gqePart/system_estimate_gqePart.xtxt
INFO: [v++ 60-586] Created gqePart.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 3s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqePart.xo -o gqePart.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link
Running Dispatch Server on port:35839
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary, at Sat Jan  7 14:14:02 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 14:14:02 2023
Running Rule Check Server on port:34427
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html', at Sat Jan  7 14:14:05 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [14:14:06] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Jan  7 14:14:11 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [14:14:11] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqePart_1_0,gqePart -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [14:14:27] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 117907 ; free virtual = 222952
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [14:14:27] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqePart_1.buf_A1:HP1 -sp gqePart_1.buf_A2:HP1 -sp gqePart_1.buf_A3:HP1 -sp gqePart_1.buf_A4:HP1 -sp gqePart_1.buf_A5:HP1 -sp gqePart_1.buf_A6:HP1 -sp gqePart_1.buf_A7:HP1 -sp gqePart_1.buf_A8:HP1 -sp gqePart_1.tin_meta:HP1 -sp gqePart_1.tout_meta:HP0 -sp gqePart_1.buf_B1:HP0 -sp gqePart_1.buf_B2:HP0 -sp gqePart_1.buf_B3:HP0 -sp gqePart_1.buf_B4:HP0 -sp gqePart_1.buf_B5:HP0 -sp gqePart_1.buf_B6:HP0 -sp gqePart_1.buf_B7:HP0 -sp gqePart_1.buf_B8:HP0 -sp gqePart_1.buf_D:HP1 -sp gqePart_1.uram_bucket:HP2 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart, num: 1  {gqePart_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_B8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqePart_1, k_port: uram_bucket, sptag: HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A1 to HP1 for directive gqePart_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A2 to HP1 for directive gqePart_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A3 to HP1 for directive gqePart_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A4 to HP1 for directive gqePart_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A5 to HP1 for directive gqePart_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A6 to HP1 for directive gqePart_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A7 to HP1 for directive gqePart_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_A8 to HP1 for directive gqePart_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tin_meta to HP1 for directive gqePart_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.tout_meta to HP0 for directive gqePart_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B1 to HP0 for directive gqePart_1.buf_B1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B2 to HP0 for directive gqePart_1.buf_B2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B3 to HP0 for directive gqePart_1.buf_B3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B4 to HP0 for directive gqePart_1.buf_B4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B5 to HP0 for directive gqePart_1.buf_B5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B6 to HP0 for directive gqePart_1.buf_B6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B7 to HP0 for directive gqePart_1.buf_B7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_B8 to HP0 for directive gqePart_1.buf_B8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.buf_D to HP1 for directive gqePart_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqePart_1.uram_bucket to HP2 for directive gqePart_1.uram_bucket:HP2
INFO: [SYSTEM_LINK 82-37] [14:14:37] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 117908 ; free virtual = 222953
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [14:14:37] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [14:14:50] cf2bd finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1620.566 ; gain = 0.000 ; free physical = 117920 ; free virtual = 222969
INFO: [v++ 60-1441] [14:14:50] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 117973 ; free virtual = 223018
INFO: [v++ 60-1443] [14:14:50] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [14:15:03] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 118111 ; free virtual = 223157
INFO: [v++ 60-1443] [14:15:03] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [14:15:07] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 117693 ; free virtual = 222738
INFO: [v++ 60-1443] [14:15:07] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xo/ip_repo/xilinx_com_hls_gqePart_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[14:15:38] Run vpl: Step create_project: Started
Creating Vivado project.
[14:15:54] Run vpl: Step create_project: Completed
[14:15:54] Run vpl: Step create_bd: Started
[14:16:08] Run vpl: Step create_bd: Completed
[14:16:08] Run vpl: Step update_bd: Started
[14:16:08] Run vpl: Step update_bd: Completed
[14:16:08] Run vpl: Step generate_target: Started
[14:17:24] Run vpl: Step generate_target: RUNNING...
[14:18:09] Run vpl: Step generate_target: Completed
[14:18:09] Run vpl: Step config_hw_runs: Started
[14:18:13] Run vpl: Step config_hw_runs: Completed
[14:18:13] Run vpl: Step synth: Started
[14:19:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:19:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:20:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:20:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:21:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[14:21:42] Run vpl: Step synth: Completed
[14:21:42] Run vpl: Step impl: Started
[14:28:45] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 13m 35s 

[14:28:45] Starting logic optimization..
[14:29:15] Phase 1 Retarget
[14:29:15] Phase 2 Constant propagation
[14:29:15] Phase 3 Sweep
[14:29:45] Phase 4 BUFG optimization
[14:29:45] Phase 5 Shift Register Optimization
[14:29:45] Phase 6 Post Processing Netlist
[14:32:15] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 30s 

[14:32:15] Starting logic placement..
[14:32:15] Phase 1 Placer Initialization
[14:32:15] Phase 1.1 Placer Initialization Netlist Sorting
[14:32:15] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[14:32:45] Phase 1.3 Build Placer Netlist Model
[14:34:16] Phase 1.4 Constrain Clocks/Macros
[14:34:16] Phase 2 Global Placement
[14:34:16] Phase 2.1 Floorplanning
[14:34:46] Phase 2.1.1 Partition Driven Placement
[14:34:46] Phase 2.1.1.1 PBP: Partition Driven Placement
[14:37:17] Phase 2.1.1.2 PBP: Clock Region Placement
[14:37:17] Phase 2.1.1.3 PBP: Compute Congestion
[14:37:17] Phase 2.1.1.4 PBP: UpdateTiming
[14:37:17] Phase 2.1.1.5 PBP: Add part constraints
[14:37:17] Phase 2.2 Update Timing before SLR Path Opt
[14:37:17] Phase 2.3 Global Placement Core
[14:41:49] Phase 2.3.1 Physical Synthesis In Placer
[14:44:51] Phase 3 Detail Placement
[14:44:51] Phase 3.1 Commit Multi Column Macros
[14:44:51] Phase 3.2 Commit Most Macros & LUTRAMs
[14:46:22] Phase 3.3 Small Shape DP
[14:46:22] Phase 3.3.1 Small Shape Clustering
[14:47:22] Phase 3.3.2 Flow Legalize Slice Clusters
[14:47:22] Phase 3.3.3 Slice Area Swap
[14:48:53] Phase 3.4 Re-assign LUT pins
[14:48:53] Phase 3.5 Pipeline Register Optimization
[14:49:23] Phase 4 Post Placement Optimization and Clean-Up
[14:49:23] Phase 4.1 Post Commit Optimization
[14:50:24] Phase 4.1.1 Post Placement Optimization
[14:50:24] Phase 4.1.1.1 BUFG Insertion
[14:50:24] Phase 1 Physical Synthesis Initialization
[14:51:55] Phase 4.2 Post Placement Cleanup
[14:51:55] Phase 4.3 Placer Reporting
[14:51:55] Phase 4.3.1 Print Estimated Congestion
[14:51:55] Phase 4.4 Final Placement Cleanup
[14:53:26] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 21m 10s 

[14:53:26] Starting logic routing..
[14:54:26] Phase 1 Build RT Design
[14:54:57] Phase 2 Router Initialization
[14:55:27] Phase 2.1 Fix Topology Constraints
[14:55:27] Phase 2.2 Pre Route Cleanup
[14:55:27] Phase 2.3 Global Clock Net Routing
[14:55:57] Phase 2.4 Update Timing
[14:57:58] Phase 3 Initial Routing
[14:57:58] Phase 3.1 Global Routing
[14:59:29] Phase 4 Rip-up And Reroute
[14:59:29] Phase 4.1 Global Iteration 0
[15:12:37] Phase 4.2 Additional Iteration for Hold
[15:13:07] Phase 5 Delay and Skew Optimization
[15:13:07] Phase 5.1 Delay CleanUp
[15:13:07] Phase 5.1.1 Update Timing
[15:13:38] Phase 5.2 Clock Skew Optimization
[15:13:38] Phase 6 Post Hold Fix
[15:13:38] Phase 6.1 Hold Fix Iter
[15:13:38] Phase 6.1.1 Update Timing
[15:14:38] Phase 7 Route finalize
[15:14:38] Phase 8 Verifying routed nets
[15:14:38] Phase 9 Depositing Routes
[15:15:08] Phase 10 Post Router Timing
[15:15:08] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 21m 42s 

[15:15:08] Starting bitstream generation..
[15:20:42] Creating bitmap...
[15:21:43] Writing bitstream ./zcu106_base_wrapper.bit...
[15:21:43] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 06m 34s 
[15:21:45] Run vpl: Step impl: Completed
[15:21:46] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [15:21:46] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:41 ; elapsed = 01:06:39 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 123347 ; free virtual = 229127
INFO: [v++ 60-1443] [15:21:46] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.rtd -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [15:21:57] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 124255 ; free virtual = 230036
INFO: [v++ 60-1443] [15:21:57] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_zcu106_zcu106_base_1_0 --output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
XRT Build Version: 2.8.0 (Vitis)
       Build Date: 2020-11-04 13:51:01
          Hash ID: 70b0d7e5db97d08503f97ca713c33ecb01ddca64
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311216 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 6778 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 121724 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/gqePart.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 20012 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19475822 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [15:22:01] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 124237 ; free virtual = 230036
INFO: [v++ 60-1443] [15:22:01] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.info --input /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [15:22:05] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 124238 ; free virtual = 230037
INFO: [v++ 60-1443] [15:22:05] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/link/run_link
INFO: [v++ 60-1441] [15:22:05] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1556.660 ; gain = 0.000 ; free physical = 124238 ; free virtual = 230037
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/system_estimate_gqePart.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created gqePart.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/v++_link_gqePart_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/reports/link/imp/impl_1_zcu106_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqePart_1/gqePart.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 8m 13s
INFO: [v++ 60-1653] Closing dispatch client.
