<!DOCTYPE html
  SYSTEM "about:legacy-compat">
<html lang="en"><head><meta charset="UTF-8"><meta name="DC.rights.owner" content="(C) Copyright 2024"><meta name="copyright" content="(C) Copyright 2024"><meta name="generator" content="DITA-OT"><meta name="DC.type" content="reference"><meta name="description" content=""><meta name="DC.format" content="HTML5"><meta name="DC.identifier" content="features"><title>Features</title><link rel="stylesheet" type="text/css" href="commonltr.css"></head><body id="features"><main role="main"><article role="article" aria-labelledby="ariaid-title1">
    <h1 class="title topictitle1" id="ariaid-title1">Features</h1>
    
    <div class="body refbody"><p class="shortdesc"></p>
        <div class="example">
            <ul class="ul" id="features__ul_sjt_tqm_s1c">
                <li class="li">MSI interrupt controller is only enabled in RC mode when device type is 0x4. It
                    is inactive in EP mode. </li>
                <li class="li">Up to eight EPs are supported by the MSI interrupt controller. </li>
                <li class="li">Each supported EP has a set of interrupt enable, mask, and status
                    registers.</li>
                <li class="li">Guarantees correct AXI ordering with respect to other inbound posted writes by
                    generating the MSI interrupt only after your application AXI slave acknowledges
                    responses of previous posted TLPs.</li>
                <li class="li">A maximum of 32 interrupts are supported per EP.</li>
                <li class="li">Optional 32-bit register driven general purpose outputs
                        <code class="ph codeph">(msi_ctrl_io[31:0])</code></li>
            </ul>
        </div>
    </div>
</article></main></body></html>