Analysis & Synthesis report for slide_intf_test
Sat Apr 29 17:24:49 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Equalizer|I2S_Serf:iI2S|state
  9. State Machine - |Equalizer|BT_intf:iBT|state
 10. State Machine - |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|state
 11. State Machine - |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|state
 12. State Machine - |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Port Connectivity Checks: "EQ_engine:iEQ"
 19. Port Connectivity Checks: "I2S_Serf:iI2S"
 20. Port Connectivity Checks: "BT_intf:iBT|snd_cmd:snd_DUT"
 21. Port Connectivity Checks: "slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 29 17:24:49 2023       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; slide_intf_test                             ;
; Top-level Entity Name              ; Equalizer                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 306                                         ;
;     Total combinational functions  ; 281                                         ;
;     Dedicated logic registers      ; 195                                         ;
; Total registers                    ; 195                                         ;
; Total pins                         ; 28                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Equalizer          ; slide_intf_test    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; ../Equalizer.sv                  ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv                  ;         ;
; ../SubModules/UART.sv            ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/UART.sv            ;         ;
; ../SubModules/spkr_drv.sv        ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/spkr_drv.sv        ;         ;
; ../SubModules/SPI_mnrch.sv       ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_mnrch.sv       ;         ;
; ../SubModules/SPI_data_shreg.sv  ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_data_shreg.sv  ;         ;
; ../SubModules/snd_cmd.sv         ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/snd_cmd.sv         ;         ;
; ../SubModules/slide_intf.sv      ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/slide_intf.sv      ;         ;
; ../SubModules/SCLK_div.sv        ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SCLK_div.sv        ;         ;
; ../SubModules/rst_synch.sv       ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/rst_synch.sv       ;         ;
; ../SubModules/ROM_LP.v           ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_LP.v           ;         ;
; ../SubModules/ROM_HP.v           ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_HP.v           ;         ;
; ../SubModules/ROM_B3.v           ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B3.v           ;         ;
; ../SubModules/ROM_B2.v           ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B2.v           ;         ;
; ../SubModules/ROM_B1.v           ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B1.v           ;         ;
; ../SubModules/PDM.sv             ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/PDM.sv             ;         ;
; ../SubModules/PB_release.sv      ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/PB_release.sv      ;         ;
; ../SubModules/low_freq_queue.sv  ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/low_freq_queue.sv  ;         ;
; ../SubModules/LED.sv             ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/LED.sv             ;         ;
; ../SubModules/I2S_Serf.sv        ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/I2S_Serf.sv        ;         ;
; ../SubModules/high_freq_queue.sv ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/high_freq_queue.sv ;         ;
; ../SubModules/FIR_LP.sv          ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_LP.sv          ;         ;
; ../SubModules/FIR_HP.sv          ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_HP.sv          ;         ;
; ../SubModules/FIR_B3.sv          ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B3.sv          ;         ;
; ../SubModules/FIR_B2.sv          ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B2.sv          ;         ;
; ../SubModules/FIR_B1.sv          ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B1.sv          ;         ;
; ../SubModules/EQ_engine.sv       ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv       ;         ;
; ../SubModules/dualPort1536x16.v  ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/dualPort1536x16.v  ;         ;
; ../SubModules/dualPort1024x16.v  ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/dualPort1024x16.v  ;         ;
; ../SubModules/cmdROM.v           ; yes             ; User Verilog HDL File        ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/cmdROM.v           ;         ;
; ../SubModules/BT_intf.sv         ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/BT_intf.sv         ;         ;
; ../SubModules/bit_cntr5.sv       ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/bit_cntr5.sv       ;         ;
; ../SubModules/band_scale.sv      ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/band_scale.sv      ;         ;
; ../SubModules/A2D_intf.sv        ; yes             ; User SystemVerilog HDL File  ; I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/A2D_intf.sv        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 306       ;
;                                             ;           ;
; Total combinational functions               ; 281       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 116       ;
;     -- 3 input functions                    ; 68        ;
;     -- <=2 input functions                  ; 97        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 200       ;
;     -- arithmetic mode                      ; 81        ;
;                                             ;           ;
; Total registers                             ; 195       ;
;     -- Dedicated logic registers            ; 195       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 28        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 195       ;
; Total fan-out                               ; 1505      ;
; Average fan-out                             ; 2.83      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                         ; Entity Name    ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+----------------+--------------+
; |Equalizer                           ; 281 (26)            ; 195 (23)                  ; 0           ; 0            ; 0       ; 0         ; 28   ; 0            ; |Equalizer                                                                                  ; Equalizer      ; work         ;
;    |BT_intf:iBT|                     ; 142 (38)            ; 92 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|BT_intf:iBT                                                                      ; BT_intf        ; work         ;
;       |PB_release:next_PB|           ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|BT_intf:iBT|PB_release:next_PB                                                   ; PB_release     ; work         ;
;       |PB_release:prev_PB|           ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|BT_intf:iBT|PB_release:prev_PB                                                   ; PB_release     ; work         ;
;       |snd_cmd:snd_DUT|              ; 102 (21)            ; 63 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT                                                      ; snd_cmd        ; work         ;
;          |UART:uart_dut|             ; 81 (81)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut                                        ; UART           ; work         ;
;    |I2S_Serf:iI2S|                   ; 29 (29)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|I2S_Serf:iI2S                                                                    ; I2S_Serf       ; work         ;
;    |rst_synch:iRST|                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|rst_synch:iRST                                                                   ; rst_synch      ; work         ;
;    |slide_intf:iSLD|                 ; 56 (6)              ; 40 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|slide_intf:iSLD                                                                  ; slide_intf     ; work         ;
;       |A2D_intf:A2D_interface|       ; 50 (11)             ; 36 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface                                           ; A2D_intf       ; work         ;
;          |SPI_mnrch:SPI_intf|        ; 39 (10)             ; 31 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf                        ; SPI_mnrch      ; work         ;
;             |SCLK_div:clk_div|       ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SCLK_div:clk_div       ; SCLK_div       ; work         ;
;             |SPI_data_shreg:shftReg| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SPI_data_shreg:shftReg ; SPI_data_shreg ; work         ;
;             |bit_cntr5:cntr|         ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|bit_cntr5:cntr         ; bit_cntr5      ; work         ;
;    |spkr_drv:iDRV|                   ; 28 (1)              ; 22 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|spkr_drv:iDRV                                                                    ; spkr_drv       ; work         ;
;       |PDM:iLft|                     ; 25 (25)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|spkr_drv:iDRV|PDM:iLft                                                           ; PDM            ; work         ;
;       |PDM:iRght|                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Equalizer|spkr_drv:iDRV|PDM:iRght                                                          ; PDM            ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |Equalizer|I2S_Serf:iI2S|state                                                                ;
+-------------------+------------------+-----------------+----------------+-----------------+-------------------+
; Name              ; state.right_data ; state.left_data ; state.synching ; state.not_synch ; state.synch_check ;
+-------------------+------------------+-----------------+----------------+-----------------+-------------------+
; state.not_synch   ; 0                ; 0               ; 0              ; 0               ; 0                 ;
; state.synching    ; 0                ; 0               ; 1              ; 1               ; 0                 ;
; state.left_data   ; 0                ; 1               ; 0              ; 1               ; 0                 ;
; state.right_data  ; 1                ; 0               ; 0              ; 1               ; 0                 ;
; state.synch_check ; 0                ; 0               ; 0              ; 1               ; 1                 ;
+-------------------+------------------+-----------------+----------------+-----------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Equalizer|BT_intf:iBT|state                          ;
+--------------+-------------+--------------+--------------+------------+
; Name         ; state.FINAL ; state.INIT_2 ; state.INIT_1 ; state.IDLE ;
+--------------+-------------+--------------+--------------+------------+
; state.IDLE   ; 0           ; 0            ; 0            ; 0          ;
; state.INIT_1 ; 0           ; 0            ; 1            ; 1          ;
; state.INIT_2 ; 0           ; 1            ; 0            ; 1          ;
; state.FINAL  ; 1           ; 0            ; 0            ; 1          ;
+--------------+-------------+--------------+--------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|state            ;
+----------------+-----------+--------------+----------------+------------+
; Name           ; state.RCV ; state.TRANSM ; state.ROM_WAIT ; state.IDLE ;
+----------------+-----------+--------------+----------------+------------+
; state.IDLE     ; 0         ; 0            ; 0              ; 0          ;
; state.ROM_WAIT ; 0         ; 0            ; 1              ; 1          ;
; state.TRANSM   ; 0         ; 1            ; 0              ; 1          ;
; state.RCV      ; 1         ; 0            ; 0              ; 1          ;
+----------------+-----------+--------------+----------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|state ;
+------------+----------+------------+----------+-------------------------+
; Name       ; state.RX ; state.WAIT ; state.TX ; state.IDLE              ;
+------------+----------+------------+----------+-------------------------+
; state.IDLE ; 0        ; 0          ; 0        ; 0                       ;
; state.TX   ; 0        ; 0          ; 1        ; 1                       ;
; state.WAIT ; 0        ; 1          ; 0        ; 1                       ;
; state.RX   ; 1        ; 0          ; 0        ; 1                       ;
+------------+----------+------------+----------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|state ;
+--------------+------------+-----------+----------------------------------------------------+
; Name         ; state.IDLE ; state.END ; state.ACTIVE                                       ;
+--------------+------------+-----------+----------------------------------------------------+
; state.IDLE   ; 0          ; 0         ; 0                                                  ;
; state.ACTIVE ; 1          ; 0         ; 1                                                  ;
; state.END    ; 1          ; 1         ; 0                                                  ;
+--------------+------------+-----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                            ;
+-----------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                                ;
+-----------------------------------------------------------+-------------------------------------------------------------------+
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[12]    ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[12]     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[12]    ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[12]     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[12]    ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[12]     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[12]    ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[12]     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[12]    ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[12]     ; Stuck at GND due to stuck port data_in                            ;
; BT_intf:iBT|snd_cmd:snd_DUT|last_flop[0]                  ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|state                     ; Merged with EQ_engine:iEQ|FIR_HP:fir_hp_dut|state                 ;
; BT_intf:iBT|prev_done                                     ; Merged with BT_intf:iBT|next_done                                 ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|state                     ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|state                 ;
; EQ_engine:iEQ|scaled_LP_rght_ff[3]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[3]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[4]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[4]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[5]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[5]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[6]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[6]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[7]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[7]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[8]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[8]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[9]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[9]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[10]                       ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[10]                    ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[30]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[30]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[30]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[29]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[29]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[29]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[28]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[28]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[28]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[27]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[27]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[27]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[26]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[26]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[26]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[25]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[25]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[25]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[24]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[24]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[24]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[23]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[23]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[23]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[22]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[22]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[22]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[21]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[21]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[21]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[20]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[20]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[20]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[19]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[19]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[19]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[18]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[18]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[18]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[17]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[17]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[17]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[16]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[16]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[16]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[15]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[15]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[15]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[11]    ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[11] ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[10]    ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[10] ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[9]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[9]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[8]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[8]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[7]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[7]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[6]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[6]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[5]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[5]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[4]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[4]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[3]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[3]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[2]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[2]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[1]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[1]  ;
; EQ_engine:iEQ|band_scale:band_lp_rght|FIR_scale_ff[0]     ; Merged with EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[0]  ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[15]                       ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[15]                    ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[14]                       ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[14]                    ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[13]                       ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[13]                    ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[12]                       ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[12]                    ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[11]                       ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[11]                    ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[10]                       ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[10]                    ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[9]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[9]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[8]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[8]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[7]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[7]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[6]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[6]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[5]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[5]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[4]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[4]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[3]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[3]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[2]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[2]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[1]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[1]                     ;
; spkr_drv:iDRV|PDM:iRght|duty_ff[0]                        ; Merged with spkr_drv:iDRV|PDM:iLft|duty_ff[0]                     ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[15]                      ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[15]                   ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[14]                      ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[14]                   ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[13]                      ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[13]                   ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[12]                      ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[12]                   ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[11]                      ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[11]                   ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[10]                      ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[10]                   ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[9]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[9]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[8]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[8]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[7]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[7]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[6]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[6]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[5]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[5]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[4]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[4]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[3]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[3]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[2]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[2]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[1]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[1]                    ;
; spkr_drv:iDRV|PDM:iRght|accum_ff[0]                       ; Merged with spkr_drv:iDRV|PDM:iLft|accum_ff[0]                    ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[31]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[31]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[31]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[14]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[14]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[14]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[13]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[13]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[13]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[12]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[12]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[12]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[11]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[11]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[11]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[10]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[10]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[10]         ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[9]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[9]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[9]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[8]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[8]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[8]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[7]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[7]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[7]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[6]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[6]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[6]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[5]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[5]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[5]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[4]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[4]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[4]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[3]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[3]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[3]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[2]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[2]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[2]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[1]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[1]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[1]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|rght_conv_sum[0]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[0]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|lft_conv_sum[0]           ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[0]       ;
; EQ_engine:iEQ|FIR_LP:fir_lp_dut|rght_conv_sum[0]          ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[0]       ;
; spkr_drv:iDRV|rght_reg[15]                                ; Merged with spkr_drv:iDRV|lft_reg[15]                             ;
; spkr_drv:iDRV|rght_reg[14]                                ; Merged with spkr_drv:iDRV|lft_reg[14]                             ;
; spkr_drv:iDRV|rght_reg[13]                                ; Merged with spkr_drv:iDRV|lft_reg[13]                             ;
; spkr_drv:iDRV|rght_reg[12]                                ; Merged with spkr_drv:iDRV|lft_reg[12]                             ;
; spkr_drv:iDRV|rght_reg[11]                                ; Merged with spkr_drv:iDRV|lft_reg[11]                             ;
; spkr_drv:iDRV|rght_reg[10]                                ; Merged with spkr_drv:iDRV|lft_reg[10]                             ;
; spkr_drv:iDRV|rght_reg[9]                                 ; Merged with spkr_drv:iDRV|lft_reg[9]                              ;
; spkr_drv:iDRV|rght_reg[8]                                 ; Merged with spkr_drv:iDRV|lft_reg[8]                              ;
; spkr_drv:iDRV|rght_reg[7]                                 ; Merged with spkr_drv:iDRV|lft_reg[7]                              ;
; spkr_drv:iDRV|rght_reg[6]                                 ; Merged with spkr_drv:iDRV|lft_reg[6]                              ;
; spkr_drv:iDRV|rght_reg[5]                                 ; Merged with spkr_drv:iDRV|lft_reg[5]                              ;
; spkr_drv:iDRV|rght_reg[4]                                 ; Merged with spkr_drv:iDRV|lft_reg[4]                              ;
; spkr_drv:iDRV|rght_reg[3]                                 ; Merged with spkr_drv:iDRV|lft_reg[3]                              ;
; spkr_drv:iDRV|rght_reg[2]                                 ; Merged with spkr_drv:iDRV|lft_reg[2]                              ;
; spkr_drv:iDRV|rght_reg[1]                                 ; Merged with spkr_drv:iDRV|lft_reg[1]                              ;
; spkr_drv:iDRV|rght_reg[0]                                 ; Merged with spkr_drv:iDRV|lft_reg[0]                              ;
; EQ_engine:iEQ|audio_combined_rght_ff[15]                  ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[15]               ;
; EQ_engine:iEQ|audio_combined_rght_ff[14]                  ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[14]               ;
; EQ_engine:iEQ|audio_combined_rght_ff[13]                  ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[13]               ;
; EQ_engine:iEQ|audio_combined_rght_ff[12]                  ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[12]               ;
; EQ_engine:iEQ|audio_combined_rght_ff[11]                  ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[11]               ;
; EQ_engine:iEQ|audio_combined_rght_ff[10]                  ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[10]               ;
; EQ_engine:iEQ|audio_combined_rght_ff[9]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[9]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[8]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[8]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[7]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[7]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[6]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[6]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[5]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[5]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[4]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[4]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[3]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[3]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[2]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[2]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[1]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[1]                ;
; EQ_engine:iEQ|audio_combined_rght_ff[0]                   ; Merged with EQ_engine:iEQ|audio_combined_lft_ff[0]                ;
; EQ_engine:iEQ|scaled_B3_rght_ff[15]                       ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[15]                    ;
; EQ_engine:iEQ|scaled_B3_rght_ff[14]                       ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[14]                    ;
; EQ_engine:iEQ|scaled_B3_rght_ff[13]                       ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[13]                    ;
; EQ_engine:iEQ|scaled_B3_rght_ff[12]                       ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[12]                    ;
; EQ_engine:iEQ|scaled_B3_rght_ff[11]                       ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[11]                    ;
; EQ_engine:iEQ|scaled_B3_rght_ff[10]                       ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[10]                    ;
; EQ_engine:iEQ|scaled_B3_rght_ff[9]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[9]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[8]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[8]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[7]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[7]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[6]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[6]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[5]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[5]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[4]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[4]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[3]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[3]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[2]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[2]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[1]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[1]                     ;
; EQ_engine:iEQ|scaled_B3_rght_ff[0]                        ; Merged with EQ_engine:iEQ|scaled_B3_lft_ff[0]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[15]                       ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[15]                    ;
; EQ_engine:iEQ|scaled_B2_rght_ff[14]                       ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[14]                    ;
; EQ_engine:iEQ|scaled_B2_rght_ff[13]                       ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[13]                    ;
; EQ_engine:iEQ|scaled_B2_rght_ff[12]                       ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[12]                    ;
; EQ_engine:iEQ|scaled_B2_rght_ff[11]                       ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[11]                    ;
; EQ_engine:iEQ|scaled_B2_rght_ff[10]                       ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[10]                    ;
; EQ_engine:iEQ|scaled_B2_rght_ff[9]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[9]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[8]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[8]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[7]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[7]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[6]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[6]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[5]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[5]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[4]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[4]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[3]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[3]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[2]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[2]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[1]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[1]                     ;
; EQ_engine:iEQ|scaled_B2_rght_ff[0]                        ; Merged with EQ_engine:iEQ|scaled_B2_lft_ff[0]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[15]                       ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[15]                    ;
; EQ_engine:iEQ|scaled_B1_rght_ff[14]                       ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[14]                    ;
; EQ_engine:iEQ|scaled_B1_rght_ff[13]                       ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[13]                    ;
; EQ_engine:iEQ|scaled_B1_rght_ff[12]                       ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[12]                    ;
; EQ_engine:iEQ|scaled_B1_rght_ff[11]                       ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[11]                    ;
; EQ_engine:iEQ|scaled_B1_rght_ff[10]                       ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[10]                    ;
; EQ_engine:iEQ|scaled_B1_rght_ff[9]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[9]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[8]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[8]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[7]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[7]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[6]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[6]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[5]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[5]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[4]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[4]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[3]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[3]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[2]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[2]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[1]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[1]                     ;
; EQ_engine:iEQ|scaled_B1_rght_ff[0]                        ; Merged with EQ_engine:iEQ|scaled_B1_lft_ff[0]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[15]                       ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[15]                    ;
; EQ_engine:iEQ|scaled_LP_rght_ff[14]                       ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[14]                    ;
; EQ_engine:iEQ|scaled_LP_rght_ff[13]                       ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[13]                    ;
; EQ_engine:iEQ|scaled_LP_rght_ff[12]                       ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[12]                    ;
; EQ_engine:iEQ|scaled_LP_rght_ff[11]                       ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[11]                    ;
; EQ_engine:iEQ|scaled_LP_rght_ff[2]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[2]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[1]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[1]                     ;
; EQ_engine:iEQ|scaled_LP_rght_ff[0]                        ; Merged with EQ_engine:iEQ|scaled_LP_lft_ff[0]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[15]                       ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[15]                    ;
; EQ_engine:iEQ|scaled_HP_rght_ff[14]                       ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[14]                    ;
; EQ_engine:iEQ|scaled_HP_rght_ff[13]                       ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[13]                    ;
; EQ_engine:iEQ|scaled_HP_rght_ff[12]                       ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[12]                    ;
; EQ_engine:iEQ|scaled_HP_rght_ff[11]                       ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[11]                    ;
; EQ_engine:iEQ|scaled_HP_rght_ff[10]                       ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[10]                    ;
; EQ_engine:iEQ|scaled_HP_rght_ff[9]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[9]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[8]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[8]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[7]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[7]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[6]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[6]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[5]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[5]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[4]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[4]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[3]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[3]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[2]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[2]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[1]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[1]                     ;
; EQ_engine:iEQ|scaled_HP_rght_ff[0]                        ; Merged with EQ_engine:iEQ|scaled_HP_lft_ff[0]                     ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[30]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[30]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[30]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[30]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[30]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[30]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[29]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[29]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[29]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[29]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[29]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[29]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[28]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[28]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[28]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[28]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[28]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[28]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[27]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[27]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[27]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[27]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[27]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[27]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[26]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[26]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[26]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[26]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[26]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[26]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[25]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[25]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[25]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[25]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[25]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[25]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[24]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[24]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[24]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[24]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[24]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[24]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[23]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[23]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[23]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[23]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[23]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[23]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[22]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[22]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[22]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[22]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[22]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[22]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[21]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[21]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[21]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[21]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[21]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[21]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[20]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[20]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[20]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[20]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[20]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[20]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[19]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[19]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[19]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[19]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[19]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[19]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[18]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[18]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[18]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[18]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[18]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[18]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[17]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[17]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[17]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[17]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[17]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[17]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[16]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[16]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[16]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[16]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[16]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[16]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[15]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[15]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[15]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[15]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[15]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[15]      ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[11]    ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[11] ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[10]    ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[10] ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[9]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[9]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[8]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[8]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[7]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[7]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[6]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[6]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[5]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[5]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[4]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[4]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[3]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[3]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[2]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[2]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[1]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[1]  ;
; EQ_engine:iEQ|band_scale:band_b3_rght|FIR_scale_ff[0]     ; Merged with EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[0]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[11]    ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[11] ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[10]    ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[10] ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[9]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[9]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[8]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[8]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[7]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[7]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[6]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[6]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[5]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[5]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[4]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[4]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[3]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[3]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[2]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[2]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[1]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[1]  ;
; EQ_engine:iEQ|band_scale:band_b2_rght|FIR_scale_ff[0]     ; Merged with EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[0]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[11]    ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[11] ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[10]    ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[10] ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[9]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[9]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[8]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[8]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[7]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[7]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[6]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[6]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[5]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[5]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[4]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[4]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[3]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[3]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[2]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[2]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[1]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[1]  ;
; EQ_engine:iEQ|band_scale:band_b1_rght|FIR_scale_ff[0]     ; Merged with EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[0]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[11]    ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[11] ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[10]    ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[10] ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[9]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[9]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[8]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[8]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[7]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[7]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[6]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[6]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[5]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[5]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[4]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[4]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[3]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[3]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[2]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[2]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[1]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[1]  ;
; EQ_engine:iEQ|band_scale:band_hp_rght|FIR_scale_ff[0]     ; Merged with EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[0]  ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[31]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[31]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[31]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[31]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[31]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[14]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[14]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[14]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[14]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[14]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[14]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[13]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[13]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[13]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[13]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[13]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[13]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[12]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[12]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[12]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[12]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[12]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[12]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[11]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[11]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[11]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[11]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[11]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[11]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[10]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[10]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[10]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[10]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[10]         ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[10]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[9]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[9]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[9]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[9]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[9]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[9]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[8]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[8]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[8]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[8]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[8]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[8]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[7]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[7]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[7]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[7]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[7]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[7]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[6]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[6]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[6]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[6]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[6]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[6]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[5]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[5]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[5]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[5]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[5]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[5]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[4]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[4]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[4]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[4]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[4]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[4]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[3]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[3]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[3]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[3]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[3]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[3]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[2]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[2]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[2]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[2]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[2]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[2]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[1]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[1]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[1]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[1]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[1]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[1]       ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|rght_conv_sum[0]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[0]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|lft_conv_sum[0]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[0]       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|rght_conv_sum[0]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[0]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|lft_conv_sum[0]           ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[0]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|rght_conv_sum[0]          ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[0]       ;
; EQ_engine:iEQ|FIR_HP:fir_hp_dut|state                     ; Merged with EQ_engine:iEQ|FIR_B3:fir_b3_dut|state                 ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[0..30]       ; Merged with EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[0..30]       ; Merged with EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[31]      ;
; EQ_engine:iEQ|FIR_B2:fir_b2_dut|lft_conv_sum[31]          ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|lft_conv_sum[31]          ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|scaled_LP_lft_ff[0..15]                     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|scaled_B1_lft_ff[0..15]                     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|scaled_B2_lft_ff[0..15]                     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|scaled_B3_lft_ff[0..15]                     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|scaled_HP_lft_ff[0..15]                     ; Stuck at GND due to stuck port data_in                            ;
; EQ_engine:iEQ|audio_combined_lft_ff[0..15]                ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|lft_reg[0,1]                                ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|PDM:iLft|duty_ff[0,1]                       ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|lft_reg[2]                                  ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|PDM:iLft|duty_ff[2]                         ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|lft_reg[3..13]                              ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|PDM:iLft|duty_ff[3..13]                     ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|lft_reg[14]                                 ; Stuck at GND due to stuck port data_in                            ;
; spkr_drv:iDRV|PDM:iLft|duty_ff[14]                        ; Stuck at GND due to stuck port data_in                            ;
; slide_intf:iSLD|VOLUME[0..11]                             ; Lost fanout                                                       ;
; EQ_engine:iEQ|alt_pulse_state                             ; Lost fanout                                                       ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|state                     ; Lost fanout                                                       ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|state                     ; Lost fanout                                                       ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|full             ; Lost fanout                                                       ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|rd_ptr[0..9]     ; Lost fanout                                                       ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[1..9]    ; Lost fanout                                                       ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|state            ; Lost fanout                                                       ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[0]       ; Lost fanout                                                       ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[0..9]    ; Lost fanout                                                       ;
; EQ_engine:iEQ|high_freq_queue:i_high_queue|full           ; Lost fanout                                                       ;
; EQ_engine:iEQ|high_freq_queue:i_high_queue|rd_ptr[0..10]  ; Lost fanout                                                       ;
; EQ_engine:iEQ|high_freq_queue:i_high_queue|old_ptr[1..10] ; Lost fanout                                                       ;
; EQ_engine:iEQ|high_freq_queue:i_high_queue|state          ; Lost fanout                                                       ;
; EQ_engine:iEQ|high_freq_queue:i_high_queue|old_ptr[0]     ; Lost fanout                                                       ;
; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[0..10] ; Lost fanout                                                       ;
; I2S_Serf:iI2S|state~4                                     ; Lost fanout                                                       ;
; I2S_Serf:iI2S|state~5                                     ; Lost fanout                                                       ;
; BT_intf:iBT|state~4                                       ; Lost fanout                                                       ;
; BT_intf:iBT|state~5                                       ; Lost fanout                                                       ;
; BT_intf:iBT|snd_cmd:snd_DUT|state~4                       ; Lost fanout                                                       ;
; BT_intf:iBT|snd_cmd:snd_DUT|state~5                       ; Lost fanout                                                       ;
; slide_intf:iSLD|A2D_intf:A2D_interface|state~4            ; Lost fanout                                                       ;
; slide_intf:iSLD|A2D_intf:A2D_interface|state~5            ; Lost fanout                                                       ;
; Total Number of Removed Registers = 755                   ;                                                                   ;
+-----------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+-------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; EQ_engine:iEQ|band_scale:band_lp_lft|FIR_scale_ff[12] ; Stuck at GND              ; EQ_engine:iEQ|scaled_LP_lft_ff[15], EQ_engine:iEQ|scaled_LP_lft_ff[14],           ;
;                                                       ; due to stuck port data_in ; EQ_engine:iEQ|scaled_LP_lft_ff[13], EQ_engine:iEQ|scaled_LP_lft_ff[12],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_LP_lft_ff[11], EQ_engine:iEQ|scaled_LP_lft_ff[10],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_LP_lft_ff[9], EQ_engine:iEQ|scaled_LP_lft_ff[8],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_LP_lft_ff[7], EQ_engine:iEQ|scaled_LP_lft_ff[6],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_LP_lft_ff[5], EQ_engine:iEQ|scaled_LP_lft_ff[4],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_LP_lft_ff[3], EQ_engine:iEQ|scaled_LP_lft_ff[2],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_LP_lft_ff[1], EQ_engine:iEQ|scaled_LP_lft_ff[0],             ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[1], EQ_engine:iEQ|audio_combined_lft_ff[0],   ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[2], EQ_engine:iEQ|audio_combined_lft_ff[15],  ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[14], EQ_engine:iEQ|audio_combined_lft_ff[13], ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[12], EQ_engine:iEQ|audio_combined_lft_ff[11], ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[10], EQ_engine:iEQ|audio_combined_lft_ff[9],  ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[8], EQ_engine:iEQ|audio_combined_lft_ff[7],   ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[6], EQ_engine:iEQ|audio_combined_lft_ff[5],   ;
;                                                       ;                           ; EQ_engine:iEQ|audio_combined_lft_ff[4], EQ_engine:iEQ|audio_combined_lft_ff[3],   ;
;                                                       ;                           ; spkr_drv:iDRV|lft_reg[1], spkr_drv:iDRV|lft_reg[0],                               ;
;                                                       ;                           ; spkr_drv:iDRV|PDM:iLft|duty_ff[1], spkr_drv:iDRV|PDM:iLft|duty_ff[0],             ;
;                                                       ;                           ; spkr_drv:iDRV|lft_reg[2], spkr_drv:iDRV|PDM:iLft|duty_ff[2],                      ;
;                                                       ;                           ; spkr_drv:iDRV|lft_reg[10], spkr_drv:iDRV|lft_reg[7], spkr_drv:iDRV|lft_reg[6],    ;
;                                                       ;                           ; spkr_drv:iDRV|lft_reg[3], spkr_drv:iDRV|PDM:iLft|duty_ff[10],                     ;
;                                                       ;                           ; spkr_drv:iDRV|PDM:iLft|duty_ff[7], spkr_drv:iDRV|PDM:iLft|duty_ff[6],             ;
;                                                       ;                           ; spkr_drv:iDRV|PDM:iLft|duty_ff[3], spkr_drv:iDRV|lft_reg[14],                     ;
;                                                       ;                           ; spkr_drv:iDRV|PDM:iLft|duty_ff[14], slide_intf:iSLD|VOLUME[11],                   ;
;                                                       ;                           ; slide_intf:iSLD|VOLUME[10], slide_intf:iSLD|VOLUME[9], slide_intf:iSLD|VOLUME[8], ;
;                                                       ;                           ; slide_intf:iSLD|VOLUME[7], slide_intf:iSLD|VOLUME[6], slide_intf:iSLD|VOLUME[5],  ;
;                                                       ;                           ; slide_intf:iSLD|VOLUME[4], slide_intf:iSLD|VOLUME[3], slide_intf:iSLD|VOLUME[2],  ;
;                                                       ;                           ; slide_intf:iSLD|VOLUME[1], slide_intf:iSLD|VOLUME[0]                              ;
; EQ_engine:iEQ|band_scale:band_hp_lft|FIR_scale_ff[12] ; Stuck at GND              ; EQ_engine:iEQ|scaled_HP_lft_ff[15], EQ_engine:iEQ|scaled_HP_lft_ff[14],           ;
;                                                       ; due to stuck port data_in ; EQ_engine:iEQ|scaled_HP_lft_ff[13], EQ_engine:iEQ|scaled_HP_lft_ff[12],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_HP_lft_ff[11], EQ_engine:iEQ|scaled_HP_lft_ff[10],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_HP_lft_ff[9], EQ_engine:iEQ|scaled_HP_lft_ff[8],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_HP_lft_ff[7], EQ_engine:iEQ|scaled_HP_lft_ff[6],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_HP_lft_ff[5], EQ_engine:iEQ|scaled_HP_lft_ff[4],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_HP_lft_ff[3], EQ_engine:iEQ|scaled_HP_lft_ff[2],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_HP_lft_ff[1], EQ_engine:iEQ|scaled_HP_lft_ff[0]              ;
; EQ_engine:iEQ|band_scale:band_b3_lft|FIR_scale_ff[12] ; Stuck at GND              ; EQ_engine:iEQ|scaled_B3_lft_ff[15], EQ_engine:iEQ|scaled_B3_lft_ff[14],           ;
;                                                       ; due to stuck port data_in ; EQ_engine:iEQ|scaled_B3_lft_ff[13], EQ_engine:iEQ|scaled_B3_lft_ff[12],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B3_lft_ff[11], EQ_engine:iEQ|scaled_B3_lft_ff[10],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B3_lft_ff[9], EQ_engine:iEQ|scaled_B3_lft_ff[8],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B3_lft_ff[7], EQ_engine:iEQ|scaled_B3_lft_ff[6],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B3_lft_ff[5], EQ_engine:iEQ|scaled_B3_lft_ff[4],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B3_lft_ff[3], EQ_engine:iEQ|scaled_B3_lft_ff[2],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B3_lft_ff[1], EQ_engine:iEQ|scaled_B3_lft_ff[0]              ;
; EQ_engine:iEQ|band_scale:band_b2_lft|FIR_scale_ff[12] ; Stuck at GND              ; EQ_engine:iEQ|scaled_B2_lft_ff[15], EQ_engine:iEQ|scaled_B2_lft_ff[14],           ;
;                                                       ; due to stuck port data_in ; EQ_engine:iEQ|scaled_B2_lft_ff[13], EQ_engine:iEQ|scaled_B2_lft_ff[12],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B2_lft_ff[11], EQ_engine:iEQ|scaled_B2_lft_ff[10],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B2_lft_ff[9], EQ_engine:iEQ|scaled_B2_lft_ff[8],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B2_lft_ff[7], EQ_engine:iEQ|scaled_B2_lft_ff[6],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B2_lft_ff[5], EQ_engine:iEQ|scaled_B2_lft_ff[4],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B2_lft_ff[3], EQ_engine:iEQ|scaled_B2_lft_ff[2],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B2_lft_ff[1], EQ_engine:iEQ|scaled_B2_lft_ff[0]              ;
; EQ_engine:iEQ|band_scale:band_b1_lft|FIR_scale_ff[12] ; Stuck at GND              ; EQ_engine:iEQ|scaled_B1_lft_ff[15], EQ_engine:iEQ|scaled_B1_lft_ff[14],           ;
;                                                       ; due to stuck port data_in ; EQ_engine:iEQ|scaled_B1_lft_ff[13], EQ_engine:iEQ|scaled_B1_lft_ff[12],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B1_lft_ff[11], EQ_engine:iEQ|scaled_B1_lft_ff[10],           ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B1_lft_ff[9], EQ_engine:iEQ|scaled_B1_lft_ff[8],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B1_lft_ff[7], EQ_engine:iEQ|scaled_B1_lft_ff[6],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B1_lft_ff[5], EQ_engine:iEQ|scaled_B1_lft_ff[4],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B1_lft_ff[3], EQ_engine:iEQ|scaled_B1_lft_ff[2],             ;
;                                                       ;                           ; EQ_engine:iEQ|scaled_B1_lft_ff[1], EQ_engine:iEQ|scaled_B1_lft_ff[0]              ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|full         ; Lost Fanouts              ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[9],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[8],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[7],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[6],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[5],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[4],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[3],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[2],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[1],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|new_ptr[0]                               ;
; EQ_engine:iEQ|high_freq_queue:i_high_queue|full       ; Lost Fanouts              ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[10],                           ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[9],                            ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[8],                            ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[7],                            ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[6],                            ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[5],                            ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[4],                            ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[3],                            ;
;                                                       ;                           ; EQ_engine:iEQ|high_freq_queue:i_high_queue|new_ptr[2]                             ;
; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[9]   ; Lost Fanouts              ; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[5],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[4],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[3],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[2],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[1],                              ;
;                                                       ;                           ; EQ_engine:iEQ|low_freq_queue:i_low_queue|old_ptr[0]                               ;
; spkr_drv:iDRV|lft_reg[13]                             ; Stuck at GND              ; spkr_drv:iDRV|PDM:iLft|duty_ff[13]                                                ;
;                                                       ; due to stuck port data_in ;                                                                                   ;
; spkr_drv:iDRV|lft_reg[12]                             ; Stuck at GND              ; spkr_drv:iDRV|PDM:iLft|duty_ff[12]                                                ;
;                                                       ; due to stuck port data_in ;                                                                                   ;
; spkr_drv:iDRV|lft_reg[11]                             ; Stuck at GND              ; spkr_drv:iDRV|PDM:iLft|duty_ff[11]                                                ;
;                                                       ; due to stuck port data_in ;                                                                                   ;
; spkr_drv:iDRV|lft_reg[9]                              ; Stuck at GND              ; spkr_drv:iDRV|PDM:iLft|duty_ff[9]                                                 ;
;                                                       ; due to stuck port data_in ;                                                                                   ;
; spkr_drv:iDRV|lft_reg[8]                              ; Stuck at GND              ; spkr_drv:iDRV|PDM:iLft|duty_ff[8]                                                 ;
;                                                       ; due to stuck port data_in ;                                                                                   ;
; spkr_drv:iDRV|lft_reg[5]                              ; Stuck at GND              ; spkr_drv:iDRV|PDM:iLft|duty_ff[5]                                                 ;
;                                                       ; due to stuck port data_in ;                                                                                   ;
; spkr_drv:iDRV|lft_reg[4]                              ; Stuck at GND              ; spkr_drv:iDRV|PDM:iLft|duty_ff[4]                                                 ;
;                                                       ; due to stuck port data_in ;                                                                                   ;
; EQ_engine:iEQ|FIR_B3:fir_b3_dut|state                 ; Lost Fanouts              ; EQ_engine:iEQ|high_freq_queue:i_high_queue|state                                  ;
; EQ_engine:iEQ|FIR_B1:fir_b1_dut|state                 ; Lost Fanouts              ; EQ_engine:iEQ|low_freq_queue:i_low_queue|state                                    ;
+-------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 195   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 154   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                ;
+-----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------+---------+
; slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SCLK_div:clk_div|cnt[4] ; 4       ;
; slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SCLK_div:clk_div|cnt[0] ; 3       ;
; slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SCLK_div:clk_div|cnt[1] ; 3       ;
; slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SCLK_div:clk_div|cnt[2] ; 4       ;
; slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SS_n                    ; 1       ;
; BT_intf:iBT|cmd_n                                                                 ; 6       ;
; spkr_drv:iDRV|PDM:iLft|PDM_n                                                      ; 1       ;
; spkr_drv:iDRV|PDM:iRght|PDM_n                                                     ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[0]                                 ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[1]                                 ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A009[8]                                 ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A009[7]                                 ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A009[5]                                 ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A009[4]                                 ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A009[1]                                 ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[2]                                 ; 1       ;
; BT_intf:iBT|PB_release:next_PB|flop3                                              ; 2       ;
; BT_intf:iBT|PB_release:prev_PB|flop3                                              ; 2       ;
; BT_intf:iBT|PB_release:next_PB|flop2                                              ; 3       ;
; BT_intf:iBT|PB_release:prev_PB|flop2                                              ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[3]                                 ; 1       ;
; BT_intf:iBT|PB_release:next_PB|flop1                                              ; 1       ;
; BT_intf:iBT|PB_release:prev_PB|flop1                                              ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A003[7]                                 ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A003[6]                                 ; 2       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A003[4]                                 ; 3       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A003[3]                                 ; 2       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A003[0]                                 ; 5       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[4]                                 ; 1       ;
; I2S_Serf:iI2S|ws_ff2                                                              ; 3       ;
; I2S_Serf:iI2S|ws_ff3                                                              ; 2       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|B002                                    ; 10      ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[5]                                 ; 1       ;
; I2S_Serf:iI2S|ws_ff1                                                              ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|B001                                    ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[6]                                 ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[7]                                 ; 1       ;
; BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[8]                                 ; 2       ;
; Total number of inverted registers = 38                                           ;         ;
+-----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|addr_flop[0]                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|addr_flop[1]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Equalizer|I2S_Serf:iI2S|bit_cntr[0]                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A009[2]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A008[3]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A002[3]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A003[5]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SPI_data_shreg:shftReg|shft_reg[13] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A009[8]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A007[0]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Equalizer|BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut|A003[3]                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|Selector4                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|Selector2                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Equalizer|slide_intf:iSLD|A2D_intf:A2D_interface|Selector3                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Equalizer|I2S_Serf:iI2S|Selector3                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EQ_engine:iEQ"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; seq_low ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_Serf:iI2S"                                                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; lft_chnnl[7..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rght_chnnl[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "BT_intf:iBT|snd_cmd:snd_DUT" ;
+--------------+-------+----------+-----------------------+
; Port         ; Type  ; Severity ; Details               ;
+--------------+-------+----------+-----------------------+
; cmd_start[3] ; Input ; Info     ; Stuck at GND          ;
; cmd_start[0] ; Input ; Info     ; Stuck at GND          ;
; cmd_len[0]   ; Input ; Info     ; Stuck at GND          ;
+--------------+-------+----------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf"                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; cmd[15..14]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[10..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; resp[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 195                         ;
;     CLR               ; 106                         ;
;     CLR SCLR          ; 18                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 25                          ;
;     ENA SLD           ; 5                           ;
;     plain             ; 20                          ;
; cycloneiii_lcell_comb ; 287                         ;
;     arith             ; 81                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 21                          ;
;     normal            ; 206                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 116                         ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 2.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Apr 29 17:24:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off slide_intf_test -c slide_intf_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/equalizer.sv
    Info (12023): Found entity 1: Equalizer File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/uart.sv
    Info (12023): Found entity 1: UART File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/tone_rom_rght.v
    Info (12023): Found entity 1: tone_ROM_rght File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/tone_ROM_rght.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/tone_rom_lft.v
    Info (12023): Found entity 1: tone_ROM_lft File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/tone_ROM_lft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/spkr_drv.sv
    Info (12023): Found entity 1: spkr_drv File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/spkr_drv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/spi_mnrch.sv
    Info (12023): Found entity 1: SPI_mnrch File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_mnrch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/spi_data_shreg.sv
    Info (12023): Found entity 1: SPI_data_shreg File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_data_shreg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/snd_cmd.sv
    Info (12023): Found entity 1: snd_cmd File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/snd_cmd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/slide_intf.sv
    Info (12023): Found entity 1: slide_intf File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/slide_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/sclk_div.sv
    Info (12023): Found entity 1: SCLK_div File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SCLK_div.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/rst_synch.sv
    Info (12023): Found entity 1: rst_synch File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/rst_synch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/rom_lp.v
    Info (12023): Found entity 1: ROM_LP File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_LP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/rom_hp.v
    Info (12023): Found entity 1: ROM_HP File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_HP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/rom_b3.v
    Info (12023): Found entity 1: ROM_B3 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/rom_b2.v
    Info (12023): Found entity 1: ROM_B2 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/rom_b1.v
    Info (12023): Found entity 1: ROM_B1 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/resp_rom.v
    Info (12023): Found entity 1: resp_ROM File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/resp_ROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/pdm.sv
    Info (12023): Found entity 1: PDM File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/PDM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/pb_release.sv
    Info (12023): Found entity 1: PB_release File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/PB_release.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/low_freq_queue.sv
    Info (12023): Found entity 1: low_freq_queue File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/low_freq_queue.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/led.sv
    Info (12023): Found entity 1: LED File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/LED.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/i2s_serf.sv
    Info (12023): Found entity 1: I2S_Serf File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/I2S_Serf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/high_freq_queue.sv
    Info (12023): Found entity 1: high_freq_queue File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/high_freq_queue.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/fir_lp.sv
    Info (12023): Found entity 1: FIR_LP File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_LP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/fir_hp.sv
    Info (12023): Found entity 1: FIR_HP File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_HP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/fir_b3.sv
    Info (12023): Found entity 1: FIR_B3 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/fir_b2.sv
    Info (12023): Found entity 1: FIR_B2 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/fir_b1.sv
    Info (12023): Found entity 1: FIR_B1 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/eq_engine.sv
    Info (12023): Found entity 1: EQ_engine File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/dualport1536x16.v
    Info (12023): Found entity 1: dualPort1536x16 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/dualPort1536x16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/dualport1024x16.v
    Info (12023): Found entity 1: dualPort1024x16 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/dualPort1024x16.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/cmdrom.v
    Info (12023): Found entity 1: cmdROM File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/cmdROM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/bt_intf.sv
    Info (12023): Found entity 1: BT_intf File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/BT_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/bit_cntr5.sv
    Info (12023): Found entity 1: bit_cntr5 File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/bit_cntr5.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/band_scale.sv
    Info (12023): Found entity 1: band_scale File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/band_scale.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /documents/ece551/final/project_syn_27-apr/submodules/a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/A2D_intf.sv Line: 1
Info (12127): Elaborating entity "Equalizer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Equalizer.sv(147): object "lft_chnnl_uf" assigned a value but never read File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 147
Warning (10036): Verilog HDL or VHDL warning at Equalizer.sv(147): object "rght_chnnl_uf" assigned a value but never read File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 147
Warning (10036): Verilog HDL or VHDL warning at Equalizer.sv(147): object "fir_lft_chnnl" assigned a value but never read File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 147
Warning (10036): Verilog HDL or VHDL warning at Equalizer.sv(147): object "fir_rght_chnnl" assigned a value but never read File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 147
Warning (10230): Verilog HDL assignment warning at Equalizer.sv(130): truncated value with size 32 to match size of target (18) File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 130
Info (12128): Elaborating entity "rst_synch" for hierarchy "rst_synch:iRST" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 46
Info (12128): Elaborating entity "slide_intf" for hierarchy "slide_intf:iSLD" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 54
Warning (10230): Verilog HDL assignment warning at slide_intf.sv(29): truncated value with size 32 to match size of target (3) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/slide_intf.sv Line: 29
Info (12128): Elaborating entity "A2D_intf" for hierarchy "slide_intf:iSLD|A2D_intf:A2D_interface" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/slide_intf.sv Line: 17
Info (12128): Elaborating entity "SPI_mnrch" for hierarchy "slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/A2D_intf.sv Line: 19
Info (12128): Elaborating entity "SPI_data_shreg" for hierarchy "slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SPI_data_shreg:shftReg" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_mnrch.sv Line: 17
Info (12128): Elaborating entity "bit_cntr5" for hierarchy "slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|bit_cntr5:cntr" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_mnrch.sv Line: 20
Info (12128): Elaborating entity "SCLK_div" for hierarchy "slide_intf:iSLD|A2D_intf:A2D_interface|SPI_mnrch:SPI_intf|SCLK_div:clk_div" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_mnrch.sv Line: 23
Info (12128): Elaborating entity "BT_intf" for hierarchy "BT_intf:iBT" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 60
Warning (10230): Verilog HDL assignment warning at BT_intf.sv(31): truncated value with size 32 to match size of target (17) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/BT_intf.sv Line: 31
Info (12128): Elaborating entity "snd_cmd" for hierarchy "BT_intf:iBT|snd_cmd:snd_DUT" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/BT_intf.sv Line: 10
Warning (10230): Verilog HDL assignment warning at snd_cmd.sv(31): truncated value with size 32 to match size of target (5) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/snd_cmd.sv Line: 31
Info (12128): Elaborating entity "UART" for hierarchy "BT_intf:iBT|snd_cmd:snd_DUT|UART:uart_dut" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/snd_cmd.sv Line: 17
Warning (10230): Verilog HDL assignment warning at UART.sv(52): truncated value with size 32 to match size of target (4) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/UART.sv Line: 52
Warning (10230): Verilog HDL assignment warning at UART.sv(61): truncated value with size 32 to match size of target (9) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/UART.sv Line: 61
Warning (10230): Verilog HDL assignment warning at UART.sv(129): truncated value with size 32 to match size of target (4) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/UART.sv Line: 129
Warning (10230): Verilog HDL assignment warning at UART.sv(141): truncated value with size 32 to match size of target (9) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/UART.sv Line: 141
Info (12128): Elaborating entity "cmdROM" for hierarchy "BT_intf:iBT|snd_cmd:snd_DUT|cmdROM:cmd_rom_dut" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/snd_cmd.sv Line: 18
Warning (10034): Output port "dout" at cmdROM.v(5) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/cmdROM.v Line: 5
Warning (12158): Entity "cmdROM" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/snd_cmd.sv Line: 18
Info (12128): Elaborating entity "PB_release" for hierarchy "BT_intf:iBT|PB_release:prev_PB" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/BT_intf.sv Line: 11
Info (12128): Elaborating entity "I2S_Serf" for hierarchy "I2S_Serf:iI2S" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 68
Warning (10230): Verilog HDL assignment warning at I2S_Serf.sv(57): truncated value with size 32 to match size of target (5) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/I2S_Serf.sv Line: 57
Warning (10230): Verilog HDL assignment warning at I2S_Serf.sv(60): truncated value with size 32 to match size of target (1) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/I2S_Serf.sv Line: 60
Warning (10230): Verilog HDL assignment warning at I2S_Serf.sv(61): truncated value with size 32 to match size of target (1) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/I2S_Serf.sv Line: 61
Info (12128): Elaborating entity "EQ_engine" for hierarchy "EQ_engine:iEQ" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 77
Warning (10230): Verilog HDL assignment warning at EQ_engine.sv(45): truncated value with size 32 to match size of target (1) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 45
Info (12128): Elaborating entity "high_freq_queue" for hierarchy "EQ_engine:iEQ|high_freq_queue:i_high_queue" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 60
Warning (10230): Verilog HDL assignment warning at high_freq_queue.sv(39): truncated value with size 32 to match size of target (11) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/high_freq_queue.sv Line: 39
Warning (10230): Verilog HDL assignment warning at high_freq_queue.sv(49): truncated value with size 32 to match size of target (11) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/high_freq_queue.sv Line: 49
Warning (10230): Verilog HDL assignment warning at high_freq_queue.sv(57): truncated value with size 32 to match size of target (11) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/high_freq_queue.sv Line: 57
Info (12128): Elaborating entity "dualPort1536x16" for hierarchy "EQ_engine:iEQ|high_freq_queue:i_high_queue|dualPort1536x16:L_RAM" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/high_freq_queue.sv Line: 23
Warning (10034): Output port "rdata" at dualPort1536x16.v(8) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/dualPort1536x16.v Line: 8
Warning (12158): Entity "dualPort1536x16" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/high_freq_queue.sv Line: 23
Info (12128): Elaborating entity "low_freq_queue" for hierarchy "EQ_engine:iEQ|low_freq_queue:i_low_queue" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 63
Warning (10230): Verilog HDL assignment warning at low_freq_queue.sv(40): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/low_freq_queue.sv Line: 40
Warning (10230): Verilog HDL assignment warning at low_freq_queue.sv(50): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/low_freq_queue.sv Line: 50
Warning (10230): Verilog HDL assignment warning at low_freq_queue.sv(58): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/low_freq_queue.sv Line: 58
Info (12128): Elaborating entity "dualPort1024x16" for hierarchy "EQ_engine:iEQ|low_freq_queue:i_low_queue|dualPort1024x16:L_RAM" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/low_freq_queue.sv Line: 24
Warning (10034): Output port "rdata" at dualPort1024x16.v(9) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/dualPort1024x16.v Line: 9
Warning (12158): Entity "dualPort1024x16" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/low_freq_queue.sv Line: 24
Info (12128): Elaborating entity "FIR_LP" for hierarchy "EQ_engine:iEQ|FIR_LP:fir_lp_dut" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 66
Warning (10230): Verilog HDL assignment warning at FIR_LP.sv(30): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_LP.sv Line: 30
Info (12128): Elaborating entity "ROM_LP" for hierarchy "EQ_engine:iEQ|FIR_LP:fir_lp_dut|ROM_LP:ROM" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_LP.sv Line: 13
Warning (10034): Output port "dout" at ROM_LP.v(5) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_LP.v Line: 5
Warning (12158): Entity "ROM_LP" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_LP.sv Line: 13
Info (12128): Elaborating entity "FIR_B1" for hierarchy "EQ_engine:iEQ|FIR_B1:fir_b1_dut" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 67
Warning (10230): Verilog HDL assignment warning at FIR_B1.sv(30): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B1.sv Line: 30
Info (12128): Elaborating entity "ROM_B1" for hierarchy "EQ_engine:iEQ|FIR_B1:fir_b1_dut|ROM_B1:ROM" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B1.sv Line: 13
Warning (10034): Output port "dout" at ROM_B1.v(5) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B1.v Line: 5
Warning (12158): Entity "ROM_B1" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B1.sv Line: 13
Info (12128): Elaborating entity "FIR_B2" for hierarchy "EQ_engine:iEQ|FIR_B2:fir_b2_dut" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 68
Warning (10230): Verilog HDL assignment warning at FIR_B2.sv(30): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B2.sv Line: 30
Info (12128): Elaborating entity "ROM_B2" for hierarchy "EQ_engine:iEQ|FIR_B2:fir_b2_dut|ROM_B2:ROM" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B2.sv Line: 13
Warning (10034): Output port "dout" at ROM_B2.v(5) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B2.v Line: 5
Warning (12158): Entity "ROM_B2" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B2.sv Line: 13
Info (12128): Elaborating entity "FIR_B3" for hierarchy "EQ_engine:iEQ|FIR_B3:fir_b3_dut" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 69
Warning (10230): Verilog HDL assignment warning at FIR_B3.sv(31): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B3.sv Line: 31
Info (12128): Elaborating entity "ROM_B3" for hierarchy "EQ_engine:iEQ|FIR_B3:fir_b3_dut|ROM_B3:ROM" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B3.sv Line: 14
Warning (10034): Output port "dout" at ROM_B3.v(5) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_B3.v Line: 5
Warning (12158): Entity "ROM_B3" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_B3.sv Line: 14
Info (12128): Elaborating entity "FIR_HP" for hierarchy "EQ_engine:iEQ|FIR_HP:fir_hp_dut" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 70
Warning (10230): Verilog HDL assignment warning at FIR_HP.sv(30): truncated value with size 32 to match size of target (10) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_HP.sv Line: 30
Info (12128): Elaborating entity "ROM_HP" for hierarchy "EQ_engine:iEQ|FIR_HP:fir_hp_dut|ROM_HP:ROM" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_HP.sv Line: 13
Warning (10034): Output port "dout" at ROM_HP.v(5) has no driver File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/ROM_HP.v Line: 5
Warning (12158): Entity "ROM_HP" contains only dangling pins File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/FIR_HP.sv Line: 13
Info (12128): Elaborating entity "band_scale" for hierarchy "EQ_engine:iEQ|band_scale:band_lp_lft" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/EQ_engine.sv Line: 88
Info (12128): Elaborating entity "LED" for hierarchy "LED:iLED" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 79
Info (12128): Elaborating entity "spkr_drv" for hierarchy "spkr_drv:iDRV" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 86
Info (12128): Elaborating entity "PDM" for hierarchy "spkr_drv:iDRV|PDM:iLft" File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/spkr_drv.sv Line: 34
Warning (10230): Verilog HDL assignment warning at PDM.sv(16): truncated value with size 32 to match size of target (1) File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/PDM.sv Line: 16
Info (13000): Registers with preset signals will power-up high File: I:/Documents/ece551/Final/Project_syn_27-Apr/SubModules/SPI_mnrch.sv Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
    Warning (13410): Pin "LED[1]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
    Warning (13410): Pin "LED[2]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
    Warning (13410): Pin "LED[3]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
    Warning (13410): Pin "LED[4]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
    Warning (13410): Pin "LED[5]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
    Warning (13410): Pin "LED[6]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
    Warning (13410): Pin "LED[7]" is stuck at GND File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 90 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/Documents/ece551/Final/Project_syn_27-Apr/Quartus/slide_intf_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I2S_data" File: I:/Documents/ece551/Final/Project_syn_27-Apr/Equalizer.sv Line: 13
Info (21057): Implemented 335 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 307 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4791 megabytes
    Info: Processing ended: Sat Apr 29 17:24:49 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/Documents/ece551/Final/Project_syn_27-Apr/Quartus/slide_intf_test.map.smsg.


