# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=spacemit-x100 -iterations=1 -instruction-tables=full %p/../Inputs/zbs.s | FileCheck %s

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ:1
# CHECK-NEXT: [1]   - SMTX100_FQ:2 SMTX100_FQ0, SMTX100_FQ1
# CHECK-NEXT: [2]   - SMTX100_FQ0:1
# CHECK-NEXT: [3]   - SMTX100_FQ1:1
# CHECK-NEXT: [4]   - SMTX100_IQ:2 SMTX100_IQ0, SMTX100_IQ1
# CHECK-NEXT: [5]   - SMTX100_IQ0:1
# CHECK-NEXT: [6]   - SMTX100_IQ1:1
# CHECK-NEXT: [7]   - SMTX100_LSQ:2

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]                                        [9]                        Instructions:
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BCLR                       bclr	a0, a1, a2
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BCLRI                      bclri	a0, a1, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BEXT                       bext	a0, a1, a2
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BEXTI                      bexti	a0, a1, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BINV                       binv	a0, a1, a2
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BINVI                      binvi	a0, a1, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BSET                       bset	a0, a1, a2
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 BSETI                      bseti	a0, a1, 1

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ
# CHECK-NEXT: [1]   - SMTX100_FQ0
# CHECK-NEXT: [2]   - SMTX100_FQ1
# CHECK-NEXT: [3]   - SMTX100_IQ0
# CHECK-NEXT: [4]   - SMTX100_IQ1
# CHECK-NEXT: [5.0] - SMTX100_LSQ
# CHECK-NEXT: [5.1] - SMTX100_LSQ

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]
# CHECK-NEXT:  -      -      -     4.00   4.00    -      -

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]  Instructions:
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     bclr	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     bclri	a0, a1, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     bext	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     bexti	a0, a1, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     binv	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     binvi	a0, a1, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     bset	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     bseti	a0, a1, 1
