# Gates
Basic gates in verilog including test benches
