// Seed: 2368921653
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri id_2
    , id_5,
    input tri1 id_3
);
  wand id_6 = 1'b0;
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3
    , id_16,
    input uwire id_4,
    output wire id_5,
    output tri0 id_6,
    output wire id_7,
    output uwire id_8,
    input tri id_9,
    output supply1 id_10,
    inout tri id_11,
    output wire id_12,
    output wire id_13,
    input tri1 id_14
);
  always @(negedge 1 * id_4) begin : LABEL_0$display
    ;
    id_16 = id_3;
  end
  module_0 modCall_1 ();
  assign id_11 = 1;
  wire id_17;
  nor primCall (id_10, id_11, id_14, id_16, id_3, id_4, id_9);
endmodule
