Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 27 11:41:35 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ddr3_decay_test_top_timing_summary_routed.rpt -pb ddr3_decay_test_top_timing_summary_routed.pb -rpx ddr3_decay_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ddr3_decay_test_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                        Violations  
---------  ----------------  ---------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell        32          
LUTAR-1    Warning           LUT drives async reset alert       1           
TIMING-18  Warning           Missing input or output delay      3           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (18)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p_io[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqs_p_io[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.792      -27.646                     64                  515        0.159        0.000                      0                  515        0.264        0.000                       0                   251  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk_idelay_ref_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clk_phy_ddr90_clk_wiz_0   {0.625 1.875}        2.500           400.000         
  clk_phy_ddr_clk_wiz_0     {0.000 1.250}        2.500           400.000         
  clk_phy_sys_clk_wiz_0     {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                       5.749        0.000                      0                   54        0.199        0.000                      0                   54        3.000        0.000                       0                    29  
  clk_idelay_ref_clk_wiz_0                                                                                                                                                    0.264        0.000                       0                     3  
  clk_phy_ddr90_clk_wiz_0                                                                                                                                                     0.345        0.000                       0                     4  
  clk_phy_ddr_clk_wiz_0                                                                                                                                                       0.345        0.000                       0                    20  
  clk_phy_sys_clk_wiz_0          -0.792      -27.646                     64                  377        0.159        0.000                      0                  377        2.000        0.000                       0                   192  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_phy_sys_clk_wiz_0  sys_clk_pin                  0.177        0.000                      0                   15        0.202        0.000                      0                   15  
sys_clk_pin            clk_phy_sys_clk_wiz_0        1.809        0.000                      0                    2        0.202        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_phy_sys_clk_wiz_0  clk_phy_sys_clk_wiz_0        1.295        0.000                      0                   76        0.714        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk_idelay_ref_clk_wiz_0                            
(none)                    clk_phy_ddr90_clk_wiz_0                             
(none)                    clk_phy_ddr_clk_wiz_0                               
(none)                    clk_phy_sys_clk_wiz_0                               
(none)                    clkfbout_clk_wiz_0                                  
(none)                    sys_clk_pin                                         
(none)                                              clk_phy_sys_clk_wiz_0     
(none)                                              sys_clk_pin               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.027ns (24.867%)  route 3.103ns (75.133%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 r  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           1.232     8.461    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.585 r  u_uart_tx_inst/FSM_sequential_state[2]_inv_i_1/O
                         net (fo=1, routed)           0.860     9.445    u_uart_tx_inst/FSM_sequential_state[2]_inv_i_1_n_0
    SLICE_X83Y75         FDSE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.593    15.016    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDSE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y75         FDSE (Setup_fdse_C_D)       -0.062    15.193    u_uart_tx_inst/FSM_sequential_state_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.056ns (28.147%)  route 2.696ns (71.853%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 r  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT5 (Prop_lut5_I4_O)        0.153     8.246 r  u_uart_tx_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.821     9.066    u_uart_tx_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.593    15.016    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y75         FDRE (Setup_fdre_C_D)       -0.270    14.985    u_uart_tx_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.151ns (28.627%)  route 2.870ns (71.373%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 f  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 f  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=10, routed)          0.995     9.211    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X82Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.335 r  u_uart_tx_inst/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.335    u_uart_tx_inst/clk_count[5]
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.029    15.286    u_uart_tx_inst/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.179ns (29.120%)  route 2.870ns (70.880%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 f  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 f  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=10, routed)          0.995     9.211    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X82Y76         LUT3 (Prop_lut3_I0_O)        0.152     9.363 r  u_uart_tx_inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.363    u_uart_tx_inst/clk_count[9]
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.075    15.332    u_uart_tx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.381ns (36.547%)  route 2.398ns (63.453%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 r  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 r  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 r  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           1.232     8.461    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.613 r  u_uart_tx_inst/bit_index[2]_i_2/O
                         net (fo=1, routed)           0.154     8.767    u_uart_tx_inst/bit_index[2]_i_2_n_0
    SLICE_X83Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.093 r  u_uart_tx_inst/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     9.093    u_uart_tx_inst/bit_index[2]_i_1_n_0
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.593    15.016    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y75         FDRE (Setup_fdre_C_D)        0.031    15.286    u_uart_tx_inst/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.151ns (31.617%)  route 2.489ns (68.383%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 f  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 f  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=10, routed)          0.615     8.831    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X83Y76         LUT4 (Prop_lut4_I0_O)        0.124     8.955 r  u_uart_tx_inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.955    u_uart_tx_inst/clk_count[6]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)        0.029    15.286    u_uart_tx_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.151ns (31.634%)  route 2.487ns (68.366%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 f  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 f  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=10, routed)          0.613     8.829    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     8.953 r  u_uart_tx_inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.953    u_uart_tx_inst/clk_count[8]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)        0.031    15.288    u_uart_tx_inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.177ns (32.102%)  route 2.489ns (67.898%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 f  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 f  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=10, routed)          0.615     8.831    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.150     8.981 r  u_uart_tx_inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.981    u_uart_tx_inst/clk_count[7]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X83Y76         FDRE (Setup_fdre_C_D)        0.075    15.332    u_uart_tx_inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.151ns (31.568%)  route 2.495ns (68.432%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 f  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 f  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=10, routed)          0.620     8.837    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I0_O)        0.124     8.961 r  u_uart_tx_inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.961    u_uart_tx_inst/clk_count[2]
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/C
                         clock pessimism              0.297    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X84Y76         FDRE (Setup_fdre_C_D)        0.079    15.358    u_uart_tx_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.180ns (32.108%)  route 2.495ns (67.892%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.478     5.793 f  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.521    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.301     6.822 f  u_uart_tx_inst/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.283     7.105    u_uart_tx_inst/FSM_sequential_state[1]_i_5_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.229 f  u_uart_tx_inst/FSM_sequential_state[1]_i_4/O
                         net (fo=8, routed)           0.863     8.093    u_uart_tx_inst/FSM_sequential_state[1]_i_4_n_0
    SLICE_X83Y75         LUT4 (Prop_lut4_I3_O)        0.124     8.217 r  u_uart_tx_inst/clk_count[9]_i_2/O
                         net (fo=10, routed)          0.620     8.837    u_uart_tx_inst/clk_count[9]_i_2_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I0_O)        0.153     8.990 r  u_uart_tx_inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.990    u_uart_tx_inst/clk_count[3]
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/C
                         clock pessimism              0.297    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X84Y76         FDRE (Setup_fdre_C_D)        0.118    15.397    u_uart_tx_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  6.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_uart_tx_inst/clk_count_reg[5]/Q
                         net (fo=6, routed)           0.130     1.784    u_uart_tx_inst/clk_count_reg_n_0_[5]
    SLICE_X83Y76         LUT5 (Prop_lut5_I2_O)        0.048     1.832 r  u_uart_tx_inst/clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_uart_tx_inst/clk_count[7]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[7]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.107     1.633    u_uart_tx_inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_uart_tx_inst/clk_count_reg[5]/Q
                         net (fo=6, routed)           0.130     1.784    u_uart_tx_inst/clk_count_reg_n_0_[5]
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.829 r  u_uart_tx_inst/clk_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.829    u_uart_tx_inst/clk_count[6]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[6]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.091     1.617    u_uart_tx_inst/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_uart_tx_inst/clk_count_reg[5]/Q
                         net (fo=6, routed)           0.131     1.785    u_uart_tx_inst/clk_count_reg_n_0_[5]
    SLICE_X83Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  u_uart_tx_inst/clk_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.830    u_uart_tx_inst/clk_count[8]
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[8]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X83Y76         FDRE (Hold_fdre_C_D)         0.092     1.618    u_uart_tx_inst/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.512    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.154     1.808    u_uart_tx_inst/state__0[1]
    SLICE_X82Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  u_uart_tx_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    u_uart_tx_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.091     1.616    u_uart_tx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  u_uart_tx_inst/clk_count_reg[4]/Q
                         net (fo=3, routed)           0.149     1.827    u_uart_tx_inst/clk_count_reg_n_0_[4]
    SLICE_X84Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  u_uart_tx_inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.872    u_uart_tx_inst/clk_count[4]
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.121     1.634    u_uart_tx_inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.348%)  route 0.156ns (45.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.512    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_uart_tx_inst/bit_index_reg[1]/Q
                         net (fo=5, routed)           0.156     1.810    u_uart_tx_inst/bit_index_reg_n_0_[1]
    SLICE_X82Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.855 r  u_uart_tx_inst/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    u_uart_tx_inst/bit_index[1]_i_1_n_0
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.092     1.604    u_uart_tx_inst/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.137     1.798    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I2_O)        0.103     1.901 r  u_uart_tx_inst/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    u_uart_tx_inst/clk_count[3]
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.131     1.644    u_uart_tx_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.679%)  route 0.181ns (49.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.512    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_uart_tx_inst/bit_index_reg[1]/Q
                         net (fo=5, routed)           0.181     1.834    u_uart_tx_inst/bit_index_reg_n_0_[1]
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  u_uart_tx_inst/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    u_uart_tx_inst/bit_index[2]_i_1_n_0
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X83Y75         FDRE (Hold_fdre_C_D)         0.092     1.617    u_uart_tx_inst/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.312%)  route 0.137ns (35.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  u_uart_tx_inst/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.137     1.798    u_uart_tx_inst/clk_count_reg_n_0_[1]
    SLICE_X84Y76         LUT4 (Prop_lut4_I1_O)        0.099     1.897 r  u_uart_tx_inst/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    u_uart_tx_inst/clk_count[2]
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X84Y76         FDRE (Hold_fdre_C_D)         0.121     1.634    u_uart_tx_inst/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/clk_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx_inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.220%)  route 0.172ns (42.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  u_uart_tx_inst/clk_count_reg[9]/Q
                         net (fo=2, routed)           0.172     1.813    u_uart_tx_inst/clk_count_reg_n_0_[9]
    SLICE_X82Y76         LUT3 (Prop_lut3_I2_O)        0.102     1.915 r  u_uart_tx_inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.915    u_uart_tx_inst/clk_count[9]
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X82Y76         FDRE (Hold_fdre_C_D)         0.107     1.620    u_uart_tx_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100mhz_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y72     reset_btn_uart_sync_0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y72     reset_btn_uart_sync_1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y75     u_uart_tx_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y75     u_uart_tx_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X83Y75     u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y75     u_uart_tx_inst/bit_index_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y75     u_uart_tx_inst/bit_index_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y75     u_uart_tx_inst/bit_index_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y75     u_uart_tx_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y75     u_uart_tx_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     u_uart_tx_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     u_uart_tx_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_0_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X84Y72     reset_btn_uart_sync_1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y75     u_uart_tx_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y75     u_uart_tx_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     u_uart_tx_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y75     u_uart_tx_inst/FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_idelay_ref_clk_wiz_0
  To Clock:  clk_idelay_ref_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_idelay_ref_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  u_ddr3_phy_inst/u_dly_ref/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    u_clk_wiz/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  u_ddr3_phy_inst/u_dly_ref/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_ddr90_clk_wiz_0
  To Clock:  clk_phy_ddr90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_ddr90_clk_wiz_0
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y2    u_clk_wiz/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y94     u_ddr3_phy_inst/u_serdes_dqs0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y82     u_ddr3_phy_inst/u_serdes_dqs1/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_ddr_clk_wiz_0
  To Clock:  clk_phy_ddr_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_ddr_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    u_clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y98     u_ddr3_phy_inst/u_serdes_dm0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y86     u_ddr3_phy_inst/u_serdes_dm1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y90     u_ddr3_phy_inst/u_serdes_dq0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y95     u_ddr3_phy_inst/u_serdes_dq1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y84     u_ddr3_phy_inst/u_serdes_dq10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y80     u_ddr3_phy_inst/u_serdes_dq11/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y85     u_ddr3_phy_inst/u_serdes_dq12/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y77     u_ddr3_phy_inst/u_serdes_dq13/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y83     u_ddr3_phy_inst/u_serdes_dq14/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack       -0.792ns,  Total Violation      -27.646ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/cas_n_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.076ns (22.276%)  route 3.754ns (77.724%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 10.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.407     7.992    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X89Y69         LUT3 (Prop_lut3_I2_O)        0.124     8.116 r  u_ddr3_phy_inst/rd_en_q[4]_i_2/O
                         net (fo=13, routed)          0.736     8.852    u_ddr3_phy_inst/timer_q_reg[0]
    SLICE_X89Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.976 r  u_ddr3_phy_inst/cas_n_q_i_4/O
                         net (fo=1, routed)           0.401     9.377    u_ddr3_phy_inst/cas_n_q_i_4_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I4_O)        0.124     9.501 r  u_ddr3_phy_inst/cas_n_q_i_1_comp/O
                         net (fo=1, routed)           0.650    10.151    u_ddr3_phy_inst/dfi_cas_n_s
    OLOGIC_X1Y68         FDRE                                         r  u_ddr3_phy_inst/cas_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.581    10.006    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y68         FDRE                                         r  u_ddr3_phy_inst/cas_n_q_reg/C
                         clock pessimism              0.259    10.265    
                         clock uncertainty           -0.072    10.193    
    OLOGIC_X1Y68         FDRE (Setup_fdre_C_D)       -0.834     9.359    u_ddr3_phy_inst/cas_n_q_reg
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led1_o_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.200ns (21.853%)  route 4.291ns (78.147%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 r  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 r  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 f  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 f  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.506    10.365    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.489 r  u_ddr3_phy_inst/status_led1_o_i_1/O
                         net (fo=2, routed)           0.323    10.812    u_ddr3_phy_inst_n_44
    SLICE_X88Y74         FDCE                                         r  status_led1_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.592    10.018    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led1_o_reg/C
                         clock pessimism              0.259    10.277    
                         clock uncertainty           -0.072    10.205    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.169    10.036    status_led1_o_reg
  -------------------------------------------------------------------
                         required time                         10.036    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led2_o_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.200ns (21.853%)  route 4.291ns (78.147%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 r  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 r  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 f  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 f  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 f  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.506    10.365    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.489 r  u_ddr3_phy_inst/status_led1_o_i_1/O
                         net (fo=2, routed)           0.323    10.812    u_ddr3_phy_inst_n_44
    SLICE_X88Y74         FDCE                                         r  status_led2_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.592    10.018    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led2_o_reg/C
                         clock pessimism              0.259    10.277    
                         clock uncertainty           -0.072    10.205    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.169    10.036    status_led2_o_reg
  -------------------------------------------------------------------
                         required time                         10.036    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.200ns (22.313%)  route 4.178ns (77.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 r  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.291    10.150    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.274 r  u_ddr3_phy_inst/data_read_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.425    10.699    data_read_q0
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.590    10.016    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[15]/C
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.072    10.203    
    SLICE_X84Y75         FDCE (Setup_fdce_C_CE)      -0.169    10.034    data_read_q_reg[15]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.200ns (22.313%)  route 4.178ns (77.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 r  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.291    10.150    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.274 r  u_ddr3_phy_inst/data_read_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.425    10.699    data_read_q0
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.590    10.016    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[18]/C
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.072    10.203    
    SLICE_X84Y75         FDCE (Setup_fdce_C_CE)      -0.169    10.034    data_read_q_reg[18]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.200ns (22.313%)  route 4.178ns (77.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 r  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.291    10.150    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.274 r  u_ddr3_phy_inst/data_read_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.425    10.699    data_read_q0
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.590    10.016    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[19]/C
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.072    10.203    
    SLICE_X84Y75         FDCE (Setup_fdce_C_CE)      -0.169    10.034    data_read_q_reg[19]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.200ns (22.313%)  route 4.178ns (77.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 r  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.291    10.150    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.274 r  u_ddr3_phy_inst/data_read_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.425    10.699    data_read_q0
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.590    10.016    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[1]/C
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.072    10.203    
    SLICE_X84Y75         FDCE (Setup_fdce_C_CE)      -0.169    10.034    data_read_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.200ns (22.313%)  route 4.178ns (77.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 r  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.291    10.150    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.274 r  u_ddr3_phy_inst/data_read_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.425    10.699    data_read_q0
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.590    10.016    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[26]/C
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.072    10.203    
    SLICE_X84Y75         FDCE (Setup_fdce_C_CE)      -0.169    10.034    data_read_q_reg[26]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.200ns (22.313%)  route 4.178ns (77.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 r  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.291    10.150    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.274 r  u_ddr3_phy_inst/data_read_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.425    10.699    data_read_q0
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.590    10.016    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[29]/C
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.072    10.203    
    SLICE_X84Y75         FDCE (Setup_fdce_C_CE)      -0.169    10.034    data_read_q_reg[29]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 timer_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.200ns (22.313%)  route 4.178ns (77.687%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.716     5.321    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.456     5.777 f  timer_q_reg[20]/Q
                         net (fo=4, routed)           0.693     6.470    u_ddr3_phy_inst/timer_q_reg[23][20]
    SLICE_X84Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.594 f  u_ddr3_phy_inst/ras_n_q_i_10/O
                         net (fo=9, routed)           0.867     7.461    u_ddr3_phy_inst/ras_n_q_i_10_n_0
    SLICE_X86Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.585 f  u_ddr3_phy_inst/ras_n_q_i_5/O
                         net (fo=36, routed)          0.602     8.187    u_ddr3_phy_inst/ras_n_q_i_5_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.311 r  u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3/O
                         net (fo=2, routed)           0.726     9.037    u_ddr3_phy_inst/FSM_sequential_current_state_q[0]_i_3_n_0
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.161 r  u_ddr3_phy_inst/data_read_q[31]_i_5_comp/O
                         net (fo=1, routed)           0.574     9.735    u_ddr3_phy_inst/data_read_q[31]_i_5_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.859 r  u_ddr3_phy_inst/data_read_q[31]_i_2/O
                         net (fo=2, routed)           0.291    10.150    u_ddr3_phy_inst/data_read_q[31]_i_2_n_0
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.124    10.274 r  u_ddr3_phy_inst/data_read_q[31]_i_1_comp/O
                         net (fo=32, routed)          0.425    10.699    data_read_q0
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.590    10.016    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[2]/C
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.072    10.203    
    SLICE_X84Y75         FDCE (Setup_fdce_C_CE)      -0.169    10.034    data_read_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                 -0.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y74         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_ddr3_phy_inst/rd_capture_q_reg[25]/Q
                         net (fo=1, routed)           0.108     1.763    dfi_rddata_r[25]
    SLICE_X88Y73         FDCE                                         r  data_read_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X88Y73         FDCE                                         r  data_read_q_reg[25]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.076     1.603    data_read_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 start_btn_phy_sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            start_btn_phy_sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.598     1.519    clk_phy_sys
    SLICE_X82Y67         FDCE                                         r  start_btn_phy_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  start_btn_phy_sync_0_reg/Q
                         net (fo=1, routed)           0.116     1.776    start_btn_phy_sync_0
    SLICE_X83Y66         FDCE                                         r  start_btn_phy_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.869     2.036    clk_phy_sys
    SLICE_X83Y66         FDCE                                         r  start_btn_phy_sync_1_reg/C
                         clock pessimism             -0.501     1.534    
    SLICE_X83Y66         FDCE (Hold_fdce_C_D)         0.066     1.600    start_btn_phy_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y74         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_ddr3_phy_inst/rd_capture_q_reg[14]/Q
                         net (fo=1, routed)           0.113     1.767    dfi_rddata_r[14]
    SLICE_X88Y73         FDCE                                         r  data_read_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X88Y73         FDCE                                         r  data_read_q_reg[14]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.064     1.591    data_read_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_serdes_dq8/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.370%)  route 0.610ns (76.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.389     2.309    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y79         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq8/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y79         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq8/CLKDIV
                         clock pessimism             -0.479     1.552    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.111    u_ddr3_phy_inst/u_serdes_dq8
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.067%)  route 0.159ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y75         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_ddr3_phy_inst/rd_capture_q_reg[15]/Q
                         net (fo=1, routed)           0.159     1.813    dfi_rddata_r[15]
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.860     2.027    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[15]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y75         FDCE (Hold_fdce_C_D)         0.064     1.611    data_read_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_serdes_dq13/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.297%)  route 0.612ns (76.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.391     2.312    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y77         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq13/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.863     2.030    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y77         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq13/CLKDIV
                         clock pessimism             -0.479     1.550    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.109    u_ddr3_phy_inst/u_serdes_dq13
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.194%)  route 0.156ns (48.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.595     1.516    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y77         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  u_ddr3_phy_inst/rd_capture_q_reg[19]/Q
                         net (fo=1, routed)           0.156     1.837    dfi_rddata_r[19]
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.860     2.027    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[19]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y75         FDCE (Hold_fdce_C_D)         0.076     1.623    data_read_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_capture_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.045%)  route 0.187ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y74         FDRE                                         r  u_ddr3_phy_inst/rd_capture_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  u_ddr3_phy_inst/rd_capture_q_reg[29]/Q
                         net (fo=1, routed)           0.187     1.841    dfi_rddata_r[29]
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.860     2.027    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[29]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y75         FDCE (Hold_fdce_C_D)         0.076     1.623    data_read_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_ddr3_phy_inst/rd_en_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/rd_en_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.600     1.521    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X85Y65         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  u_ddr3_phy_inst/rd_en_q_reg[1]/Q
                         net (fo=1, routed)           0.119     1.769    u_ddr3_phy_inst/rd_en_q[1]
    SLICE_X84Y65         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.870     2.037    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X84Y65         FDRE                                         r  u_ddr3_phy_inst/rd_en_q_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.005     1.539    u_ddr3_phy_inst/rd_en_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_serdes_dq11/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.271%)  route 0.649ns (77.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.428     2.348    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y80         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq11/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.865     2.032    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y80         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq11/CLKDIV
                         clock pessimism             -0.479     1.552    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.111    u_ddr3_phy_inst/u_serdes_dq11
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_phy_sys_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y90     u_ddr3_phy_inst/u_dq_delay0/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y95     u_ddr3_phy_inst/u_dq_delay1/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y84     u_ddr3_phy_inst/u_dq_delay10/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y80     u_ddr3_phy_inst/u_dq_delay11/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y85     u_ddr3_phy_inst/u_dq_delay12/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y77     u_ddr3_phy_inst/u_dq_delay13/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y83     u_ddr3_phy_inst/u_dq_delay14/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y78     u_ddr3_phy_inst/u_dq_delay15/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y96     u_ddr3_phy_inst/u_dq_delay2/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y88     u_ddr3_phy_inst/u_dq_delay3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X86Y70     FSM_sequential_current_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X86Y70     FSM_sequential_current_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y71     FSM_sequential_current_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y71     FSM_sequential_current_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X84Y69     FSM_sequential_current_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X84Y69     FSM_sequential_current_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y70     FSM_sequential_current_state_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y70     FSM_sequential_current_state_q_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y67     FSM_sequential_current_state_q_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y67     FSM_sequential_current_state_q_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X86Y70     FSM_sequential_current_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X86Y70     FSM_sequential_current_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y71     FSM_sequential_current_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X83Y71     FSM_sequential_current_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X84Y69     FSM_sequential_current_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X84Y69     FSM_sequential_current_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y70     FSM_sequential_current_state_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y70     FSM_sequential_current_state_q_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y67     FSM_sequential_current_state_q_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X85Y67     FSM_sequential_current_state_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 data_read_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.593ns  (logic 1.275ns (27.759%)  route 3.318ns (72.241%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 10.317 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.712    10.317    clk_phy_sys
    SLICE_X88Y73         FDCE                                         r  data_read_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.478    10.795 r  data_read_q_reg[24]/Q
                         net (fo=2, routed)           1.239    12.034    u_uart_tx_inst/tx_data_reg[3]_i_2_0[24]
    SLICE_X83Y71         LUT6 (Prop_lut6_I0_O)        0.301    12.335 f  u_uart_tx_inst/tx_data_reg[2]_i_13/O
                         net (fo=1, routed)           0.469    12.804    u_uart_tx_inst/tx_data_reg[2]_i_13_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.928 r  u_uart_tx_inst/tx_data_reg[2]_i_10/O
                         net (fo=2, routed)           0.652    13.581    u_uart_tx_inst/tx_data_reg[2]_i_10_n_0
    SLICE_X81Y72         LUT2 (Prop_lut2_I1_O)        0.124    13.705 r  u_uart_tx_inst/tx_data_reg[2]_i_3/O
                         net (fo=2, routed)           0.302    14.006    u_uart_tx_inst/tx_data_reg[2]_i_3_n_0
    SLICE_X81Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.130 f  u_uart_tx_inst/tx_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.655    14.786    u_uart_tx_inst/tx_data_reg[1]_i_2_n_0
    SLICE_X80Y71         LUT5 (Prop_lut5_I0_O)        0.124    14.910 r  u_uart_tx_inst/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.910    u_uart_tx_inst/tx_data_reg[1]_i_1_n_0
    SLICE_X80Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/C
                         clock pessimism              0.180    15.194    
                         clock uncertainty           -0.186    15.008    
    SLICE_X80Y71         FDRE (Setup_fdre_C_D)        0.079    15.087    u_uart_tx_inst/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 data_read_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.543ns  (logic 2.059ns (45.324%)  route 2.484ns (54.676%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 10.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.708    10.313    clk_phy_sys
    SLICE_X84Y74         FDCE                                         r  data_read_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y74         FDCE (Prop_fdce_C_Q)         0.518    10.831 r  data_read_q_reg[0]/Q
                         net (fo=2, routed)           0.951    11.782    u_uart_tx_inst/tx_data_reg[3]_i_2_0[0]
    SLICE_X84Y70         LUT3 (Prop_lut3_I0_O)        0.124    11.906 r  u_uart_tx_inst/status_led1_o_i_36/O
                         net (fo=1, routed)           0.000    11.906    u_uart_tx_inst/status_led1_o_i_36_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.419 r  u_uart_tx_inst/status_led1_o_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000    12.419    u_uart_tx_inst/status_led1_o_reg_i_28_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  u_uart_tx_inst/status_led1_o_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.536    u_uart_tx_inst/status_led1_o_reg_i_19_n_0
    SLICE_X84Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.765 r  u_uart_tx_inst/status_led1_o_reg_i_7/CO[2]
                         net (fo=5, routed)           0.823    13.587    u_uart_tx_inst/CO[0]
    SLICE_X80Y71         LUT2 (Prop_lut2_I1_O)        0.310    13.897 f  u_uart_tx_inst/tx_data_reg[3]_i_10/O
                         net (fo=1, routed)           0.418    14.315    u_uart_tx_inst/tx_data_reg[3]_i_10_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.439 r  u_uart_tx_inst/tx_data_reg[3]_i_5/O
                         net (fo=1, routed)           0.292    14.732    u_uart_tx_inst/tx_data_reg[3]_i_5_n_0
    SLICE_X81Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.856 r  u_uart_tx_inst/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.856    u_uart_tx_inst/tx_data_reg[3]_i_1_n_0
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.186    15.005    
    SLICE_X81Y73         FDRE (Setup_fdre_C_D)        0.031    15.036    u_uart_tx_inst/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 uart_char_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.367ns  (logic 1.338ns (30.636%)  route 3.029ns (69.363%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710    10.315    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.419    10.734 r  uart_char_idx_q_reg[1]/Q
                         net (fo=29, routed)          0.643    11.377    u_uart_tx_inst/tx_data_reg_reg[4]_0[1]
    SLICE_X83Y71         LUT2 (Prop_lut2_I0_O)        0.299    11.676 r  u_uart_tx_inst/tx_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.746    12.421    u_uart_tx_inst/tx_data_reg[3]_i_11_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.545 f  u_uart_tx_inst/tx_data_reg[2]_i_12/O
                         net (fo=1, routed)           0.301    12.846    u_uart_tx_inst/tx_data_reg[2]_i_12_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.970 f  u_uart_tx_inst/tx_data_reg[2]_i_7/O
                         net (fo=3, routed)           0.565    13.536    u_uart_tx_inst/tx_data_reg[2]_i_7_n_0
    SLICE_X80Y73         LUT2 (Prop_lut2_I0_O)        0.124    13.660 f  u_uart_tx_inst/tx_data_reg[3]_i_3/O
                         net (fo=3, routed)           0.461    14.121    u_uart_tx_inst/tx_data_reg[3]_i_3_n_0
    SLICE_X79Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.245 f  u_uart_tx_inst/tx_data_reg[6]_i_6/O
                         net (fo=3, routed)           0.313    14.558    u_uart_tx_inst/tx_data_reg[6]_i_6_n_0
    SLICE_X79Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.682 r  u_uart_tx_inst/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.682    u_uart_tx_inst/tx_data_reg[4]_i_1_n_0
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.585    15.008    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.186    15.002    
    SLICE_X79Y73         FDRE (Setup_fdre_C_D)        0.031    15.033    u_uart_tx_inst/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 uart_char_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.231ns  (logic 1.338ns (31.621%)  route 2.893ns (68.378%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710    10.315    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.419    10.734 r  uart_char_idx_q_reg[1]/Q
                         net (fo=29, routed)          0.643    11.377    u_uart_tx_inst/tx_data_reg_reg[4]_0[1]
    SLICE_X83Y71         LUT2 (Prop_lut2_I0_O)        0.299    11.676 r  u_uart_tx_inst/tx_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.746    12.421    u_uart_tx_inst/tx_data_reg[3]_i_11_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.545 f  u_uart_tx_inst/tx_data_reg[2]_i_12/O
                         net (fo=1, routed)           0.301    12.846    u_uart_tx_inst/tx_data_reg[2]_i_12_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.970 f  u_uart_tx_inst/tx_data_reg[2]_i_7/O
                         net (fo=3, routed)           0.565    13.536    u_uart_tx_inst/tx_data_reg[2]_i_7_n_0
    SLICE_X80Y73         LUT2 (Prop_lut2_I0_O)        0.124    13.660 f  u_uart_tx_inst/tx_data_reg[3]_i_3/O
                         net (fo=3, routed)           0.461    14.121    u_uart_tx_inst/tx_data_reg[3]_i_3_n_0
    SLICE_X79Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.245 f  u_uart_tx_inst/tx_data_reg[6]_i_6/O
                         net (fo=3, routed)           0.177    14.422    u_uart_tx_inst/tx_data_reg[6]_i_6_n_0
    SLICE_X79Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.546 r  u_uart_tx_inst/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.546    u_uart_tx_inst/tx_data_reg[5]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586    15.009    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.186    15.003    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.032    15.035    u_uart_tx_inst/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 uart_char_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.226ns  (logic 1.338ns (31.659%)  route 2.888ns (68.341%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710    10.315    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.419    10.734 r  uart_char_idx_q_reg[1]/Q
                         net (fo=29, routed)          0.643    11.377    u_uart_tx_inst/tx_data_reg_reg[4]_0[1]
    SLICE_X83Y71         LUT2 (Prop_lut2_I0_O)        0.299    11.676 r  u_uart_tx_inst/tx_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.746    12.421    u_uart_tx_inst/tx_data_reg[3]_i_11_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.545 r  u_uart_tx_inst/tx_data_reg[2]_i_12/O
                         net (fo=1, routed)           0.301    12.846    u_uart_tx_inst/tx_data_reg[2]_i_12_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.970 r  u_uart_tx_inst/tx_data_reg[2]_i_7/O
                         net (fo=3, routed)           0.565    13.536    u_uart_tx_inst/tx_data_reg[2]_i_7_n_0
    SLICE_X80Y73         LUT2 (Prop_lut2_I0_O)        0.124    13.660 r  u_uart_tx_inst/tx_data_reg[3]_i_3/O
                         net (fo=3, routed)           0.461    14.121    u_uart_tx_inst/tx_data_reg[3]_i_3_n_0
    SLICE_X79Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.245 r  u_uart_tx_inst/tx_data_reg[6]_i_6/O
                         net (fo=3, routed)           0.172    14.417    u_uart_tx_inst/tx_data_reg[6]_i_6_n_0
    SLICE_X79Y72         LUT6 (Prop_lut6_I5_O)        0.124    14.541 r  u_uart_tx_inst/tx_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    14.541    u_uart_tx_inst/tx_data_reg[6]_i_2_n_0
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586    15.009    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.186    15.003    
    SLICE_X79Y72         FDRE (Setup_fdre_C_D)        0.031    15.034    u_uart_tx_inst/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 uart_char_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        4.193ns  (logic 1.338ns (31.907%)  route 2.855ns (68.093%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 10.315 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710    10.315    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.419    10.734 r  uart_char_idx_q_reg[1]/Q
                         net (fo=29, routed)          0.643    11.377    u_uart_tx_inst/tx_data_reg_reg[4]_0[1]
    SLICE_X83Y71         LUT2 (Prop_lut2_I0_O)        0.299    11.676 r  u_uart_tx_inst/tx_data_reg[3]_i_11/O
                         net (fo=8, routed)           0.746    12.421    u_uart_tx_inst/tx_data_reg[3]_i_11_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I2_O)        0.124    12.545 r  u_uart_tx_inst/tx_data_reg[2]_i_12/O
                         net (fo=1, routed)           0.301    12.846    u_uart_tx_inst/tx_data_reg[2]_i_12_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.970 r  u_uart_tx_inst/tx_data_reg[2]_i_7/O
                         net (fo=3, routed)           0.565    13.536    u_uart_tx_inst/tx_data_reg[2]_i_7_n_0
    SLICE_X80Y73         LUT2 (Prop_lut2_I0_O)        0.124    13.660 r  u_uart_tx_inst/tx_data_reg[3]_i_3/O
                         net (fo=3, routed)           0.446    14.106    u_uart_tx_inst/tx_data_reg[3]_i_3_n_0
    SLICE_X81Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.230 r  u_uart_tx_inst/tx_data_reg[0]_i_2/O
                         net (fo=1, routed)           0.154    14.384    u_uart_tx_inst/tx_data_reg[0]_i_2_n_0
    SLICE_X81Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.508 r  u_uart_tx_inst/tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.508    u_uart_tx_inst/tx_data_reg[0]_i_1_n_0
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.592    15.015    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/C
                         clock pessimism              0.180    15.195    
                         clock uncertainty           -0.186    15.009    
    SLICE_X81Y70         FDRE (Setup_fdre_C_D)        0.029    15.038    u_uart_tx_inst/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -14.508    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.902ns  (logic 0.704ns (18.040%)  route 3.198ns (81.960%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.717    10.322    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  FSM_sequential_current_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  FSM_sequential_current_state_q_reg[0]/Q
                         net (fo=91, routed)          1.846    12.624    u_uart_tx_inst/Q[0]
    SLICE_X82Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.748 r  u_uart_tx_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310    13.058    u_uart_tx_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.182 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           1.042    14.224    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.592    15.015    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/C
                         clock pessimism              0.180    15.195    
                         clock uncertainty           -0.186    15.009    
    SLICE_X81Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.804    u_uart_tx_inst/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.617ns  (logic 0.704ns (19.461%)  route 2.913ns (80.539%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.717    10.322    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  FSM_sequential_current_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  FSM_sequential_current_state_q_reg[0]/Q
                         net (fo=91, routed)          1.846    12.624    u_uart_tx_inst/Q[0]
    SLICE_X82Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.748 r  u_uart_tx_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310    13.058    u_uart_tx_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.182 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.758    13.939    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X81Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[2]/C
                         clock pessimism              0.180    15.194    
                         clock uncertainty           -0.186    15.008    
    SLICE_X81Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.803    u_uart_tx_inst/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.612ns  (logic 0.704ns (19.489%)  route 2.908ns (80.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.717    10.322    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  FSM_sequential_current_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  FSM_sequential_current_state_q_reg[0]/Q
                         net (fo=91, routed)          1.846    12.624    u_uart_tx_inst/Q[0]
    SLICE_X82Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.748 r  u_uart_tx_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310    13.058    u_uart_tx_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.182 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.752    13.934    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586    15.009    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.186    15.003    
    SLICE_X79Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.798    u_uart_tx_inst/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - clk_phy_sys_clk_wiz_0 rise@5.000ns)
  Data Path Delay:        3.612ns  (logic 0.704ns (19.489%)  route 2.908ns (80.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.717    10.322    clk_phy_sys
    SLICE_X86Y70         FDCE                                         r  FSM_sequential_current_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDCE (Prop_fdce_C_Q)         0.456    10.778 r  FSM_sequential_current_state_q_reg[0]/Q
                         net (fo=91, routed)          1.846    12.624    u_uart_tx_inst/Q[0]
    SLICE_X82Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.748 r  u_uart_tx_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310    13.058    u_uart_tx_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.124    13.182 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.752    13.934    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586    15.009    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.186    15.003    
    SLICE_X79Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.798    u_uart_tx_inst/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_char_idx_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.227ns (30.335%)  route 0.521ns (69.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.128     1.641 r  uart_char_idx_q_reg[1]/Q
                         net (fo=29, routed)          0.521     2.163    u_uart_tx_inst/tx_data_reg_reg[4]_0[1]
    SLICE_X81Y70         LUT6 (Prop_lut6_I4_O)        0.099     2.262 r  u_uart_tx_inst/tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.262    u_uart_tx_inst/tx_data_reg[0]_i_1_n_0
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.028    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.186     1.968    
    SLICE_X81Y70         FDRE (Hold_fdre_C_D)         0.091     2.059    u_uart_tx_inst/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 uart_char_idx_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.231ns (27.631%)  route 0.605ns (72.369%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_char_idx_q_reg[2]/Q
                         net (fo=27, routed)          0.184     1.839    u_uart_tx_inst/tx_data_reg_reg[4]_0[2]
    SLICE_X83Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.884 f  u_uart_tx_inst/tx_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.421     2.304    u_uart_tx_inst/tx_data_reg[3]_i_2_n_0
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.045     2.349 r  u_uart_tx_inst/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.349    u_uart_tx_inst/tx_data_reg[3]_i_1_n_0
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/C
                         clock pessimism             -0.245     1.778    
                         clock uncertainty            0.186     1.964    
    SLICE_X81Y73         FDRE (Hold_fdre_C_D)         0.092     2.056    u_uart_tx_inst/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 uart_char_idx_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.276ns (32.301%)  route 0.578ns (67.699%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_char_idx_q_reg[2]/Q
                         net (fo=27, routed)          0.184     1.839    u_uart_tx_inst/tx_data_reg_reg[4]_0[2]
    SLICE_X83Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  u_uart_tx_inst/tx_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.274     2.158    u_uart_tx_inst/tx_data_reg[3]_i_2_n_0
    SLICE_X81Y72         LUT2 (Prop_lut2_I0_O)        0.045     2.203 r  u_uart_tx_inst/tx_data_reg[2]_i_3/O
                         net (fo=2, routed)           0.120     2.323    u_uart_tx_inst/tx_data_reg[2]_i_3_n_0
    SLICE_X81Y71         LUT6 (Prop_lut6_I1_O)        0.045     2.368 r  u_uart_tx_inst/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.368    u_uart_tx_inst/tx_data_reg[2]_i_1_n_0
    SLICE_X81Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[2]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.186     1.967    
    SLICE_X81Y71         FDRE (Hold_fdre_C_D)         0.091     2.058    u_uart_tx_inst/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 uart_char_idx_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.276ns (31.618%)  route 0.597ns (68.382%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_char_idx_q_reg[2]/Q
                         net (fo=27, routed)          0.184     1.839    u_uart_tx_inst/tx_data_reg_reg[4]_0[2]
    SLICE_X83Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.884 f  u_uart_tx_inst/tx_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.341     2.224    u_uart_tx_inst/tx_data_reg[3]_i_2_n_0
    SLICE_X79Y72         LUT2 (Prop_lut2_I1_O)        0.045     2.269 r  u_uart_tx_inst/tx_data_reg[6]_i_6/O
                         net (fo=3, routed)           0.072     2.341    u_uart_tx_inst/tx_data_reg[6]_i_6_n_0
    SLICE_X79Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.386 r  u_uart_tx_inst/tx_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     2.386    u_uart_tx_inst/tx_data_reg[6]_i_2_n_0
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[6]/C
                         clock pessimism             -0.245     1.778    
                         clock uncertainty            0.186     1.964    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.092     2.056    u_uart_tx_inst/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 uart_char_idx_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.276ns (31.510%)  route 0.600ns (68.490%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_char_idx_q_reg[2]/Q
                         net (fo=27, routed)          0.184     1.839    u_uart_tx_inst/tx_data_reg_reg[4]_0[2]
    SLICE_X83Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  u_uart_tx_inst/tx_data_reg[3]_i_2/O
                         net (fo=4, routed)           0.341     2.224    u_uart_tx_inst/tx_data_reg[3]_i_2_n_0
    SLICE_X79Y72         LUT2 (Prop_lut2_I1_O)        0.045     2.269 f  u_uart_tx_inst/tx_data_reg[6]_i_6/O
                         net (fo=3, routed)           0.075     2.344    u_uart_tx_inst/tx_data_reg[6]_i_6_n_0
    SLICE_X79Y72         LUT6 (Prop_lut6_I4_O)        0.045     2.389 r  u_uart_tx_inst/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.389    u_uart_tx_inst/tx_data_reg[5]_i_1_n_0
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y72         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[5]/C
                         clock pessimism             -0.245     1.778    
                         clock uncertainty            0.186     1.964    
    SLICE_X79Y72         FDRE (Hold_fdre_C_D)         0.092     2.056    u_uart_tx_inst/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 uart_char_idx_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.781%)  route 0.709ns (79.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X82Y73         FDCE                                         r  uart_char_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  uart_char_idx_q_reg[0]/Q
                         net (fo=28, routed)          0.709     2.363    u_uart_tx_inst/tx_data_reg_reg[4]_0[0]
    SLICE_X79Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.408 r  u_uart_tx_inst/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.408    u_uart_tx_inst/tx_data_reg[4]_i_1_n_0
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/C
                         clock pessimism             -0.245     1.776    
                         clock uncertainty            0.186     1.962    
    SLICE_X79Y73         FDRE (Hold_fdre_C_D)         0.092     2.054    u_uart_tx_inst/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.231ns (24.874%)  route 0.698ns (75.126%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     1.515    clk_phy_sys
    SLICE_X83Y71         FDCE                                         r  FSM_sequential_current_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  FSM_sequential_current_state_q_reg[1]/Q
                         net (fo=87, routed)          0.382     2.038    u_uart_tx_inst/Q[1]
    SLICE_X82Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.083 r  u_uart_tx_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.316     2.399    u_uart_tx_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X82Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.444 r  u_uart_tx_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.444    u_uart_tx_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.186     1.967    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.091     2.058    u_uart_tx_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 uart_current_msg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.128%)  route 0.786ns (80.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.595     1.516    clk_phy_sys
    SLICE_X82Y70         FDCE                                         r  uart_current_msg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  uart_current_msg_q_reg[0]/Q
                         net (fo=18, routed)          0.786     2.444    u_uart_tx_inst/uart_current_msg_q[0]
    SLICE_X80Y71         LUT5 (Prop_lut5_I2_O)        0.045     2.489 r  u_uart_tx_inst/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.489    u_uart_tx_inst/tx_data_reg[1]_i_1_n_0
    SLICE_X80Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X80Y71         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[1]/C
                         clock pessimism             -0.245     1.781    
                         clock uncertainty            0.186     1.967    
    SLICE_X80Y71         FDRE (Hold_fdre_C_D)         0.121     2.088    u_uart_tx_inst/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (23.001%)  route 0.773ns (76.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     1.515    clk_phy_sys
    SLICE_X83Y71         FDCE                                         r  FSM_sequential_current_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  FSM_sequential_current_state_q_reg[1]/Q
                         net (fo=87, routed)          0.382     2.038    u_uart_tx_inst/Q[1]
    SLICE_X82Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.083 r  u_uart_tx_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.124     2.207    u_uart_tx_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.252 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.268     2.520    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/C
                         clock pessimism             -0.245     1.776    
                         clock uncertainty            0.186     1.962    
    SLICE_X79Y73         FDRE (Hold_fdre_C_CE)       -0.039     1.923    u_uart_tx_inst/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_uart_tx_inst/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.231ns (22.848%)  route 0.780ns (77.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     1.515    clk_phy_sys
    SLICE_X83Y71         FDCE                                         r  FSM_sequential_current_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  FSM_sequential_current_state_q_reg[1]/Q
                         net (fo=87, routed)          0.382     2.038    u_uart_tx_inst/Q[1]
    SLICE_X82Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.083 r  u_uart_tx_inst/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.124     2.207    u_uart_tx_inst/FSM_sequential_state[0]_i_2_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.045     2.252 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.274     2.526    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/C
                         clock pessimism             -0.245     1.778    
                         clock uncertainty            0.186     1.964    
    SLICE_X81Y73         FDRE (Hold_fdre_C_CE)       -0.039     1.925    u_uart_tx_inst/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_busy_sync0_clk_phy_sys_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.629ns  (logic 0.743ns (28.266%)  route 1.886ns (71.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.313    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDSE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDSE (Prop_fdse_C_Q)         0.419     5.732 f  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=23, routed)          1.100     6.831    u_uart_tx_inst/state__0[2]
    SLICE_X82Y75         LUT3 (Prop_lut3_I1_O)        0.324     7.155 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.786     7.941    status_led3_o_OBUF
    SLICE_X82Y67         FDPE                                         r  uart_tx_busy_sync0_clk_phy_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.599    10.025    clk_phy_sys
    SLICE_X82Y67         FDPE                                         r  uart_tx_busy_sync0_clk_phy_sys_reg/C
                         clock pessimism              0.180    10.205    
                         clock uncertainty           -0.186    10.019    
    SLICE_X82Y67         FDPE (Setup_fdpe_C_D)       -0.269     9.750    uart_tx_busy_sync0_clk_phy_sys_reg
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 u_uart_tx_inst/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_done_flag_clk_phy_sys_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.580ns (32.011%)  route 1.232ns (67.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.313    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  u_uart_tx_inst/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  u_uart_tx_inst/tx_done_reg/Q
                         net (fo=1, routed)           1.232     7.001    u_uart_tx_inst/uart_tx_done_raw_from_uart
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  u_uart_tx_inst/tx_done_flag_clk_phy_sys_q_i_1/O
                         net (fo=1, routed)           0.000     7.125    u_uart_tx_inst_n_3
    SLICE_X82Y72         FDCE                                         r  tx_done_flag_clk_phy_sys_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.593    10.019    clk_phy_sys
    SLICE_X82Y72         FDCE                                         r  tx_done_flag_clk_phy_sys_q_reg/C
                         clock pessimism              0.180    10.199    
                         clock uncertainty           -0.186    10.013    
    SLICE_X82Y72         FDCE (Setup_fdce_C_D)        0.029    10.042    tx_done_flag_clk_phy_sys_q_reg
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  2.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_busy_sync0_clk_phy_sys_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.190ns (28.432%)  route 0.478ns (71.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.512    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.155     1.809    u_uart_tx_inst/state__0[1]
    SLICE_X82Y75         LUT3 (Prop_lut3_I0_O)        0.049     1.858 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.323     2.181    status_led3_o_OBUF
    SLICE_X82Y67         FDPE                                         r  uart_tx_busy_sync0_clk_phy_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.868     2.035    clk_phy_sys
    SLICE_X82Y67         FDPE                                         r  uart_tx_busy_sync0_clk_phy_sys_reg/C
                         clock pessimism             -0.245     1.789    
                         clock uncertainty            0.186     1.975    
    SLICE_X82Y67         FDPE (Hold_fdpe_C_D)         0.003     1.978    uart_tx_busy_sync0_clk_phy_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_uart_tx_inst/tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_done_flag_clk_phy_sys_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_phy_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.109%)  route 0.619ns (76.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.512    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  u_uart_tx_inst/tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_uart_tx_inst/tx_done_reg/Q
                         net (fo=1, routed)           0.619     2.272    u_uart_tx_inst/uart_tx_done_raw_from_uart
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.317 r  u_uart_tx_inst/tx_done_flag_clk_phy_sys_q_i_1/O
                         net (fo=1, routed)           0.000     2.317    u_uart_tx_inst_n_3
    SLICE_X82Y72         FDCE                                         r  tx_done_flag_clk_phy_sys_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.863     2.030    clk_phy_sys
    SLICE_X82Y72         FDCE                                         r  tx_done_flag_clk_phy_sys_q_reg/C
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.186     1.970    
    SLICE_X82Y72         FDCE (Hold_fdce_C_D)         0.091     2.061    tx_done_flag_clk_phy_sys_q_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  clk_phy_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.140%)  route 2.617ns (81.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.959     8.512    sys_rst_fsm_phy
    SLICE_X86Y68         FDCE                                         f  timer_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.599    10.025    clk_phy_sys
    SLICE_X86Y68         FDCE                                         r  timer_q_reg[15]/C
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.072    10.212    
    SLICE_X86Y68         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    timer_q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.140%)  route 2.617ns (81.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.959     8.512    sys_rst_fsm_phy
    SLICE_X86Y68         FDCE                                         f  timer_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.599    10.025    clk_phy_sys
    SLICE_X86Y68         FDCE                                         r  timer_q_reg[7]/C
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.072    10.212    
    SLICE_X86Y68         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    timer_q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.955     8.508    sys_rst_fsm_phy
    SLICE_X87Y68         FDCE                                         f  timer_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.599    10.025    clk_phy_sys
    SLICE_X87Y68         FDCE                                         r  timer_q_reg[1]/C
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.072    10.212    
    SLICE_X87Y68         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    timer_q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.955     8.508    sys_rst_fsm_phy
    SLICE_X87Y68         FDCE                                         f  timer_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.599    10.025    clk_phy_sys
    SLICE_X87Y68         FDCE                                         r  timer_q_reg[5]/C
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.072    10.212    
    SLICE_X87Y68         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    timer_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.580ns (18.164%)  route 2.613ns (81.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.955     8.508    sys_rst_fsm_phy
    SLICE_X87Y68         FDCE                                         f  timer_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.599    10.025    clk_phy_sys
    SLICE_X87Y68         FDCE                                         r  timer_q_reg[8]/C
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.072    10.212    
    SLICE_X87Y68         FDCE (Recov_fdce_C_CLR)     -0.405     9.807    timer_q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[20]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.580ns (19.593%)  route 2.380ns (80.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 10.022 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.722     8.275    sys_rst_fsm_phy
    SLICE_X83Y69         FDCE                                         f  timer_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.596    10.022    clk_phy_sys
    SLICE_X83Y69         FDCE                                         r  timer_q_reg[20]/C
                         clock pessimism              0.259    10.281    
                         clock uncertainty           -0.072    10.209    
    SLICE_X83Y69         FDCE (Recov_fdce_C_CLR)     -0.405     9.804    timer_q_reg[20]
  -------------------------------------------------------------------
                         required time                          9.804    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_done_flag_clk_phy_sys_q_reg/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.580ns (19.964%)  route 2.325ns (80.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.667     8.220    sys_rst_fsm_phy
    SLICE_X82Y72         FDCE                                         f  tx_done_flag_clk_phy_sys_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.593    10.019    clk_phy_sys
    SLICE_X82Y72         FDCE                                         r  tx_done_flag_clk_phy_sys_q_reg/C
                         clock pessimism              0.259    10.278    
                         clock uncertainty           -0.072    10.206    
    SLICE_X82Y72         FDCE (Recov_fdce_C_CLR)     -0.405     9.801    tx_done_flag_clk_phy_sys_q_reg
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.580ns (20.289%)  route 2.279ns (79.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.621     8.173    sys_rst_fsm_phy
    SLICE_X86Y67         FDCE                                         f  timer_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.601    10.027    clk_phy_sys
    SLICE_X86Y67         FDCE                                         r  timer_q_reg[10]/C
                         clock pessimism              0.259    10.286    
                         clock uncertainty           -0.072    10.214    
    SLICE_X86Y67         FDCE (Recov_fdce_C_CLR)     -0.405     9.809    timer_q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.809    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            timer_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.580ns (20.289%)  route 2.279ns (79.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.621     8.173    sys_rst_fsm_phy
    SLICE_X86Y67         FDCE                                         f  timer_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.601    10.027    clk_phy_sys
    SLICE_X86Y67         FDCE                                         r  timer_q_reg[12]/C
                         clock pessimism              0.259    10.286    
                         clock uncertainty           -0.072    10.214    
    SLICE_X86Y67         FDCE (Recov_fdce_C_CLR)     -0.405     9.809    timer_q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.809    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[14]/CLR
                            (recovery check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_phy_sys_clk_wiz_0 rise@5.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.580ns (20.036%)  route 2.315ns (79.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.658     6.429    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.553 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         1.657     8.209    sys_rst_fsm_phy
    SLICE_X88Y73         FDCE                                         f  data_read_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683    10.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.594    10.020    clk_phy_sys
    SLICE_X88Y73         FDCE                                         r  data_read_q_reg[14]/C
                         clock pessimism              0.259    10.279    
                         clock uncertainty           -0.072    10.207    
    SLICE_X88Y73         FDCE (Recov_fdce_C_CLR)     -0.361     9.846    data_read_q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  1.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led1_o_reg/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.293%)  route 0.496ns (72.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.275     2.195    sys_rst_fsm_phy
    SLICE_X88Y74         FDCE                                         f  status_led1_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.861     2.028    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led1_o_reg/C
                         clock pessimism             -0.479     1.548    
    SLICE_X88Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    status_led1_o_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led2_o_reg/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.293%)  route 0.496ns (72.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.275     2.195    sys_rst_fsm_phy
    SLICE_X88Y74         FDCE                                         f  status_led2_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.861     2.028    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led2_o_reg/C
                         clock pessimism             -0.479     1.548    
    SLICE_X88Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.481    status_led2_o_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.370%)  route 0.494ns (72.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     2.193    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[10]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    data_read_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.370%)  route 0.494ns (72.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     2.193    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[11]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    data_read_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.370%)  route 0.494ns (72.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     2.193    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[12]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    data_read_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[16]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.370%)  route 0.494ns (72.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     2.193    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[16]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    data_read_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[21]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.370%)  route 0.494ns (72.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     2.193    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[21]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    data_read_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.370%)  route 0.494ns (72.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     2.193    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[5]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.457    data_read_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[15]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.694%)  route 0.567ns (75.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.346     2.267    sys_rst_fsm_phy
    SLICE_X84Y75         FDCE                                         f  data_read_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.860     2.027    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[15]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.480    data_read_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 reset_btn_phy_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_read_q_reg[18]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_phy_sys_clk_wiz_0 rise@0.000ns - clk_phy_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.694%)  route 0.567ns (75.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.592     1.513    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  reset_btn_phy_sync_1_reg/Q
                         net (fo=1, routed)           0.221     1.875    u_ddr3_phy_inst/reset_btn_phy_sync_1
    SLICE_X86Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.920 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.346     2.267    sys_rst_fsm_phy
    SLICE_X84Y75         FDCE                                         f  data_read_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.860     2.027    clk_phy_sys
    SLICE_X84Y75         FDCE                                         r  data_read_q_reg[18]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.480    data_read_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.786    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq_io[8]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in8/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 1.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddr3_dq_io[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  u_ddr3_phy_inst/u_pad_dq8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    u_ddr3_phy_inst/dq_in_w_8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.835 r  u_ddr3_phy_inst/u_dq_delay8/DATAOUT
                         net (fo=1, routed)           0.000     1.835    u_ddr3_phy_inst/dq_delayed_w_8
    ILOGIC_X1Y79         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in8/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[10]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in10/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.833ns  (logic 1.833ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddr3_dq_io[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  u_ddr3_phy_inst/u_pad_dq10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    u_ddr3_phy_inst/dq_in_w_10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.833 r  u_ddr3_phy_inst/u_dq_delay10/DATAOUT
                         net (fo=1, routed)           0.000     1.833    u_ddr3_phy_inst/dq_delayed_w_10
    ILOGIC_X1Y84         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in10/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[14]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in14/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.829ns  (logic 1.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddr3_dq_io[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  u_ddr3_phy_inst/u_pad_dq14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    u_ddr3_phy_inst/dq_in_w_14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.829 r  u_ddr3_phy_inst/u_dq_delay14/DATAOUT
                         net (fo=1, routed)           0.000     1.829    u_ddr3_phy_inst/dq_delayed_w_14
    ILOGIC_X1Y83         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in14/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[12]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in12/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.826ns  (logic 1.826ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddr3_dq_io[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  u_ddr3_phy_inst/u_pad_dq12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    u_ddr3_phy_inst/dq_in_w_12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.826 r  u_ddr3_phy_inst/u_dq_delay12/DATAOUT
                         net (fo=1, routed)           0.000     1.826    u_ddr3_phy_inst/dq_delayed_w_12
    ILOGIC_X1Y85         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in12/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[11]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in11/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 1.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddr3_dq_io[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  u_ddr3_phy_inst/u_pad_dq11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    u_ddr3_phy_inst/dq_in_w_11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.823 r  u_ddr3_phy_inst/u_dq_delay11/DATAOUT
                         net (fo=1, routed)           0.000     1.823    u_ddr3_phy_inst/dq_delayed_w_11
    ILOGIC_X1Y80         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in11/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[9]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in9/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.814ns  (logic 1.814ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddr3_dq_io[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  u_ddr3_phy_inst/u_pad_dq9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    u_ddr3_phy_inst/dq_in_w_9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.814 r  u_ddr3_phy_inst/u_dq_delay9/DATAOUT
                         net (fo=1, routed)           0.000     1.814    u_ddr3_phy_inst/dq_delayed_w_9
    ILOGIC_X1Y76         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in9/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[13]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.809ns  (logic 1.809ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq_io[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  u_ddr3_phy_inst/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    u_ddr3_phy_inst/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.809 r  u_ddr3_phy_inst/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     1.809    u_ddr3_phy_inst/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[15]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.808ns  (logic 1.808ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq_io[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  u_ddr3_phy_inst/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    u_ddr3_phy_inst/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.808 r  u_ddr3_phy_inst/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     1.808    u_ddr3_phy_inst/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[5]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.790ns  (logic 1.790ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_ddr3_phy_inst/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_ddr3_phy_inst/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.790 r  u_ddr3_phy_inst/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     1.790    u_ddr3_phy_inst/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[7]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.789ns  (logic 1.789ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  u_ddr3_phy_inst/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    u_ddr3_phy_inst/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.905     1.789 r  u_ddr3_phy_inst/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     1.789    u_ddr3_phy_inst/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddr3_dq_io[0]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in0/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.640ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddr3_dq_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq0/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  u_ddr3_phy_inst/u_pad_dq0/IBUF/O
                         net (fo=1, routed)           0.000     0.329    u_ddr3_phy_inst/dq_in_w_0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.640 r  u_ddr3_phy_inst/u_dq_delay0/DATAOUT
                         net (fo=1, routed)           0.000     0.640    u_ddr3_phy_inst/dq_delayed_w_0
    ILOGIC_X1Y90         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in0/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[1]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in1/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddr3_dq_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  u_ddr3_phy_inst/u_pad_dq1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    u_ddr3_phy_inst/dq_in_w_1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay1/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_1
    ILOGIC_X1Y95         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in1/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[2]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in2/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddr3_dq_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_ddr3_phy_inst/u_pad_dq2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_ddr3_phy_inst/dq_in_w_2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay2/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_2
    ILOGIC_X1Y96         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in2/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[3]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in3/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.651ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddr3_dq_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  u_ddr3_phy_inst/u_pad_dq3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    u_ddr3_phy_inst/dq_in_w_3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.651 r  u_ddr3_phy_inst/u_dq_delay3/DATAOUT
                         net (fo=1, routed)           0.000     0.651    u_ddr3_phy_inst/dq_delayed_w_3
    ILOGIC_X1Y88         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in3/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[6]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in6/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.653ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddr3_dq_io[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  u_ddr3_phy_inst/u_pad_dq6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    u_ddr3_phy_inst/dq_in_w_6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.653 r  u_ddr3_phy_inst/u_dq_delay6/DATAOUT
                         net (fo=1, routed)           0.000     0.653    u_ddr3_phy_inst/dq_delayed_w_6
    ILOGIC_X1Y89         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in6/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[4]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in4/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.656ns  (logic 0.656ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddr3_dq_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  u_ddr3_phy_inst/u_pad_dq4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    u_ddr3_phy_inst/dq_in_w_4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.656 r  u_ddr3_phy_inst/u_dq_delay4/DATAOUT
                         net (fo=1, routed)           0.000     0.656    u_ddr3_phy_inst/dq_delayed_w_4
    ILOGIC_X1Y92         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in4/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[7]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.660ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddr3_dq_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_ddr3_phy_inst/u_pad_dq7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_ddr3_phy_inst/dq_in_w_7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.660 r  u_ddr3_phy_inst/u_dq_delay7/DATAOUT
                         net (fo=1, routed)           0.000     0.660    u_ddr3_phy_inst/dq_delayed_w_7
    ILOGIC_X1Y91         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in7/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[5]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddr3_dq_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  u_ddr3_phy_inst/u_pad_dq5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    u_ddr3_phy_inst/dq_in_w_5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.661 r  u_ddr3_phy_inst/u_dq_delay5/DATAOUT
                         net (fo=1, routed)           0.000     0.661    u_ddr3_phy_inst/dq_delayed_w_5
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[15]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.679ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddr3_dq_io[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  u_ddr3_phy_inst/u_pad_dq15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    u_ddr3_phy_inst/dq_in_w_15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.679 r  u_ddr3_phy_inst/u_dq_delay15/DATAOUT
                         net (fo=1, routed)           0.000     0.679    u_ddr3_phy_inst/dq_delayed_w_15
    ILOGIC_X1Y78         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in15/DDLY
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ddr3_dq_io[13]
                            (input port)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.680ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddr3_dq_io[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    u_ddr3_phy_inst/u_pad_dq13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  u_ddr3_phy_inst/u_pad_dq13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    u_ddr3_phy_inst/dq_in_w_13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.311     0.680 r  u_ddr3_phy_inst/u_dq_delay13/DATAOUT
                         net (fo=1, routed)           0.000     0.680    u_ddr3_phy_inst/dq_delayed_w_13
    ILOGIC_X1Y77         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in13/DDLY
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_idelay_ref_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_idelay_ref_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 0.096ns (2.725%)  route 3.427ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_idelay_ref_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     7.912    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     3.990 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     6.008    u_clk_wiz/inst/clk_idelay_ref_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.104 f  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           1.408     7.513    u_ddr3_phy_inst/clk_idelay_ref
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  u_ddr3_phy_inst/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                            (clock source 'clk_idelay_ref_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_ddr3_phy_inst/u_dly_ref/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.026ns (2.206%)  route 1.152ns (97.794%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_idelay_ref_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_idelay_ref_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=1, routed)           0.505     1.426    u_ddr3_phy_inst/clk_idelay_ref
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  u_ddr3_phy_inst/u_dly_ref/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_ddr90_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.734     5.963    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.515 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     6.516    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     8.879 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.879    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.734     5.963    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.515 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     6.516    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     8.878 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     8.878    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.727     5.956    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.508 r  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     6.509    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363     8.872 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.872    ddr3_dqs_p_io[1]
    U2                                                                r  ddr3_dqs_p_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     2.107 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     4.131    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.227 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     6.037    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     2.115 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     4.133    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.229 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.727     5.956    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     6.508 r  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     6.509    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362     8.871 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     8.871    ddr3_dqs_n_io[1]
    V2                                                                r  ddr3_dqs_n_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.499ns (99.800%)  route 0.001ns (0.200%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.596     2.142    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.334 f  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.335    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.307     2.642 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.642    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.511ns (99.804%)  route 0.001ns (0.195%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.596     2.142    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y94         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.334 f  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     2.335    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.319     2.654 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.654    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_n_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.534ns (99.813%)  route 0.001ns (0.187%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.593     2.139    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.331 f  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     2.332    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.342     2.674 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     2.674    ddr3_dqs_n_io[1]
    V2                                                                r  ddr3_dqs_n_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dqs1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr90_clk_wiz_0  {rise@0.625ns fall@1.875ns period=2.500ns})
  Destination:            ddr3_dqs_p_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.534ns (99.813%)  route 0.001ns (0.187%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr90_clk_wiz_0 rise edge)
                                                      0.625     0.625 r  
    E3                                                0.000     0.625 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.625    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.875 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     1.519    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.545 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     2.169    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.873 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.521    u_clk_wiz/inst/clk_phy_ddr90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.547 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.593     2.139    u_ddr3_phy_inst/clk_phy_ddr90
    OLOGIC_X1Y82         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dqs1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     2.331 f  u_ddr3_phy_inst/u_serdes_dqs1/TQ
                         net (fo=2, routed)           0.001     2.332    u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.342     2.674 r  u_ddr3_phy_inst/u_pad_dqs1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.674    ddr3_dqs_p_io[1]
    U2                                                                r  ddr3_dqs_p_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_ddr_clk_wiz_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.736     5.340    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.892 r  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     5.893    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.256 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     8.256    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.735     5.339    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y95         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.891 r  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     5.892    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.255 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.735     5.339    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.891 r  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     5.892    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.255 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     8.255    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.734     5.338    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y92         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.890 r  u_ddr3_phy_inst/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     5.891    u_ddr3_phy_inst/u_pad_dq4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.254 r  u_ddr3_phy_inst/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     8.254    ddr3_dq_io[4]
    M3                                                                r  ddr3_dq_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.734     5.338    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y91         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.890 r  u_ddr3_phy_inst/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     5.891    u_ddr3_phy_inst/u_pad_dq7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.254 r  u_ddr3_phy_inst/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     8.254    ddr3_dq_io[7]
    M2                                                                r  ddr3_dq_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y90         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq0/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[0]
    K5                                                                r  ddr3_dq_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y88         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[3]
    L6                                                                r  ddr3_dq_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.733     5.337    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y89         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.889 r  u_ddr3_phy_inst/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     5.890    u_ddr3_phy_inst/u_pad_dq6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.253 r  u_ddr3_phy_inst/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     8.253    ddr3_dq_io[6]
    L4                                                                r  ddr3_dq_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq12/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.730     5.334    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y85         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq12/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.886 r  u_ddr3_phy_inst/u_serdes_dq12/TQ
                         net (fo=1, routed)           0.001     5.887    u_ddr3_phy_inst/u_pad_dq12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.250 r  u_ddr3_phy_inst/u_pad_dq12/OBUFT/O
                         net (fo=1, unset)            0.000     8.250    ddr3_dq_io[12]
    V1                                                                r  ddr3_dq_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          1.729     5.333    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y84         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     5.885 r  u_ddr3_phy_inst/u_serdes_dq10/TQ
                         net (fo=1, routed)           0.001     5.886    u_ddr3_phy_inst/u_pad_dq10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363     8.249 r  u_ddr3_phy_inst/u_pad_dq10/OBUFT/O
                         net (fo=1, unset)            0.000     8.249    ddr3_dq_io[10]
    U4                                                                r  ddr3_dq_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq0/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.471ns (99.788%)  route 0.001ns (0.212%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y90         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq0/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq0/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq0/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.279     1.990 r  u_ddr3_phy_inst/u_pad_dq0/OBUFT/O
                         net (fo=1, unset)            0.000     1.990    ddr3_dq_io[0]
    K5                                                                r  ddr3_dq_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq3/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.483ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y88         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq3/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq3/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.291     2.001 r  u_ddr3_phy_inst/u_pad_dq3/OBUFT/O
                         net (fo=1, unset)            0.000     2.001    ddr3_dq_io[3]
    L6                                                                r  ddr3_dq_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq1/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.482ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.597     1.518    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y95         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq1/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.710 f  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     1.711    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.290     2.001 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000     2.001    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq2/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.483ns (99.793%)  route 0.001ns (0.207%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.597     1.518    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.710 f  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     1.711    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.291     2.002 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000     2.002    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq6/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.484ns (99.794%)  route 0.001ns (0.206%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y89         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq6/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq6/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.292     2.002 r  u_ddr3_phy_inst/u_pad_dq6/OBUFT/O
                         net (fo=1, unset)            0.000     2.002    ddr3_dq_io[6]
    L4                                                                r  ddr3_dq_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq4/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.487ns (99.795%)  route 0.001ns (0.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y92         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq4/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq4/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.295     2.005 r  u_ddr3_phy_inst/u_pad_dq4/OBUFT/O
                         net (fo=1, unset)            0.000     2.005    ddr3_dq_io[4]
    M3                                                                r  ddr3_dq_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq7/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.491ns (99.797%)  route 0.001ns (0.203%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.596     1.517    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y91         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq7/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.709 f  u_ddr3_phy_inst/u_serdes_dq7/TQ
                         net (fo=1, routed)           0.001     1.710    u_ddr3_phy_inst/u_pad_dq7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.299     2.010 r  u_ddr3_phy_inst/u_pad_dq7/OBUFT/O
                         net (fo=1, unset)            0.000     2.010    ddr3_dq_io[7]
    M2                                                                r  ddr3_dq_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq5/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.492ns (99.797%)  route 0.001ns (0.203%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.598     1.519    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.711 f  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     1.712    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.300     2.012 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000     2.012    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq15/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.510ns (99.804%)  route 0.001ns (0.196%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.590     1.511    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y78         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq15/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.703 f  u_ddr3_phy_inst/u_serdes_dq15/TQ
                         net (fo=1, routed)           0.001     1.704    u_ddr3_phy_inst/u_pad_dq15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.318     2.022 r  u_ddr3_phy_inst/u_pad_dq15/OBUFT/O
                         net (fo=1, unset)            0.000     2.022    ddr3_dq_io[15]
    R3                                                                r  ddr3_dq_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/u_serdes_dq13/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_ddr_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.511ns (99.805%)  route 0.001ns (0.195%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_ddr_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_ddr_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=50, routed)          0.590     1.511    u_ddr3_phy_inst/clk_phy_ddr
    OLOGIC_X1Y77         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq13/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     1.703 f  u_ddr3_phy_inst/u_serdes_dq13/TQ
                         net (fo=1, routed)           0.001     1.704    u_ddr3_phy_inst/u_pad_dq13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.319     2.023 r  u_ddr3_phy_inst/u_pad_dq13/OBUFT/O
                         net (fo=1, unset)            0.000     2.023    ddr3_dq_io[13]
    T3                                                                r  ddr3_dq_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_phy_sys_clk_wiz_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status_led2_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.092ns (45.420%)  route 4.918ns (54.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led2_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDCE (Prop_fdce_C_Q)         0.518     5.833 r  status_led2_o_reg/Q
                         net (fo=1, routed)           4.918    10.750    status_led2_o_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.325 r  status_led2_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.325    status_led2_o
    T9                                                                r  status_led2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 3.983ns (58.501%)  route 2.825ns (41.499%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.721     5.326    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y82         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.824     8.668    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.770 r  u_ddr3_phy_inst/u_serdes_dq5/TQ
                         net (fo=1, routed)           0.001     9.771    u_ddr3_phy_inst/u_pad_dq5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.134 r  u_ddr3_phy_inst/u_pad_dq5/OBUFT/O
                         net (fo=1, unset)            0.000    12.134    ddr3_dq_io[5]
    M1                                                                r  ddr3_dq_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.649ns  (logic 3.983ns (59.899%)  route 2.666ns (40.101%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.721     5.326    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y82         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.665     8.509    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.611 r  u_ddr3_phy_inst/u_serdes_dq2/TQ
                         net (fo=1, routed)           0.001     9.612    u_ddr3_phy_inst/u_pad_dq2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    11.975 r  u_ddr3_phy_inst/u_pad_dq2/OBUFT/O
                         net (fo=1, unset)            0.000    11.975    ddr3_dq_io[2]
    K3                                                                r  ddr3_dq_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led0_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led0_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 3.986ns (59.873%)  route 2.671ns (40.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X86Y74         FDCE                                         r  status_led0_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDCE (Prop_fdce_C_Q)         0.456     5.771 r  status_led0_o_reg/Q
                         net (fo=1, routed)           2.671     8.442    status_led0_o_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    11.972 r  status_led0_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.972    status_led0_o
    H5                                                                r  status_led0_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led1_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            status_led1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 4.029ns (61.879%)  route 2.482ns (38.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.710     5.315    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led1_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDCE (Prop_fdce_C_Q)         0.518     5.833 r  status_led1_o_reg/Q
                         net (fo=1, routed)           2.482     8.315    status_led1_o_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    11.825 r  status_led1_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.825    status_led1_o
    J5                                                                r  status_led1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dq_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.481ns  (logic 3.983ns (61.460%)  route 2.498ns (38.540%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.721     5.326    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y82         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.497     8.340    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.442 r  u_ddr3_phy_inst/u_serdes_dq1/TQ
                         net (fo=1, routed)           0.001     9.443    u_ddr3_phy_inst/u_pad_dq1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    11.806 r  u_ddr3_phy_inst/u_pad_dq1/OBUFT/O
                         net (fo=1, unset)            0.000    11.806    ddr3_dq_io[1]
    L3                                                                r  ddr3_dq_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_phy_sys_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ck_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.808ns  (logic 1.898ns (24.311%)  route 5.910ns (75.689%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     7.912    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.990 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.008    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.104 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         2.219     8.323    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.447 r  u_ddr3_phy_inst/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.672    10.120    u_ddr3_phy_inst/u_pad_ck/I
    U9                   OBUFDS (Prop_obufds_I_O)     1.678    11.798 r  u_ddr3_phy_inst/u_pad_ck/P/O
                         net (fo=0)                   0.000    11.798    ddr3_ck_p_o[0]
    U9                                                                r  ddr3_ck_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_phy_sys_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ck_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 1.896ns (24.290%)  route 5.911ns (75.710%))
  Logic Levels:           4  (BUFG=1 INV=1 LUT1=1 OBUFDS=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     2.500    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     7.912    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     3.990 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.008    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.104 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         2.219     8.323    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.447 r  u_ddr3_phy_inst/u_pad_ck_i_1/O
                         net (fo=2, routed)           1.673    10.121    u_ddr3_phy_inst/u_pad_ck/I
    V9                   INV (Prop_inv_I_O)           0.001    10.122 f  u_ddr3_phy_inst/u_pad_ck/INV/O
                         net (fo=1, routed)           0.000    10.122    u_ddr3_phy_inst/u_pad_ck/I_B
    V9                   OBUFDS (Prop_obufds_I_O)     1.675    11.797 f  u_ddr3_phy_inst/u_pad_ck/N/O
                         net (fo=0)                   0.000    11.797    ddr3_ck_n_o[0]
    V9                                                                f  ddr3_ck_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dqs_p_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.983ns (63.104%)  route 2.329ns (36.896%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.721     5.326    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y82         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.328     8.172    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.274 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     9.275    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    11.638 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    11.638    ddr3_dqs_p_io[0]
    N2                                                                r  ddr3_dqs_p_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_dqs_n_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.311ns  (logic 3.982ns (63.098%)  route 2.329ns (36.902%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809     5.412    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.721     5.326    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X88Y82         FDRE                                         r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.518     5.844 r  u_ddr3_phy_inst/dqs_out_en_n_q_reg/Q
                         net (fo=72, routed)          2.328     8.172    u_ddr3_phy_inst/dqs_out_en_n_q
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102     9.274 r  u_ddr3_phy_inst/u_serdes_dqs0/TQ
                         net (fo=2, routed)           0.001     9.275    u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    11.637 r  u_ddr3_phy_inst/u_pad_dqs0/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    11.637    ddr3_dqs_n_io[0]
    N1                                                                r  ddr3_dqs_n_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ddr3_phy_inst/reset_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_reset_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.670ns (99.851%)  route 0.001ns (0.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.598     1.519    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y99         FDRE                                         r  u_ddr3_phy_inst/reset_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y99         FDRE (Prop_fdre_C_Q)         0.177     1.696 r  u_ddr3_phy_inst/reset_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.697    ddr3_reset_n_o_OBUF
    K6                   OBUF (Prop_obuf_I_O)         0.493     2.190 r  ddr3_reset_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.190    ddr3_reset_n_o
    K6                                                                r  ddr3_reset_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/cas_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_cas_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.688ns (99.855%)  route 0.001ns (0.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.593     1.514    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y68         FDRE                                         r  u_ddr3_phy_inst/cas_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         FDRE (Prop_fdre_C_Q)         0.177     1.691 r  u_ddr3_phy_inst/cas_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.692    ddr3_cas_n_o_OBUF
    M4                   OBUF (Prop_obuf_I_O)         0.511     2.203 r  ddr3_cas_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.203    ddr3_cas_n_o
    M4                                                                r  ddr3_cas_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.699ns (99.857%)  route 0.001ns (0.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.593     1.514    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y67         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y67         FDRE (Prop_fdre_C_Q)         0.177     1.691 r  u_ddr3_phy_inst/addr_q_reg[2]/Q
                         net (fo=1, routed)           0.001     1.692    ddr3_addr_o_OBUF[2]
    N4                   OBUF (Prop_obuf_I_O)         0.522     2.214 r  ddr3_addr_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.214    ddr3_addr_o[2]
    N4                                                                r  ddr3_addr_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ras_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ras_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.590     1.511    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y71         FDRE                                         r  u_ddr3_phy_inst/ras_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y71         FDRE (Prop_fdre_C_Q)         0.177     1.688 r  u_ddr3_phy_inst/ras_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.689    ddr3_ras_n_o_OBUF
    P3                   OBUF (Prop_obuf_I_O)         0.529     2.219 r  ddr3_ras_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.219    ddr3_ras_n_o
    P3                                                                r  ddr3_ras_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ba_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ba_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.708ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.590     1.511    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y72         FDRE                                         r  u_ddr3_phy_inst/ba_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         FDRE (Prop_fdre_C_Q)         0.177     1.688 r  u_ddr3_phy_inst/ba_q_reg[1]/Q
                         net (fo=1, routed)           0.001     1.689    ddr3_ba_o_OBUF[1]
    P4                   OBUF (Prop_obuf_I_O)         0.531     2.221 r  ddr3_ba_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.221    ddr3_ba_o[1]
    P4                                                                r  ddr3_ba_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/cke_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_cke_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.711ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.589     1.510    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y74         FDRE                                         r  u_ddr3_phy_inst/cke_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y74         FDRE (Prop_fdre_C_Q)         0.177     1.687 r  u_ddr3_phy_inst/cke_q_reg/Q
                         net (fo=1, routed)           0.001     1.688    ddr3_cke_o_OBUF[0]
    N5                   OBUF (Prop_obuf_I_O)         0.534     2.223 r  ddr3_cke_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_cke_o[0]
    N5                                                                r  ddr3_cke_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.706ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     1.515    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y63         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         FDRE (Prop_fdre_C_Q)         0.177     1.692 r  u_ddr3_phy_inst/addr_q_reg[4]/Q
                         net (fo=1, routed)           0.001     1.693    ddr3_addr_o_OBUF[4]
    N6                   OBUF (Prop_obuf_I_O)         0.529     2.223 r  ddr3_addr_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_addr_o[4]
    N6                                                                r  ddr3_addr_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_addr_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.591     1.512    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y69         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y69         FDRE (Prop_fdre_C_Q)         0.177     1.689 r  u_ddr3_phy_inst/addr_q_reg[0]/Q
                         net (fo=1, routed)           0.001     1.690    ddr3_addr_o_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         0.533     2.223 r  ddr3_addr_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.223    ddr3_addr_o[0]
    R2                                                                r  ddr3_addr_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/we_n_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_we_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.712ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.589     1.510    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y73         FDRE                                         r  u_ddr3_phy_inst/we_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y73         FDRE (Prop_fdre_C_Q)         0.177     1.687 r  u_ddr3_phy_inst/we_n_q_reg/Q
                         net (fo=1, routed)           0.001     1.688    ddr3_we_n_o_OBUF
    P5                   OBUF (Prop_obuf_I_O)         0.535     2.224 r  ddr3_we_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.224    ddr3_we_n_o
    P5                                                                r  ddr3_we_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ddr3_phy_inst/ba_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr3_ba_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.710ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.594     1.515    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y66         FDRE                                         r  u_ddr3_phy_inst/ba_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         FDRE (Prop_fdre_C_Q)         0.177     1.692 r  u_ddr3_phy_inst/ba_q_reg[0]/Q
                         net (fo=1, routed)           0.001     1.693    ddr3_ba_o_OBUF[0]
    R1                   OBUF (Prop_obuf_I_O)         0.533     2.227 r  ddr3_ba_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.227    ddr3_ba_o[0]
    R1                                                                r  ddr3_ba_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_i (IN)
                         net (fo=0)                   0.000     5.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.809    10.412    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     8.604 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.624     1.544    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.635ns  (logic 4.041ns (37.991%)  route 6.595ns (62.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.712     5.315    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y73         FDSE                                         r  u_uart_tx_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDSE (Prop_fdse_C_Q)         0.518     5.833 r  u_uart_tx_inst/tx_serial_reg/Q
                         net (fo=1, routed)           6.595    12.427    uart_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    15.950 r  uart_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.950    uart_txd_o
    D10                                                               r  uart_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.414ns  (logic 4.528ns (48.101%)  route 4.886ns (51.899%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.710     5.313    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDSE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDSE (Prop_fdse_C_Q)         0.419     5.732 f  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=23, routed)          1.100     6.831    u_uart_tx_inst/state__0[2]
    SLICE_X82Y75         LUT3 (Prop_lut3_I1_O)        0.324     7.155 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.786    10.941    status_led3_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.726 r  status_led3_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.726    status_led3_o
    T10                                                               r  status_led3_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led3_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.534ns (51.034%)  route 1.472ns (48.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.512    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_uart_tx_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.155     1.809    u_uart_tx_inst/state__0[1]
    SLICE_X82Y75         LUT3 (Prop_lut3_I0_O)        0.049     1.858 r  u_uart_tx_inst/status_led3_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.317     3.175    status_led3_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.344     4.519 r  status_led3_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.519    status_led3_o
    T10                                                               r  status_led3_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.055ns  (logic 1.387ns (34.214%)  route 2.668ns (65.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y73         FDSE                                         r  u_uart_tx_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDSE (Prop_fdse_C_Q)         0.164     1.677 r  u_uart_tx_inst/tx_serial_reg/Q
                         net (fo=1, routed)           2.668     4.345    uart_txd_o_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     5.569 r  uart_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.569    uart_txd_o
    D10                                                               r  uart_txd_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_phy_sys_clk_wiz_0

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/reset_n_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.866ns  (logic 0.124ns (1.399%)  route 8.742ns (98.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.714     8.866    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y99         FDRE                                         r  u_ddr3_phy_inst/reset_n_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y99         FDRE                                         r  u_ddr3_phy_inst/reset_n_q_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dm0/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 0.124ns (1.421%)  route 8.603ns (98.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.576     8.727    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y98         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dm0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y98         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dm0/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq5/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 0.124ns (1.445%)  route 8.455ns (98.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.427     8.579    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y97         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq5/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in5/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 0.124ns (1.445%)  route 8.455ns (98.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.427     8.579    u_ddr3_phy_inst/sys_rst_fsm_phy
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.612     5.038    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y97         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in5/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/cs_n_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.481ns  (logic 0.124ns (1.462%)  route 8.357ns (98.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.330     8.481    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y50         FDRE                                         r  u_ddr3_phy_inst/cs_n_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y50         FDRE                                         r  u_ddr3_phy_inst/cs_n_q_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.423ns  (logic 0.124ns (1.472%)  route 8.299ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.272     8.423    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.588     5.013    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y96         OSERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq2/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in2/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.423ns  (logic 0.124ns (1.472%)  route 8.299ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.272     8.423    u_ddr3_phy_inst/sys_rst_fsm_phy
    ILOGIC_X1Y96         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in2/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.611     5.037    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y96         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in2/CLKDIV

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/u_serdes_dq_in0/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.418ns  (logic 0.124ns (1.473%)  route 8.294ns (98.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.267     8.418    u_ddr3_phy_inst/sys_rst_fsm_phy
    ILOGIC_X1Y90         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.609     5.035    u_ddr3_phy_inst/clk_phy_sys
    ILOGIC_X1Y90         ISERDESE2                                    r  u_ddr3_phy_inst/u_serdes_dq_in0/CLKDIV

Slack:                    inf
  Source:                 start_btn_i
                            (input port)
  Destination:            start_btn_phy_sync_0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.405ns  (logic 1.487ns (17.697%)  route 6.917ns (82.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  start_btn_i (IN)
                         net (fo=0)                   0.000     0.000    start_btn_i
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  start_btn_i_IBUF_inst/O
                         net (fo=1, routed)           6.917     8.405    start_btn_i_IBUF
    SLICE_X82Y67         FDCE                                         r  start_btn_phy_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.599     5.025    clk_phy_sys
    SLICE_X82Y67         FDCE                                         r  start_btn_phy_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/addr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.337ns  (logic 0.124ns (1.487%)  route 8.213ns (98.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           6.028     6.028    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         2.186     8.337    u_ddr3_phy_inst/sys_rst_fsm_phy
    OLOGIC_X1Y52         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.683     5.105    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         1.589     5.014    u_ddr3_phy_inst/clk_phy_sys
    OLOGIC_X1Y52         FDRE                                         r  u_ddr3_phy_inst/addr_q_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_phy_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.661ns  (logic 0.286ns (10.741%)  route 2.375ns (89.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           2.375     2.661    reset_btn_i_IBUF
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.861     2.028    clk_phy_sys
    SLICE_X86Y75         FDRE                                         r  reset_btn_phy_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            data_read_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.056ns  (logic 0.045ns (1.472%)  route 3.011ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     3.056    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[10]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            data_read_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.056ns  (logic 0.045ns (1.472%)  route 3.011ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     3.056    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[11]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            data_read_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.056ns  (logic 0.045ns (1.472%)  route 3.011ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     3.056    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[12]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            data_read_q_reg[16]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.056ns  (logic 0.045ns (1.472%)  route 3.011ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     3.056    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[16]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            data_read_q_reg[21]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.056ns  (logic 0.045ns (1.472%)  route 3.011ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     3.056    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[21]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            data_read_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.056ns  (logic 0.045ns (1.472%)  route 3.011ns (98.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.273     3.056    sys_rst_fsm_phy
    SLICE_X86Y73         FDCE                                         f  data_read_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.862     2.029    clk_phy_sys
    SLICE_X86Y73         FDCE                                         r  data_read_q_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            status_led1_o_reg/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.058ns  (logic 0.045ns (1.471%)  route 3.013ns (98.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.275     3.058    sys_rst_fsm_phy
    SLICE_X88Y74         FDCE                                         f  status_led1_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.861     2.028    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led1_o_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            status_led2_o_reg/CLR
                            (removal check against rising-edge clock clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.058ns  (logic 0.045ns (1.471%)  route 3.013ns (98.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 f  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.275     3.058    sys_rst_fsm_phy
    SLICE_X88Y74         FDCE                                         f  status_led2_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.861     2.028    clk_phy_sys
    SLICE_X88Y74         FDCE                                         r  status_led2_o_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_ddr3_phy_inst/dfi_wr_mask_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_phy_sys_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.058ns  (logic 0.045ns (1.471%)  route 3.013ns (98.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.739     2.739    u_ddr3_phy_inst/locked
    SLICE_X86Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.784 r  u_ddr3_phy_inst/u_serdes_dq0_i_1/O
                         net (fo=171, routed)         0.275     3.058    u_ddr3_phy_inst/sys_rst_fsm_phy
    SLICE_X89Y74         FDRE                                         r  u_ddr3_phy_inst/dfi_wr_mask_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_phy_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.063    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    u_clk_wiz/inst/clk_phy_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=191, routed)         0.861     2.028    u_ddr3_phy_inst/clk_phy_sys
    SLICE_X89Y74         FDRE                                         r  u_ddr3_phy_inst/dfi_wr_mask_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_uart_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 1.518ns (20.999%)  route 5.712ns (79.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         1.518     1.518 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           5.712     7.230    reset_btn_i_IBUF
    SLICE_X84Y72         FDRE                                         r  reset_btn_uart_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.596     5.019    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y72         FDRE                                         r  reset_btn_uart_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_serial_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 0.124ns (1.737%)  route 7.015ns (98.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          1.181     7.139    u_uart_tx_inst/rst_for_uart
    SLICE_X84Y73         FDSE                                         r  u_uart_tx_inst/tx_serial_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y73         FDSE                                         r  u_uart_tx_inst/tx_serial_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 0.124ns (1.825%)  route 6.671ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.837     6.795    u_uart_tx_inst/rst_for_uart
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 0.124ns (1.825%)  route 6.671ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.837     6.795    u_uart_tx_inst/rst_for_uart
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 0.124ns (1.825%)  route 6.671ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.837     6.795    u_uart_tx_inst/rst_for_uart
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 0.124ns (1.825%)  route 6.671ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.837     6.795    u_uart_tx_inst/rst_for_uart
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 0.124ns (1.825%)  route 6.671ns (98.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.837     6.795    u_uart_tx_inst/rst_for_uart
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X84Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.778ns  (logic 0.124ns (1.829%)  route 6.654ns (98.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.612     5.612    u_uart_tx_inst/locked
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.736 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           1.042     6.778    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.592     5.015    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y70         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.684ns  (logic 0.124ns (1.855%)  route 6.560ns (98.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.726     6.684    u_uart_tx_inst/rst_for_uart
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[5]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.684ns  (logic 0.124ns (1.855%)  route 6.560ns (98.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           5.834     5.834    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.124     5.958 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.726     6.684    u_uart_tx_inst/rst_for_uart
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  u_uart_tx_inst/clk_count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.582ns  (logic 0.045ns (1.743%)  route 2.537ns (98.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.537     2.537    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.582 r  u_uart_tx_inst/tx_done_i_1/O
                         net (fo=1, routed)           0.000     2.582    u_uart_tx_inst/tx_done_i_1_n_0
    SLICE_X83Y74         FDRE                                         r  u_uart_tx_inst/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y74         FDRE                                         r  u_uart_tx_inst/tx_done_reg/C

Slack:                    inf
  Source:                 reset_btn_i
                            (input port)
  Destination:            reset_btn_uart_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.639ns  (logic 0.286ns (10.830%)  route 2.353ns (89.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  reset_btn_i (IN)
                         net (fo=0)                   0.000     0.000    reset_btn_i
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_btn_i_IBUF_inst/O
                         net (fo=3, routed)           2.353     2.639    reset_btn_i_IBUF
    SLICE_X84Y72         FDRE                                         r  reset_btn_uart_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk100mhz_i_IBUF_BUFG
    SLICE_X84Y72         FDRE                                         r  reset_btn_uart_sync_0_reg/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.851ns  (logic 0.045ns (1.578%)  route 2.806ns (98.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.539     2.539    u_uart_tx_inst/locked
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.584 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.268     2.851    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     2.022    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X79Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[4]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.858ns  (logic 0.045ns (1.574%)  route 2.813ns (98.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.539     2.539    u_uart_tx_inst/locked
    SLICE_X82Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.584 r  u_uart_tx_inst/tx_data_reg[6]_i_1/O
                         net (fo=7, routed)           0.274     2.858    u_uart_tx_inst/tx_data_reg[6]_i_1_n_0
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X81Y73         FDRE                                         r  u_uart_tx_inst/tx_data_reg_reg[3]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.045ns (1.551%)  route 2.856ns (98.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.621     2.621    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.666 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.235     2.901    u_uart_tx_inst/rst_for_uart
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.045ns (1.551%)  route 2.856ns (98.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.621     2.621    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.666 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.235     2.901    u_uart_tx_inst/rst_for_uart
    SLICE_X83Y75         FDSE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDSE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[2]_inv/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/bit_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.901ns  (logic 0.045ns (1.551%)  route 2.856ns (98.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.621     2.621    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.666 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.235     2.901    u_uart_tx_inst/rst_for_uart
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[2]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.045ns (1.549%)  route 2.860ns (98.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.621     2.621    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.666 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.239     2.905    u_uart_tx_inst/rst_for_uart
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/bit_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.045ns (1.549%)  route 2.860ns (98.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.621     2.621    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.666 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.239     2.905    u_uart_tx_inst/rst_for_uart
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[0]/C

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_uart_tx_inst/bit_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.045ns (1.549%)  route 2.860ns (98.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  u_clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.621     2.621    u_uart_tx_inst/locked
    SLICE_X83Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.666 r  u_uart_tx_inst/FSM_sequential_state[1]_i_1/O
                         net (fo=17, routed)          0.239     2.905    u_uart_tx_inst/rst_for_uart
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_i (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    u_uart_tx_inst/clk100mhz_i_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  u_uart_tx_inst/bit_index_reg[1]/C





