/*
** ###################################################################
**     Processors:          MCXA165VLH
**                          MCXA165VLL
**                          MCXA165VLQ
**                          MCXA165VPN
**                          MCXA166VLH
**                          MCXA166VLL
**                          MCXA166VLQ
**                          MCXA166VPN
**                          MCXA175VLH
**                          MCXA175VLL
**                          MCXA175VLQ
**                          MCXA175VPN
**                          MCXA176VLH
**                          MCXA176VLL
**                          MCXA176VLQ
**                          MCXA176VPN
**                          MCXA275VLH
**                          MCXA275VLL
**                          MCXA275VLQ
**                          MCXA275VPN
**                          MCXA276VLH
**                          MCXA276VLL
**                          MCXA276VLQ
**                          MCXA276VPN
**
**     Version:             rev. 1.0, 2024-03-26
**     Build:               b241120
**
**     Abstract:
**         CMSIS Peripheral Access Layer for SGI
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2024 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2024-03-26)
**         Initial version based on Rev1 DraftC RM
**
** ###################################################################
*/

/*!
 * @file SGI.h
 * @version 1.0
 * @date 2024-03-26
 * @brief CMSIS Peripheral Access Layer for SGI
 *
 * CMSIS Peripheral Access Layer for SGI
 */

#if !defined(SGI_H_)
#define SGI_H_                                   /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MCXA165VLH) || defined(CPU_MCXA165VLL) || defined(CPU_MCXA165VLQ) || defined(CPU_MCXA165VPN))
#include "MCXA165_COMMON.h"
#elif (defined(CPU_MCXA166VLH) || defined(CPU_MCXA166VLL) || defined(CPU_MCXA166VLQ) || defined(CPU_MCXA166VPN))
#include "MCXA166_COMMON.h"
#elif (defined(CPU_MCXA175VLH) || defined(CPU_MCXA175VLL) || defined(CPU_MCXA175VLQ) || defined(CPU_MCXA175VPN))
#include "MCXA175_COMMON.h"
#elif (defined(CPU_MCXA176VLH) || defined(CPU_MCXA176VLL) || defined(CPU_MCXA176VLQ) || defined(CPU_MCXA176VPN))
#include "MCXA176_COMMON.h"
#elif (defined(CPU_MCXA275VLH) || defined(CPU_MCXA275VLL) || defined(CPU_MCXA275VLQ) || defined(CPU_MCXA275VPN))
#include "MCXA275_COMMON.h"
#elif (defined(CPU_MCXA276VLH) || defined(CPU_MCXA276VLL) || defined(CPU_MCXA276VLQ) || defined(CPU_MCXA276VPN))
#include "MCXA276_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- SGI Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGI_Peripheral_Access_Layer SGI Peripheral Access Layer
 * @{
 */

/** SGI - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[512];
  __IO uint32_t SGI_DATIN0A;                       /**< Input Data register 0 - Word-3, offset: 0x200 */
  __IO uint32_t SGI_DATIN0B;                       /**< Input Data register 0 - Word-2, offset: 0x204 */
  __IO uint32_t SGI_DATIN0C;                       /**< Input Data register 0 - Word-1, offset: 0x208 */
  __IO uint32_t SGI_DATIN0D;                       /**< Input Data register 0 - Word-0, offset: 0x20C */
  __IO uint32_t SGI_DATIN1A;                       /**< Input Data register 1 - Word-3, offset: 0x210 */
  __IO uint32_t SGI_DATIN1B;                       /**< Input Data register 1 - Word-2, offset: 0x214 */
  __IO uint32_t SGI_DATIN1C;                       /**< Input Data register 1 - Word-1, offset: 0x218 */
  __IO uint32_t SGI_DATIN1D;                       /**< Input Data register 1 - Word-0, offset: 0x21C */
  __IO uint32_t SGI_DATIN2A;                       /**< Input Data register 2 - Word-3, offset: 0x220 */
  __IO uint32_t SGI_DATIN2B;                       /**< Input Data register 2 - Word-2, offset: 0x224 */
  __IO uint32_t SGI_DATIN2C;                       /**< Input Data register 2 - Word-1, offset: 0x228 */
  __IO uint32_t SGI_DATIN2D;                       /**< Input Data register 2 - Word-0, offset: 0x22C */
  __IO uint32_t SGI_DATIN3A;                       /**< Input Data register 3 - Word-3, offset: 0x230 */
  __IO uint32_t SGI_DATIN3B;                       /**< Input Data register 3 - Word-2, offset: 0x234 */
  __IO uint32_t SGI_DATIN3C;                       /**< Input Data register 3 - Word-1, offset: 0x238 */
  __IO uint32_t SGI_DATIN3D;                       /**< Input Data register 3 - Word-0, offset: 0x23C */
  __IO uint32_t SGI_KEY0A;                         /**< Input Key register 0 - Word-3, offset: 0x240 */
  __IO uint32_t SGI_KEY0B;                         /**< Input Key register 0 - Word-2, offset: 0x244 */
  __IO uint32_t SGI_KEY0C;                         /**< Input Key register 0 - Word-1, offset: 0x248 */
  __IO uint32_t SGI_KEY0D;                         /**< Input Key register 0 - Word-0, offset: 0x24C */
  __IO uint32_t SGI_KEY1A;                         /**< Input Key register 1 - Word-3, offset: 0x250 */
  __IO uint32_t SGI_KEY1B;                         /**< Input Key register 1 - Word-2, offset: 0x254 */
  __IO uint32_t SGI_KEY1C;                         /**< Input Key register 1 - Word-1, offset: 0x258 */
  __IO uint32_t SGI_KEY1D;                         /**< Input Key register 1 - Word-0, offset: 0x25C */
  __IO uint32_t SGI_KEY2A;                         /**< Input Key register 2 - Word-3, offset: 0x260 */
  __IO uint32_t SGI_KEY2B;                         /**< Input Key register 2 - Word-2, offset: 0x264 */
  __IO uint32_t SGI_KEY2C;                         /**< Input Key register 2 - Word-1, offset: 0x268 */
  __IO uint32_t SGI_KEY2D;                         /**< Input Key register 2 - Word-0, offset: 0x26C */
  __IO uint32_t SGI_KEY3A;                         /**< Input Key register 3 - Word-3, offset: 0x270 */
  __IO uint32_t SGI_KEY3B;                         /**< Input Key register 3 - Word-2, offset: 0x274 */
  __IO uint32_t SGI_KEY3C;                         /**< Input Key register 3 - Word-1, offset: 0x278 */
  __IO uint32_t SGI_KEY3D;                         /**< Input Key register 3 - Word-0, offset: 0x27C */
  __IO uint32_t SGI_KEY4A;                         /**< Input Key register 4 - Word-3, offset: 0x280 */
  __IO uint32_t SGI_KEY4B;                         /**< Input Key register 4 - Word-2, offset: 0x284 */
  __IO uint32_t SGI_KEY4C;                         /**< Input Key register 4 - Word-1, offset: 0x288 */
  __IO uint32_t SGI_KEY4D;                         /**< Input Key register 4 - Word-0, offset: 0x28C */
  __IO uint32_t SGI_KEY5A;                         /**< Input Key register 5 - Word-3, offset: 0x290 */
  __IO uint32_t SGI_KEY5B;                         /**< Input Key register 5 - Word-2, offset: 0x294 */
  __IO uint32_t SGI_KEY5C;                         /**< Input Key register 5 - Word-1, offset: 0x298 */
  __IO uint32_t SGI_KEY5D;                         /**< Input Key register 5 - Word-0, offset: 0x29C */
  __IO uint32_t SGI_KEY6A;                         /**< Input Key register 6 - Word-3, offset: 0x2A0 */
  __IO uint32_t SGI_KEY6B;                         /**< Input Key register 6 - Word-2, offset: 0x2A4 */
  __IO uint32_t SGI_KEY6C;                         /**< Input Key register 6 - Word-1, offset: 0x2A8 */
  __IO uint32_t SGI_KEY6D;                         /**< Input Key register 6 - Word-0, offset: 0x2AC */
  __IO uint32_t SGI_KEY7A;                         /**< Input Key register 7 - Word-3, offset: 0x2B0 */
  __IO uint32_t SGI_KEY7B;                         /**< Input Key register 7 - Word-2, offset: 0x2B4 */
  __IO uint32_t SGI_KEY7C;                         /**< Input Key register 7 - Word-1, offset: 0x2B8 */
  __IO uint32_t SGI_KEY7D;                         /**< Input Key register 7 - Word-0, offset: 0x2BC */
  __IO uint32_t SGI_DATOUTA;                       /**< Output Data register - Word-3, offset: 0x2C0 */
  __IO uint32_t SGI_DATOUTB;                       /**< Output Data register - Word-2, offset: 0x2C4 */
  __IO uint32_t SGI_DATOUTC;                       /**< Output Data register - Word-1, offset: 0x2C8 */
  __IO uint32_t SGI_DATOUTD;                       /**< Output Data register - Word-0, offset: 0x2CC */
       uint8_t RESERVED_1[2352];
  __IO uint32_t SGI_STATUS;                        /**< Status register, offset: 0xC00 */
  __IO uint32_t SGI_COUNT;                         /**< Calculation counter, offset: 0xC04 */
  __IO uint32_t SGI_KEYCHK;                        /**< Key checksum register, offset: 0xC08 */
       uint8_t RESERVED_2[244];
  __IO uint32_t SGI_CTRL;                          /**< SGI Control register, offset: 0xD00 */
  __IO uint32_t SGI_CTRL2;                         /**< SGI Control register 2, offset: 0xD04 */
  __IO uint32_t SGI_DUMMY_CTRL;                    /**< Configuration of dummy controls, offset: 0xD08 */
  __IO uint32_t SGI_SFR_SW_MASK;                   /**< Sofware Assisted Masking register ., offset: 0xD0C */
  __IO uint32_t SGI_SFRSEED;                       /**< SFRSEED register for SFRMASK feature., offset: 0xD10 */
  __IO uint32_t SGI_SHA2_CTRL;                     /**< SHA Control Register, offset: 0xD14 */
  __IO uint32_t SGI_SHA_FIFO;                      /**< SHA FIFO lower-bank low, offset: 0xD18 */
  __I  uint32_t SGI_CONFIG;                        /**< SHA Configuration Reg, offset: 0xD1C */
  __I  uint32_t SGI_CONFIG2;                       /**< SHA Configuration 2 Reg, offset: 0xD20 */
  __IO uint32_t SGI_AUTO_MODE;                     /**< SGI Auto Mode Control register, offset: 0xD24 */
  __IO uint32_t SGI_AUTO_DMA_CTRL;                 /**< SGI Auto Mode Control register, offset: 0xD28 */
       uint8_t RESERVED_3[4];
  __IO uint32_t SGI_PRNG_SW_SEED;                  /**< SGI internal PRNG SW seeding register, offset: 0xD30 */
       uint8_t RESERVED_4[12];
  __IO uint32_t SGI_KEY_CTRL;                      /**< SGI Key Control SFR, offset: 0xD40 */
       uint8_t RESERVED_5[12];
  __I  uint32_t SGI_KEY_WRAP;                      /**< Wrapped key read SFR, offset: 0xD50 */
       uint8_t RESERVED_6[436];
  __I  uint32_t SGI_VERSION;                       /**< SGI Version, offset: 0xF08 */
       uint8_t RESERVED_7[180];
  __IO uint32_t SGI_ACCESS_ERR;                    /**< Access Error, offset: 0xFC0 */
  __IO uint32_t SGI_ACCESS_ERR_CLR;                /**< Clear Access Error, offset: 0xFC4 */
       uint8_t RESERVED_8[24];
  __I  uint32_t SGI_INT_STATUS;                    /**< Interrupt status, offset: 0xFE0 */
  __IO uint32_t SGI_INT_ENABLE;                    /**< Interrupt enable, offset: 0xFE4 */
  __IO uint32_t SGI_INT_STATUS_CLR;                /**< Interrupt status clear, offset: 0xFE8 */
  __IO uint32_t SGI_INT_STATUS_SET;                /**< Interrupt status set, offset: 0xFEC */
       uint8_t RESERVED_9[12];
  __I  uint32_t SGI_MODULE_ID;                     /**< Module ID, offset: 0xFFC */
} SGI_Type;

/* ----------------------------------------------------------------------------
   -- SGI Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SGI_Register_Masks SGI Register Masks
 * @{
 */

/*! @name SGI_DATIN0A - Input Data register 0 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN0A_DATIN0A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0A_DATIN0A_SHIFT            (0U)
/*! datin0a - Input Data register */
#define SGI_SGI_DATIN0A_DATIN0A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0A_DATIN0A_SHIFT)) & SGI_SGI_DATIN0A_DATIN0A_MASK)
/*! @} */

/*! @name SGI_DATIN0B - Input Data register 0 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN0B_DATIN0B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0B_DATIN0B_SHIFT            (0U)
/*! datin0b - Input Data register */
#define SGI_SGI_DATIN0B_DATIN0B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0B_DATIN0B_SHIFT)) & SGI_SGI_DATIN0B_DATIN0B_MASK)
/*! @} */

/*! @name SGI_DATIN0C - Input Data register 0 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN0C_DATIN0C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0C_DATIN0C_SHIFT            (0U)
/*! datin0c - Input Data register */
#define SGI_SGI_DATIN0C_DATIN0C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0C_DATIN0C_SHIFT)) & SGI_SGI_DATIN0C_DATIN0C_MASK)
/*! @} */

/*! @name SGI_DATIN0D - Input Data register 0 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN0D_DATIN0D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN0D_DATIN0D_SHIFT            (0U)
/*! datin0d - Input Data register */
#define SGI_SGI_DATIN0D_DATIN0D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN0D_DATIN0D_SHIFT)) & SGI_SGI_DATIN0D_DATIN0D_MASK)
/*! @} */

/*! @name SGI_DATIN1A - Input Data register 1 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN1A_DATIN1A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1A_DATIN1A_SHIFT            (0U)
/*! datin1a - Input Data register */
#define SGI_SGI_DATIN1A_DATIN1A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1A_DATIN1A_SHIFT)) & SGI_SGI_DATIN1A_DATIN1A_MASK)
/*! @} */

/*! @name SGI_DATIN1B - Input Data register 1 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN1B_DATIN1B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1B_DATIN1B_SHIFT            (0U)
/*! datin1b - Input Data register */
#define SGI_SGI_DATIN1B_DATIN1B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1B_DATIN1B_SHIFT)) & SGI_SGI_DATIN1B_DATIN1B_MASK)
/*! @} */

/*! @name SGI_DATIN1C - Input Data register 1 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN1C_DATIN1C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1C_DATIN1C_SHIFT            (0U)
/*! datin1c - Input Data register */
#define SGI_SGI_DATIN1C_DATIN1C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1C_DATIN1C_SHIFT)) & SGI_SGI_DATIN1C_DATIN1C_MASK)
/*! @} */

/*! @name SGI_DATIN1D - Input Data register 1 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN1D_DATIN1D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN1D_DATIN1D_SHIFT            (0U)
/*! datin1d - Input Data register */
#define SGI_SGI_DATIN1D_DATIN1D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN1D_DATIN1D_SHIFT)) & SGI_SGI_DATIN1D_DATIN1D_MASK)
/*! @} */

/*! @name SGI_DATIN2A - Input Data register 2 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN2A_DATIN2A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2A_DATIN2A_SHIFT            (0U)
/*! datin2a - Input Data register */
#define SGI_SGI_DATIN2A_DATIN2A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2A_DATIN2A_SHIFT)) & SGI_SGI_DATIN2A_DATIN2A_MASK)
/*! @} */

/*! @name SGI_DATIN2B - Input Data register 2 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN2B_DATIN2B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2B_DATIN2B_SHIFT            (0U)
/*! datin2b - Input Data register */
#define SGI_SGI_DATIN2B_DATIN2B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2B_DATIN2B_SHIFT)) & SGI_SGI_DATIN2B_DATIN2B_MASK)
/*! @} */

/*! @name SGI_DATIN2C - Input Data register 2 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN2C_DATIN2C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2C_DATIN2C_SHIFT            (0U)
/*! datin2c - Input Data register */
#define SGI_SGI_DATIN2C_DATIN2C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2C_DATIN2C_SHIFT)) & SGI_SGI_DATIN2C_DATIN2C_MASK)
/*! @} */

/*! @name SGI_DATIN2D - Input Data register 2 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN2D_DATIN2D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN2D_DATIN2D_SHIFT            (0U)
/*! datin2d - Input Data register */
#define SGI_SGI_DATIN2D_DATIN2D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN2D_DATIN2D_SHIFT)) & SGI_SGI_DATIN2D_DATIN2D_MASK)
/*! @} */

/*! @name SGI_DATIN3A - Input Data register 3 - Word-3 */
/*! @{ */

#define SGI_SGI_DATIN3A_DATIN3A_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3A_DATIN3A_SHIFT            (0U)
/*! datin3a - Input Data register */
#define SGI_SGI_DATIN3A_DATIN3A(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3A_DATIN3A_SHIFT)) & SGI_SGI_DATIN3A_DATIN3A_MASK)
/*! @} */

/*! @name SGI_DATIN3B - Input Data register 3 - Word-2 */
/*! @{ */

#define SGI_SGI_DATIN3B_DATIN3B_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3B_DATIN3B_SHIFT            (0U)
/*! datin3b - Input Data register */
#define SGI_SGI_DATIN3B_DATIN3B(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3B_DATIN3B_SHIFT)) & SGI_SGI_DATIN3B_DATIN3B_MASK)
/*! @} */

/*! @name SGI_DATIN3C - Input Data register 3 - Word-1 */
/*! @{ */

#define SGI_SGI_DATIN3C_DATIN3C_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3C_DATIN3C_SHIFT            (0U)
/*! datin3c - Input Data register */
#define SGI_SGI_DATIN3C_DATIN3C(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3C_DATIN3C_SHIFT)) & SGI_SGI_DATIN3C_DATIN3C_MASK)
/*! @} */

/*! @name SGI_DATIN3D - Input Data register 3 - Word-0 */
/*! @{ */

#define SGI_SGI_DATIN3D_DATIN3D_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATIN3D_DATIN3D_SHIFT            (0U)
/*! datin3d - Input Data register */
#define SGI_SGI_DATIN3D_DATIN3D(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATIN3D_DATIN3D_SHIFT)) & SGI_SGI_DATIN3D_DATIN3D_MASK)
/*! @} */

/*! @name SGI_KEY0A - Input Key register 0 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY0A_KEY0A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0A_KEY0A_SHIFT                (0U)
/*! key0a - Input Key register */
#define SGI_SGI_KEY0A_KEY0A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0A_KEY0A_SHIFT)) & SGI_SGI_KEY0A_KEY0A_MASK)
/*! @} */

/*! @name SGI_KEY0B - Input Key register 0 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY0B_KEY0B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0B_KEY0B_SHIFT                (0U)
/*! key0b - Input Key register */
#define SGI_SGI_KEY0B_KEY0B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0B_KEY0B_SHIFT)) & SGI_SGI_KEY0B_KEY0B_MASK)
/*! @} */

/*! @name SGI_KEY0C - Input Key register 0 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY0C_KEY0C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0C_KEY0C_SHIFT                (0U)
/*! key0c - Input Key register */
#define SGI_SGI_KEY0C_KEY0C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0C_KEY0C_SHIFT)) & SGI_SGI_KEY0C_KEY0C_MASK)
/*! @} */

/*! @name SGI_KEY0D - Input Key register 0 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY0D_KEY0D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY0D_KEY0D_SHIFT                (0U)
/*! key0d - Input Key register */
#define SGI_SGI_KEY0D_KEY0D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY0D_KEY0D_SHIFT)) & SGI_SGI_KEY0D_KEY0D_MASK)
/*! @} */

/*! @name SGI_KEY1A - Input Key register 1 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY1A_KEY1A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1A_KEY1A_SHIFT                (0U)
/*! key1a - Input Key register */
#define SGI_SGI_KEY1A_KEY1A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1A_KEY1A_SHIFT)) & SGI_SGI_KEY1A_KEY1A_MASK)
/*! @} */

/*! @name SGI_KEY1B - Input Key register 1 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY1B_KEY1B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1B_KEY1B_SHIFT                (0U)
/*! key1b - Input Key register */
#define SGI_SGI_KEY1B_KEY1B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1B_KEY1B_SHIFT)) & SGI_SGI_KEY1B_KEY1B_MASK)
/*! @} */

/*! @name SGI_KEY1C - Input Key register 1 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY1C_KEY1C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1C_KEY1C_SHIFT                (0U)
/*! key1c - Input Key register */
#define SGI_SGI_KEY1C_KEY1C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1C_KEY1C_SHIFT)) & SGI_SGI_KEY1C_KEY1C_MASK)
/*! @} */

/*! @name SGI_KEY1D - Input Key register 1 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY1D_KEY1D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY1D_KEY1D_SHIFT                (0U)
/*! key1d - Input Key register */
#define SGI_SGI_KEY1D_KEY1D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY1D_KEY1D_SHIFT)) & SGI_SGI_KEY1D_KEY1D_MASK)
/*! @} */

/*! @name SGI_KEY2A - Input Key register 2 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY2A_KEY2A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2A_KEY2A_SHIFT                (0U)
/*! key2a - Input Key register */
#define SGI_SGI_KEY2A_KEY2A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2A_KEY2A_SHIFT)) & SGI_SGI_KEY2A_KEY2A_MASK)
/*! @} */

/*! @name SGI_KEY2B - Input Key register 2 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY2B_KEY2B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2B_KEY2B_SHIFT                (0U)
/*! key2b - Input Key register */
#define SGI_SGI_KEY2B_KEY2B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2B_KEY2B_SHIFT)) & SGI_SGI_KEY2B_KEY2B_MASK)
/*! @} */

/*! @name SGI_KEY2C - Input Key register 2 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY2C_KEY2C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2C_KEY2C_SHIFT                (0U)
/*! key2c - Input Key register */
#define SGI_SGI_KEY2C_KEY2C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2C_KEY2C_SHIFT)) & SGI_SGI_KEY2C_KEY2C_MASK)
/*! @} */

/*! @name SGI_KEY2D - Input Key register 2 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY2D_KEY2D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY2D_KEY2D_SHIFT                (0U)
/*! key2d - Input Key register */
#define SGI_SGI_KEY2D_KEY2D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY2D_KEY2D_SHIFT)) & SGI_SGI_KEY2D_KEY2D_MASK)
/*! @} */

/*! @name SGI_KEY3A - Input Key register 3 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY3A_KEY3A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3A_KEY3A_SHIFT                (0U)
/*! key3a - Input Key register */
#define SGI_SGI_KEY3A_KEY3A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3A_KEY3A_SHIFT)) & SGI_SGI_KEY3A_KEY3A_MASK)
/*! @} */

/*! @name SGI_KEY3B - Input Key register 3 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY3B_KEY3B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3B_KEY3B_SHIFT                (0U)
/*! key3b - Input Key register */
#define SGI_SGI_KEY3B_KEY3B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3B_KEY3B_SHIFT)) & SGI_SGI_KEY3B_KEY3B_MASK)
/*! @} */

/*! @name SGI_KEY3C - Input Key register 3 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY3C_KEY3C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3C_KEY3C_SHIFT                (0U)
/*! key3c - Input Key register */
#define SGI_SGI_KEY3C_KEY3C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3C_KEY3C_SHIFT)) & SGI_SGI_KEY3C_KEY3C_MASK)
/*! @} */

/*! @name SGI_KEY3D - Input Key register 3 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY3D_KEY3D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY3D_KEY3D_SHIFT                (0U)
/*! key3d - Input Key register */
#define SGI_SGI_KEY3D_KEY3D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY3D_KEY3D_SHIFT)) & SGI_SGI_KEY3D_KEY3D_MASK)
/*! @} */

/*! @name SGI_KEY4A - Input Key register 4 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY4A_KEY4A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4A_KEY4A_SHIFT                (0U)
/*! key4a - Input Key register */
#define SGI_SGI_KEY4A_KEY4A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4A_KEY4A_SHIFT)) & SGI_SGI_KEY4A_KEY4A_MASK)
/*! @} */

/*! @name SGI_KEY4B - Input Key register 4 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY4B_KEY4B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4B_KEY4B_SHIFT                (0U)
/*! key4b - Input Key register */
#define SGI_SGI_KEY4B_KEY4B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4B_KEY4B_SHIFT)) & SGI_SGI_KEY4B_KEY4B_MASK)
/*! @} */

/*! @name SGI_KEY4C - Input Key register 4 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY4C_KEY4C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4C_KEY4C_SHIFT                (0U)
/*! key4c - Input Key register */
#define SGI_SGI_KEY4C_KEY4C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4C_KEY4C_SHIFT)) & SGI_SGI_KEY4C_KEY4C_MASK)
/*! @} */

/*! @name SGI_KEY4D - Input Key register 4 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY4D_KEY4D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY4D_KEY4D_SHIFT                (0U)
/*! key4d - Input Key register */
#define SGI_SGI_KEY4D_KEY4D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY4D_KEY4D_SHIFT)) & SGI_SGI_KEY4D_KEY4D_MASK)
/*! @} */

/*! @name SGI_KEY5A - Input Key register 5 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY5A_KEY5A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5A_KEY5A_SHIFT                (0U)
/*! key5a - Input Key register */
#define SGI_SGI_KEY5A_KEY5A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5A_KEY5A_SHIFT)) & SGI_SGI_KEY5A_KEY5A_MASK)
/*! @} */

/*! @name SGI_KEY5B - Input Key register 5 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY5B_KEY5B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5B_KEY5B_SHIFT                (0U)
/*! key5b - Input Key register */
#define SGI_SGI_KEY5B_KEY5B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5B_KEY5B_SHIFT)) & SGI_SGI_KEY5B_KEY5B_MASK)
/*! @} */

/*! @name SGI_KEY5C - Input Key register 5 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY5C_KEY5C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5C_KEY5C_SHIFT                (0U)
/*! key5c - Input Key register */
#define SGI_SGI_KEY5C_KEY5C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5C_KEY5C_SHIFT)) & SGI_SGI_KEY5C_KEY5C_MASK)
/*! @} */

/*! @name SGI_KEY5D - Input Key register 5 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY5D_KEY5D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY5D_KEY5D_SHIFT                (0U)
/*! key5d - Input Key register */
#define SGI_SGI_KEY5D_KEY5D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY5D_KEY5D_SHIFT)) & SGI_SGI_KEY5D_KEY5D_MASK)
/*! @} */

/*! @name SGI_KEY6A - Input Key register 6 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY6A_KEY6A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6A_KEY6A_SHIFT                (0U)
/*! key6a - Input Key register */
#define SGI_SGI_KEY6A_KEY6A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6A_KEY6A_SHIFT)) & SGI_SGI_KEY6A_KEY6A_MASK)
/*! @} */

/*! @name SGI_KEY6B - Input Key register 6 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY6B_KEY6B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6B_KEY6B_SHIFT                (0U)
/*! key6b - Input Key register */
#define SGI_SGI_KEY6B_KEY6B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6B_KEY6B_SHIFT)) & SGI_SGI_KEY6B_KEY6B_MASK)
/*! @} */

/*! @name SGI_KEY6C - Input Key register 6 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY6C_KEY6C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6C_KEY6C_SHIFT                (0U)
/*! key6c - Input Key register */
#define SGI_SGI_KEY6C_KEY6C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6C_KEY6C_SHIFT)) & SGI_SGI_KEY6C_KEY6C_MASK)
/*! @} */

/*! @name SGI_KEY6D - Input Key register 6 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY6D_KEY6D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY6D_KEY6D_SHIFT                (0U)
/*! key6d - Input Key register */
#define SGI_SGI_KEY6D_KEY6D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY6D_KEY6D_SHIFT)) & SGI_SGI_KEY6D_KEY6D_MASK)
/*! @} */

/*! @name SGI_KEY7A - Input Key register 7 - Word-3 */
/*! @{ */

#define SGI_SGI_KEY7A_KEY7A_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7A_KEY7A_SHIFT                (0U)
/*! key7a - Input Key register */
#define SGI_SGI_KEY7A_KEY7A(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7A_KEY7A_SHIFT)) & SGI_SGI_KEY7A_KEY7A_MASK)
/*! @} */

/*! @name SGI_KEY7B - Input Key register 7 - Word-2 */
/*! @{ */

#define SGI_SGI_KEY7B_KEY7B_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7B_KEY7B_SHIFT                (0U)
/*! key7b - Input Key register */
#define SGI_SGI_KEY7B_KEY7B(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7B_KEY7B_SHIFT)) & SGI_SGI_KEY7B_KEY7B_MASK)
/*! @} */

/*! @name SGI_KEY7C - Input Key register 7 - Word-1 */
/*! @{ */

#define SGI_SGI_KEY7C_KEY7C_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7C_KEY7C_SHIFT                (0U)
/*! key7c - Input Key register */
#define SGI_SGI_KEY7C_KEY7C(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7C_KEY7C_SHIFT)) & SGI_SGI_KEY7C_KEY7C_MASK)
/*! @} */

/*! @name SGI_KEY7D - Input Key register 7 - Word-0 */
/*! @{ */

#define SGI_SGI_KEY7D_KEY7D_MASK                 (0xFFFFFFFFU)
#define SGI_SGI_KEY7D_KEY7D_SHIFT                (0U)
/*! key7d - Input Key register */
#define SGI_SGI_KEY7D_KEY7D(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY7D_KEY7D_SHIFT)) & SGI_SGI_KEY7D_KEY7D_MASK)
/*! @} */

/*! @name SGI_DATOUTA - Output Data register - Word-3 */
/*! @{ */

#define SGI_SGI_DATOUTA_DATOUTA_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTA_DATOUTA_SHIFT            (0U)
/*! datouta - Output Data register */
#define SGI_SGI_DATOUTA_DATOUTA(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTA_DATOUTA_SHIFT)) & SGI_SGI_DATOUTA_DATOUTA_MASK)
/*! @} */

/*! @name SGI_DATOUTB - Output Data register - Word-2 */
/*! @{ */

#define SGI_SGI_DATOUTB_DATOUTB_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTB_DATOUTB_SHIFT            (0U)
/*! datoutb - Output Data register */
#define SGI_SGI_DATOUTB_DATOUTB(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTB_DATOUTB_SHIFT)) & SGI_SGI_DATOUTB_DATOUTB_MASK)
/*! @} */

/*! @name SGI_DATOUTC - Output Data register - Word-1 */
/*! @{ */

#define SGI_SGI_DATOUTC_DATOUTC_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTC_DATOUTC_SHIFT            (0U)
/*! datoutc - Output Data register */
#define SGI_SGI_DATOUTC_DATOUTC(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTC_DATOUTC_SHIFT)) & SGI_SGI_DATOUTC_DATOUTC_MASK)
/*! @} */

/*! @name SGI_DATOUTD - Output Data register - Word-0 */
/*! @{ */

#define SGI_SGI_DATOUTD_DATOUTD_MASK             (0xFFFFFFFFU)
#define SGI_SGI_DATOUTD_DATOUTD_SHIFT            (0U)
/*! datoutd - Output Data register */
#define SGI_SGI_DATOUTD_DATOUTD(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DATOUTD_DATOUTD_SHIFT)) & SGI_SGI_DATOUTD_DATOUTD_MASK)
/*! @} */

/*! @name SGI_STATUS - Status register */
/*! @{ */

#define SGI_SGI_STATUS_BUSY_MASK                 (0x1U)
#define SGI_SGI_STATUS_BUSY_SHIFT                (0U)
/*! busy - Combined busy flag that remains high */
#define SGI_SGI_STATUS_BUSY(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_BUSY_SHIFT)) & SGI_SGI_STATUS_BUSY_MASK)

#define SGI_SGI_STATUS_OFLOW_MASK                (0x2U)
#define SGI_SGI_STATUS_OFLOW_SHIFT               (1U)
/*! oflow - Overflow in INCR operation flag */
#define SGI_SGI_STATUS_OFLOW(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_OFLOW_SHIFT)) & SGI_SGI_STATUS_OFLOW_MASK)

#define SGI_SGI_STATUS_PRNG_RDY_MASK             (0x4U)
#define SGI_SGI_STATUS_PRNG_RDY_SHIFT            (2U)
/*! prng_rdy - prng is ready after boot-up-phase */
#define SGI_SGI_STATUS_PRNG_RDY(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_PRNG_RDY_SHIFT)) & SGI_SGI_STATUS_PRNG_RDY_MASK)

#define SGI_SGI_STATUS_ERROR_MASK                (0x38U)
#define SGI_SGI_STATUS_ERROR_SHIFT               (3U)
/*! error - Error detected
 *  0b000..ERROR(all values other than 0x05 indicate ERROR)
 *  0b101..NO_ERROR
 */
#define SGI_SGI_STATUS_ERROR(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_ERROR_SHIFT)) & SGI_SGI_STATUS_ERROR_MASK)

#define SGI_SGI_STATUS_SHA2_BUSY_MASK            (0x40U)
#define SGI_SGI_STATUS_SHA2_BUSY_SHIFT           (6U)
/*! sha2_busy - SHA2 is busy */
#define SGI_SGI_STATUS_SHA2_BUSY(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA2_BUSY_SHIFT)) & SGI_SGI_STATUS_SHA2_BUSY_MASK)

#define SGI_SGI_STATUS_IRQ_MASK                  (0x80U)
#define SGI_SGI_STATUS_IRQ_SHIFT                 (7U)
/*! irq - interrupt detected */
#define SGI_SGI_STATUS_IRQ(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_IRQ_SHIFT)) & SGI_SGI_STATUS_IRQ_MASK)

#define SGI_SGI_STATUS_SHA_FIFO_FULL_MASK        (0x100U)
#define SGI_SGI_STATUS_SHA_FIFO_FULL_SHIFT       (8U)
/*! sha_fifo_full - SHA FIFO is full(operates in SHA AUTO mode) */
#define SGI_SGI_STATUS_SHA_FIFO_FULL(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA_FIFO_FULL_SHIFT)) & SGI_SGI_STATUS_SHA_FIFO_FULL_MASK)

#define SGI_SGI_STATUS_SHA_FIFO_LEVEL_MASK       (0x7E00U)
#define SGI_SGI_STATUS_SHA_FIFO_LEVEL_SHIFT      (9U)
/*! sha_fifo_level - SHA FIFO level */
#define SGI_SGI_STATUS_SHA_FIFO_LEVEL(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA_FIFO_LEVEL_SHIFT)) & SGI_SGI_STATUS_SHA_FIFO_LEVEL_MASK)

#define SGI_SGI_STATUS_SHA_ERROR_MASK            (0x8000U)
#define SGI_SGI_STATUS_SHA_ERROR_SHIFT           (15U)
/*! sha_error - SHA ERROR */
#define SGI_SGI_STATUS_SHA_ERROR(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_SHA_ERROR_SHIFT)) & SGI_SGI_STATUS_SHA_ERROR_MASK)

#define SGI_SGI_STATUS_KEY_READ_ERR_MASK         (0x10000U)
#define SGI_SGI_STATUS_KEY_READ_ERR_SHIFT        (16U)
/*! key_read_err - KEY SFR READ ERROR, sticky, cleared only with reset or flush */
#define SGI_SGI_STATUS_KEY_READ_ERR(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_KEY_READ_ERR_SHIFT)) & SGI_SGI_STATUS_KEY_READ_ERR_MASK)

#define SGI_SGI_STATUS_KEY_UNWRAP_ERR_MASK       (0x20000U)
#define SGI_SGI_STATUS_KEY_UNWRAP_ERR_SHIFT      (17U)
/*! key_unwrap_err - KEY UNWRAP ERROR , sticky, cleared only with reset or flush */
#define SGI_SGI_STATUS_KEY_UNWRAP_ERR(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_KEY_UNWRAP_ERR_SHIFT)) & SGI_SGI_STATUS_KEY_UNWRAP_ERR_MASK)

#define SGI_SGI_STATUS_STATUS_RSVD3_MASK         (0x40000U)
#define SGI_SGI_STATUS_STATUS_RSVD3_SHIFT        (18U)
/*! status_rsvd3 - reserved */
#define SGI_SGI_STATUS_STATUS_RSVD3(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_STATUS_RSVD3_SHIFT)) & SGI_SGI_STATUS_STATUS_RSVD3_MASK)

#define SGI_SGI_STATUS_STATUS_RSVD_MASK          (0xFFF80000U)
#define SGI_SGI_STATUS_STATUS_RSVD_SHIFT         (19U)
/*! status_rsvd - reserved */
#define SGI_SGI_STATUS_STATUS_RSVD(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_STATUS_STATUS_RSVD_SHIFT)) & SGI_SGI_STATUS_STATUS_RSVD_MASK)
/*! @} */

/*! @name SGI_COUNT - Calculation counter */
/*! @{ */

#define SGI_SGI_COUNT_COUNT_MASK                 (0xFFFFU)
#define SGI_SGI_COUNT_COUNT_SHIFT                (0U)
/*! count - Calculation counter, incremented with */
#define SGI_SGI_COUNT_COUNT(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_COUNT_COUNT_SHIFT)) & SGI_SGI_COUNT_COUNT_MASK)

#define SGI_SGI_COUNT_COUNT_RSVD_MASK            (0xFFFF0000U)
#define SGI_SGI_COUNT_COUNT_RSVD_SHIFT           (16U)
/*! count_rsvd - reserved */
#define SGI_SGI_COUNT_COUNT_RSVD(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_COUNT_COUNT_RSVD_SHIFT)) & SGI_SGI_COUNT_COUNT_RSVD_MASK)
/*! @} */

/*! @name SGI_KEYCHK - Key checksum register */
/*! @{ */

#define SGI_SGI_KEYCHK_KEYCHKSUM_MASK            (0xFFFFFFFFU)
#define SGI_SGI_KEYCHK_KEYCHKSUM_SHIFT           (0U)
/*! keychksum - Key checksum (32-bit). */
#define SGI_SGI_KEYCHK_KEYCHKSUM(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEYCHK_KEYCHKSUM_SHIFT)) & SGI_SGI_KEYCHK_KEYCHKSUM_MASK)
/*! @} */

/*! @name SGI_CTRL - SGI Control register */
/*! @{ */

#define SGI_SGI_CTRL_START_MASK                  (0x1U)
#define SGI_SGI_CTRL_START_SHIFT                 (0U)
/*! start - Start crypto operation */
#define SGI_SGI_CTRL_START(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_START_SHIFT)) & SGI_SGI_CTRL_START_MASK)

#define SGI_SGI_CTRL_DECRYPT_MASK                (0x2U)
#define SGI_SGI_CTRL_DECRYPT_SHIFT               (1U)
/*! decrypt - Sets Cipher direction(AES and DES) */
#define SGI_SGI_CTRL_DECRYPT(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_DECRYPT_SHIFT)) & SGI_SGI_CTRL_DECRYPT_MASK)

#define SGI_SGI_CTRL_AESKEYSZ_MASK               (0xCU)
#define SGI_SGI_CTRL_AESKEYSZ_SHIFT              (2U)
/*! aeskeysz - Sets AES key size */
#define SGI_SGI_CTRL_AESKEYSZ(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AESKEYSZ_SHIFT)) & SGI_SGI_CTRL_AESKEYSZ_MASK)

#define SGI_SGI_CTRL_CRYPTO_OP_MASK              (0x70U)
#define SGI_SGI_CTRL_CRYPTO_OP_SHIFT             (4U)
/*! crypto_op - Sets 'Crypto Operation' type */
#define SGI_SGI_CTRL_CRYPTO_OP(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_CRYPTO_OP_SHIFT)) & SGI_SGI_CTRL_CRYPTO_OP_MASK)

#define SGI_SGI_CTRL_INSEL_MASK                  (0x780U)
#define SGI_SGI_CTRL_INSEL_SHIFT                 (7U)
/*! insel - 4'b0000 - DATIN[0] */
#define SGI_SGI_CTRL_INSEL(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_INSEL_SHIFT)) & SGI_SGI_CTRL_INSEL_MASK)

#define SGI_SGI_CTRL_OUTSEL_MASK                 (0x3800U)
#define SGI_SGI_CTRL_OUTSEL_SHIFT                (11U)
/*! outsel - 3'b000 - DATOUT = 'Kernel Res' */
#define SGI_SGI_CTRL_OUTSEL(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_OUTSEL_SHIFT)) & SGI_SGI_CTRL_OUTSEL_MASK)

#define SGI_SGI_CTRL_DATOUT_RES_MASK             (0xC000U)
#define SGI_SGI_CTRL_DATOUT_RES_SHIFT            (14U)
/*! datout_res - Kernels data out options */
#define SGI_SGI_CTRL_DATOUT_RES(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_DATOUT_RES_SHIFT)) & SGI_SGI_CTRL_DATOUT_RES_MASK)

#define SGI_SGI_CTRL_AES_EN_MASK                 (0x10000U)
#define SGI_SGI_CTRL_AES_EN_SHIFT                (16U)
/*! aes_en - AES Kernel Enable */
#define SGI_SGI_CTRL_AES_EN(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AES_EN_SHIFT)) & SGI_SGI_CTRL_AES_EN_MASK)

#define SGI_SGI_CTRL_DES_EN_MASK                 (0x20000U)
#define SGI_SGI_CTRL_DES_EN_SHIFT                (17U)
/*! des_en - DES Kernel Enable */
#define SGI_SGI_CTRL_DES_EN(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_DES_EN_SHIFT)) & SGI_SGI_CTRL_DES_EN_MASK)

#define SGI_SGI_CTRL_GCM_EN_MASK                 (0x40000U)
#define SGI_SGI_CTRL_GCM_EN_SHIFT                (18U)
/*! gcm_en - GFMUL Kernel Enable */
#define SGI_SGI_CTRL_GCM_EN(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_GCM_EN_SHIFT)) & SGI_SGI_CTRL_GCM_EN_MASK)

#define SGI_SGI_CTRL_PRNG_EN_MASK                (0x80000U)
#define SGI_SGI_CTRL_PRNG_EN_SHIFT               (19U)
/*! prng_en - PRNG Enable(only if SGI has internal PRNG, Please */
#define SGI_SGI_CTRL_PRNG_EN(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_PRNG_EN_SHIFT)) & SGI_SGI_CTRL_PRNG_EN_MASK)

#define SGI_SGI_CTRL_INKEYSEL_MASK               (0x1F00000U)
#define SGI_SGI_CTRL_INKEYSEL_SHIFT              (20U)
/*! inkeysel - Input key selection */
#define SGI_SGI_CTRL_INKEYSEL(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_INKEYSEL_SHIFT)) & SGI_SGI_CTRL_INKEYSEL_MASK)

#define SGI_SGI_CTRL_TDESKEY_MASK                (0x2000000U)
#define SGI_SGI_CTRL_TDESKEY_SHIFT               (25U)
/*! tdeskey - Triple-DES Key Configuration */
#define SGI_SGI_CTRL_TDESKEY(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_TDESKEY_SHIFT)) & SGI_SGI_CTRL_TDESKEY_MASK)

#define SGI_SGI_CTRL_AES_NO_KL_MASK              (0x4000000U)
#define SGI_SGI_CTRL_AES_NO_KL_SHIFT             (26U)
/*! aes_no_kl - AES No decryption key schedule */
#define SGI_SGI_CTRL_AES_NO_KL(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AES_NO_KL_SHIFT)) & SGI_SGI_CTRL_AES_NO_KL_MASK)

#define SGI_SGI_CTRL_AES_SEL_MASK                (0x8000000U)
#define SGI_SGI_CTRL_AES_SEL_SHIFT               (27U)
/*! aes_sel - AES Dual Selection */
#define SGI_SGI_CTRL_AES_SEL(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_AES_SEL_SHIFT)) & SGI_SGI_CTRL_AES_SEL_MASK)

#define SGI_SGI_CTRL_CTRL_RSVD_MASK              (0xF0000000U)
#define SGI_SGI_CTRL_CTRL_RSVD_SHIFT             (28U)
/*! ctrl_rsvd - reserved */
#define SGI_SGI_CTRL_CTRL_RSVD(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL_CTRL_RSVD_SHIFT)) & SGI_SGI_CTRL_CTRL_RSVD_MASK)
/*! @} */

/*! @name SGI_CTRL2 - SGI Control register 2 */
/*! @{ */

#define SGI_SGI_CTRL2_FLUSH_MASK                 (0x1U)
#define SGI_SGI_CTRL2_FLUSH_SHIFT                (0U)
/*! flush - Start Full SGI Flush */
#define SGI_SGI_CTRL2_FLUSH(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_FLUSH_SHIFT)) & SGI_SGI_CTRL2_FLUSH_MASK)

#define SGI_SGI_CTRL2_KEY_FLUSH_MASK             (0x2U)
#define SGI_SGI_CTRL2_KEY_FLUSH_SHIFT            (1U)
/*! key_flush - Start KEY register-bank Flush */
#define SGI_SGI_CTRL2_KEY_FLUSH(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_KEY_FLUSH_SHIFT)) & SGI_SGI_CTRL2_KEY_FLUSH_MASK)

#define SGI_SGI_CTRL2_DATIN_FLUSH_MASK           (0x4U)
#define SGI_SGI_CTRL2_DATIN_FLUSH_SHIFT          (2U)
/*! datin_flush - Start DATIN register-bank Flush */
#define SGI_SGI_CTRL2_DATIN_FLUSH(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_DATIN_FLUSH_SHIFT)) & SGI_SGI_CTRL2_DATIN_FLUSH_MASK)

#define SGI_SGI_CTRL2_INCR_MASK                  (0x8U)
#define SGI_SGI_CTRL2_INCR_SHIFT                 (3U)
/*! incr - Increment(Triggered by SFR write) */
#define SGI_SGI_CTRL2_INCR(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_INCR_SHIFT)) & SGI_SGI_CTRL2_INCR_MASK)

#define SGI_SGI_CTRL2_XORWR_MASK                 (0x10U)
#define SGI_SGI_CTRL2_XORWR_SHIFT                (4U)
/*! xorwr - Write-XOR control */
#define SGI_SGI_CTRL2_XORWR(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_XORWR_SHIFT)) & SGI_SGI_CTRL2_XORWR_MASK)

#define SGI_SGI_CTRL2_FLUSHWR_MASK               (0x20U)
#define SGI_SGI_CTRL2_FLUSHWR_SHIFT              (5U)
/*! flushwr - Flush Write control */
#define SGI_SGI_CTRL2_FLUSHWR(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_FLUSHWR_SHIFT)) & SGI_SGI_CTRL2_FLUSHWR_MASK)

#define SGI_SGI_CTRL2_INCR_CIN_MASK              (0x40U)
#define SGI_SGI_CTRL2_INCR_CIN_SHIFT             (6U)
/*! incr_cin - Increment Carry-In control */
#define SGI_SGI_CTRL2_INCR_CIN(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_INCR_CIN_SHIFT)) & SGI_SGI_CTRL2_INCR_CIN_MASK)

#define SGI_SGI_CTRL2_CTRL2_RSVD3_MASK           (0x80U)
#define SGI_SGI_CTRL2_CTRL2_RSVD3_SHIFT          (7U)
/*! ctrl2_rsvd3 - reserved */
#define SGI_SGI_CTRL2_CTRL2_RSVD3(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_CTRL2_RSVD3_SHIFT)) & SGI_SGI_CTRL2_CTRL2_RSVD3_MASK)

#define SGI_SGI_CTRL2_SMASKEN_MASK               (0x100U)
#define SGI_SGI_CTRL2_SMASKEN_SHIFT              (8U)
/*! smasken - SFRMASK Enable */
#define SGI_SGI_CTRL2_SMASKEN(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_SMASKEN_SHIFT)) & SGI_SGI_CTRL2_SMASKEN_MASK)

#define SGI_SGI_CTRL2_SMASKSTEP_MASK             (0x200U)
#define SGI_SGI_CTRL2_SMASKSTEP_SHIFT            (9U)
/*! smaskstep - SFRSEED increment control */
#define SGI_SGI_CTRL2_SMASKSTEP(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_SMASKSTEP_SHIFT)) & SGI_SGI_CTRL2_SMASKSTEP_MASK)

#define SGI_SGI_CTRL2_SMASKSW_MASK               (0x400U)
#define SGI_SGI_CTRL2_SMASKSW_SHIFT              (10U)
/*! smasksw - SFRMASK MASK control */
#define SGI_SGI_CTRL2_SMASKSW(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_SMASKSW_SHIFT)) & SGI_SGI_CTRL2_SMASKSW_MASK)

#define SGI_SGI_CTRL2_CTRL2_RSVD2_MASK           (0x800U)
#define SGI_SGI_CTRL2_CTRL2_RSVD2_SHIFT          (11U)
/*! ctrl2_rsvd2 - reserved */
#define SGI_SGI_CTRL2_CTRL2_RSVD2(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_CTRL2_RSVD2_SHIFT)) & SGI_SGI_CTRL2_CTRL2_RSVD2_MASK)

#define SGI_SGI_CTRL2_MOVEM_MASK                 (0xF000U)
#define SGI_SGI_CTRL2_MOVEM_SHIFT                (12U)
/*! movem - 4-bit optional input for MOVEM feature */
#define SGI_SGI_CTRL2_MOVEM(x)                   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_MOVEM_SHIFT)) & SGI_SGI_CTRL2_MOVEM_MASK)

#define SGI_SGI_CTRL2_KEYRES_MASK                (0x1F0000U)
#define SGI_SGI_CTRL2_KEYRES_SHIFT               (16U)
/*! keyres - Selects key registers to be updated when rkey=1 */
#define SGI_SGI_CTRL2_KEYRES(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_KEYRES_SHIFT)) & SGI_SGI_CTRL2_KEYRES_MASK)

#define SGI_SGI_CTRL2_RKEY_MASK                  (0x200000U)
#define SGI_SGI_CTRL2_RKEY_SHIFT                 (21U)
/*! rkey - Crypto result location */
#define SGI_SGI_CTRL2_RKEY(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_RKEY_SHIFT)) & SGI_SGI_CTRL2_RKEY_MASK)

#define SGI_SGI_CTRL2_BYTES_ORDER_MASK           (0x400000U)
#define SGI_SGI_CTRL2_BYTES_ORDER_SHIFT          (22U)
/*! bytes_order - Byte order of regbank read/write data */
#define SGI_SGI_CTRL2_BYTES_ORDER(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_BYTES_ORDER_SHIFT)) & SGI_SGI_CTRL2_BYTES_ORDER_MASK)

#define SGI_SGI_CTRL2_GCM_INXOR_MASK             (0x800000U)
#define SGI_SGI_CTRL2_GCM_INXOR_SHIFT            (23U)
/*! gcm_inxor - GCM INXOR */
#define SGI_SGI_CTRL2_GCM_INXOR(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_GCM_INXOR_SHIFT)) & SGI_SGI_CTRL2_GCM_INXOR_MASK)

#define SGI_SGI_CTRL2_CTRL2_RSVD1_MASK           (0xFF000000U)
#define SGI_SGI_CTRL2_CTRL2_RSVD1_SHIFT          (24U)
/*! ctrl2_rsvd1 - reserved */
#define SGI_SGI_CTRL2_CTRL2_RSVD1(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CTRL2_CTRL2_RSVD1_SHIFT)) & SGI_SGI_CTRL2_CTRL2_RSVD1_MASK)
/*! @} */

/*! @name SGI_DUMMY_CTRL - Configuration of dummy controls */
/*! @{ */

#define SGI_SGI_DUMMY_CTRL_DDCTRL_MASK           (0x3FFU)
#define SGI_SGI_DUMMY_CTRL_DDCTRL_SHIFT          (0U)
/*! ddctrl - DES dummy control */
#define SGI_SGI_DUMMY_CTRL_DDCTRL(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_DDCTRL_SHIFT)) & SGI_SGI_DUMMY_CTRL_DDCTRL_MASK)

#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_MASK     (0xFC00U)
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_SHIFT    (10U)
/*! dmyctl_rsvd2 - reserved */
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_SHIFT)) & SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD2_MASK)

#define SGI_SGI_DUMMY_CTRL_ADCTRL_MASK           (0x3FF0000U)
#define SGI_SGI_DUMMY_CTRL_ADCTRL_SHIFT          (16U)
/*! adctrl - AES dummy control */
#define SGI_SGI_DUMMY_CTRL_ADCTRL(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_ADCTRL_SHIFT)) & SGI_SGI_DUMMY_CTRL_ADCTRL_MASK)

#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_MASK     (0xFC000000U)
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_SHIFT    (26U)
/*! dmyctl_rsvd1 - reserved */
#define SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_SHIFT)) & SGI_SGI_DUMMY_CTRL_DMYCTL_RSVD1_MASK)
/*! @} */

/*! @name SGI_SFR_SW_MASK - Sofware Assisted Masking register . */
/*! @{ */

#define SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_MASK    (0xFFFFFFFFU)
#define SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_SHIFT   (0U)
/*! sfr_mask_val - Seed/mask used for sw level masking */
#define SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL(x)      (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_SHIFT)) & SGI_SGI_SFR_SW_MASK_SFR_MASK_VAL_MASK)
/*! @} */

/*! @name SGI_SFRSEED - SFRSEED register for SFRMASK feature. */
/*! @{ */

#define SGI_SGI_SFRSEED_SFRSEED_MASK             (0xFFFFFFFFU)
#define SGI_SGI_SFRSEED_SFRSEED_SHIFT            (0U)
/*! sfrseed - Seed/mask used for sw level masking */
#define SGI_SGI_SFRSEED_SFRSEED(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SFRSEED_SFRSEED_SHIFT)) & SGI_SGI_SFRSEED_SFRSEED_MASK)
/*! @} */

/*! @name SGI_SHA2_CTRL - SHA Control Register */
/*! @{ */

#define SGI_SGI_SHA2_CTRL_SHA2_EN_MASK           (0x1U)
#define SGI_SGI_SHA2_CTRL_SHA2_EN_SHIFT          (0U)
/*! sha2_en - SHA enable */
#define SGI_SGI_SHA2_CTRL_SHA2_EN(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_EN_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_EN_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_MODE_MASK         (0x2U)
#define SGI_SGI_SHA2_CTRL_SHA2_MODE_SHIFT        (1U)
/*! sha2_mode - SHA mode normal or automatic */
#define SGI_SGI_SHA2_CTRL_SHA2_MODE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_MODE_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_MODE_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_SIZE_MASK         (0xCU)
#define SGI_SGI_SHA2_CTRL_SHA2_SIZE_SHIFT        (2U)
/*! sha2_size - SHA size 0=224;1=256;2=384;3=512 */
#define SGI_SGI_SHA2_CTRL_SHA2_SIZE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_SIZE_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_SIZE_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_MASK      (0xF0U)
#define SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_SHIFT     (4U)
/*! sha2_low_lim - SHA FIFO low limit */
#define SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_LOW_LIM_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_MASK     (0xF00U)
#define SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_SHIFT    (8U)
/*! sha2_high_lim - SHA FIFO high limit */
#define SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_HIGH_LIM_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_MASK     (0x1000U)
#define SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_SHIFT    (12U)
/*! sha2_count_en - SHA Calculation counter enable */
#define SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_COUNT_EN_MASK)

#define SGI_SGI_SHA2_CTRL_HASH_RELOAD_MASK       (0x2000U)
#define SGI_SGI_SHA2_CTRL_HASH_RELOAD_SHIFT      (13U)
/*! hash_reload - SHA HASH reload */
#define SGI_SGI_SHA2_CTRL_HASH_RELOAD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_HASH_RELOAD_SHIFT)) & SGI_SGI_SHA2_CTRL_HASH_RELOAD_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2_STOP_MASK         (0x4000U)
#define SGI_SGI_SHA2_CTRL_SHA2_STOP_SHIFT        (14U)
/*! sha2_stop - STOP SHA AUTO mode */
#define SGI_SGI_SHA2_CTRL_SHA2_STOP(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2_STOP_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2_STOP_MASK)

#define SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_MASK      (0x8000U)
#define SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_SHIFT     (15U)
/*! no_auto_init - SHA no automatic HASH initialisation */
#define SGI_SGI_SHA2_CTRL_NO_AUTO_INIT(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_SHIFT)) & SGI_SGI_SHA2_CTRL_NO_AUTO_INIT_MASK)

#define SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_MASK      (0xFFFF0000U)
#define SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_SHIFT     (16U)
/*! sha2ctl_rsvd - reserved */
#define SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_SHIFT)) & SGI_SGI_SHA2_CTRL_SHA2CTL_RSVD_MASK)
/*! @} */

/*! @name SGI_SHA_FIFO - SHA FIFO lower-bank low */
/*! @{ */

#define SGI_SGI_SHA_FIFO_FIFO_MASK               (0xFFFFFFFFU)
#define SGI_SGI_SHA_FIFO_FIFO_SHIFT              (0U)
/*! fifo - SHA FIFO register */
#define SGI_SGI_SHA_FIFO_FIFO(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_SHA_FIFO_FIFO_SHIFT)) & SGI_SGI_SHA_FIFO_FIFO_MASK)
/*! @} */

/*! @name SGI_CONFIG - SHA Configuration Reg */
/*! @{ */

#define SGI_SGI_CONFIG_ROW_MASK                  (0x1U)
#define SGI_SGI_CONFIG_ROW_SHIFT                 (0U)
/*! row - SGI Diversified for 'ROW' */
#define SGI_SGI_CONFIG_ROW(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_ROW_SHIFT)) & SGI_SGI_CONFIG_ROW_MASK)

#define SGI_SGI_CONFIG_CHINA_MASK                (0x2U)
#define SGI_SGI_CONFIG_CHINA_SHIFT               (1U)
/*! china - SGI Diversified for 'CHINA' */
#define SGI_SGI_CONFIG_CHINA(x)                  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CHINA_SHIFT)) & SGI_SGI_CONFIG_CHINA_MASK)

#define SGI_SGI_CONFIG_CC_MASK                   (0x4U)
#define SGI_SGI_CONFIG_CC_SHIFT                  (2U)
/*! cc - SGI Diversified for 'CC' */
#define SGI_SGI_CONFIG_CC(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CC_SHIFT)) & SGI_SGI_CONFIG_CC_MASK)

#define SGI_SGI_CONFIG_HAS_AES_MASK              (0x8U)
#define SGI_SGI_CONFIG_HAS_AES_SHIFT             (3U)
/*! has_aes - HAS AES */
#define SGI_SGI_CONFIG_HAS_AES(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_AES_SHIFT)) & SGI_SGI_CONFIG_HAS_AES_MASK)

#define SGI_SGI_CONFIG_HAS_DES_MASK              (0x10U)
#define SGI_SGI_CONFIG_HAS_DES_SHIFT             (4U)
/*! has_des - HAS DES */
#define SGI_SGI_CONFIG_HAS_DES(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_DES_SHIFT)) & SGI_SGI_CONFIG_HAS_DES_MASK)

#define SGI_SGI_CONFIG_HAS_SHA_MASK              (0x20U)
#define SGI_SGI_CONFIG_HAS_SHA_SHIFT             (5U)
/*! has_sha - HAS SHA */
#define SGI_SGI_CONFIG_HAS_SHA(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_SHA_SHIFT)) & SGI_SGI_CONFIG_HAS_SHA_MASK)

#define SGI_SGI_CONFIG_HAS_MOVEM_MASK            (0x40U)
#define SGI_SGI_CONFIG_HAS_MOVEM_SHIFT           (6U)
/*! has_movem - HAS MOVEM */
#define SGI_SGI_CONFIG_HAS_MOVEM(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_MOVEM_SHIFT)) & SGI_SGI_CONFIG_HAS_MOVEM_MASK)

#define SGI_SGI_CONFIG_HAS_CMAC_MASK             (0x80U)
#define SGI_SGI_CONFIG_HAS_CMAC_SHIFT            (7U)
/*! has_cmac - HAS CMAC */
#define SGI_SGI_CONFIG_HAS_CMAC(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_CMAC_SHIFT)) & SGI_SGI_CONFIG_HAS_CMAC_MASK)

#define SGI_SGI_CONFIG_HAS_GFMUL_MASK            (0x100U)
#define SGI_SGI_CONFIG_HAS_GFMUL_SHIFT           (8U)
/*! has_gfmul - HAS GFMUL */
#define SGI_SGI_CONFIG_HAS_GFMUL(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_HAS_GFMUL_SHIFT)) & SGI_SGI_CONFIG_HAS_GFMUL_MASK)

#define SGI_SGI_CONFIG_INTERNAL_PRNG_MASK        (0x200U)
#define SGI_SGI_CONFIG_INTERNAL_PRNG_SHIFT       (9U)
/*! internal_prng - HAS INTERNAL PRNG */
#define SGI_SGI_CONFIG_INTERNAL_PRNG(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_INTERNAL_PRNG_SHIFT)) & SGI_SGI_CONFIG_INTERNAL_PRNG_MASK)

#define SGI_SGI_CONFIG_KEY_DIGEST_MASK           (0x400U)
#define SGI_SGI_CONFIG_KEY_DIGEST_SHIFT          (10U)
/*! key_digest - HAS KEY DIGEST */
#define SGI_SGI_CONFIG_KEY_DIGEST(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_KEY_DIGEST_SHIFT)) & SGI_SGI_CONFIG_KEY_DIGEST_MASK)

#define SGI_SGI_CONFIG_COUNT_SIZE_MASK           (0x800U)
#define SGI_SGI_CONFIG_COUNT_SIZE_SHIFT          (11U)
/*! count_size - 0 - COUNT=16, 1 - COUNT=32 */
#define SGI_SGI_CONFIG_COUNT_SIZE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_COUNT_SIZE_SHIFT)) & SGI_SGI_CONFIG_COUNT_SIZE_MASK)

#define SGI_SGI_CONFIG_CONFIGC_RSVD_MASK         (0x1000U)
#define SGI_SGI_CONFIG_CONFIGC_RSVD_SHIFT        (12U)
/*! configc_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGC_RSVD(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGC_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGC_RSVD_MASK)

#define SGI_SGI_CONFIG_FA_MASK                   (0x2000U)
#define SGI_SGI_CONFIG_FA_SHIFT                  (13U)
/*! fa - HAS FA protection */
#define SGI_SGI_CONFIG_FA(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_FA_SHIFT)) & SGI_SGI_CONFIG_FA_MASK)

#define SGI_SGI_CONFIG_CONFIGB2_RSVD_MASK        (0x4000U)
#define SGI_SGI_CONFIG_CONFIGB2_RSVD_SHIFT       (14U)
/*! configb2_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGB2_RSVD(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGB2_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGB2_RSVD_MASK)

#define SGI_SGI_CONFIG_BUS_WIDTH_MASK            (0x8000U)
#define SGI_SGI_CONFIG_BUS_WIDTH_SHIFT           (15U)
/*! bus_width - 0 - BUS_WIDTH=16, 1 - BUS_WIDTH=32 */
#define SGI_SGI_CONFIG_BUS_WIDTH(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_BUS_WIDTH_SHIFT)) & SGI_SGI_CONFIG_BUS_WIDTH_MASK)

#define SGI_SGI_CONFIG_NUM_DATIN_MASK            (0x30000U)
#define SGI_SGI_CONFIG_NUM_DATIN_SHIFT           (16U)
/*! num_datin - NUMBER OF DATIN REGBANKS */
#define SGI_SGI_CONFIG_NUM_DATIN(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_NUM_DATIN_SHIFT)) & SGI_SGI_CONFIG_NUM_DATIN_MASK)

#define SGI_SGI_CONFIG_NUM_KEY_MASK              (0x1C0000U)
#define SGI_SGI_CONFIG_NUM_KEY_SHIFT             (18U)
/*! num_key - NUMBER OR KEY REGBANKS */
#define SGI_SGI_CONFIG_NUM_KEY(x)                (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_NUM_KEY_SHIFT)) & SGI_SGI_CONFIG_NUM_KEY_MASK)

#define SGI_SGI_CONFIG_EDC_MASK                  (0x200000U)
#define SGI_SGI_CONFIG_EDC_SHIFT                 (21U)
/*! edc - DATIN to KERNEL End-to-end EDC is enabled */
#define SGI_SGI_CONFIG_EDC(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_EDC_SHIFT)) & SGI_SGI_CONFIG_EDC_MASK)

#define SGI_SGI_CONFIG_CONFIGB_RSVD_MASK         (0xC00000U)
#define SGI_SGI_CONFIG_CONFIGB_RSVD_SHIFT        (22U)
/*! configb_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGB_RSVD(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGB_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGB_RSVD_MASK)

#define SGI_SGI_CONFIG_SHA_256_ONLY_MASK         (0x1000000U)
#define SGI_SGI_CONFIG_SHA_256_ONLY_SHIFT        (24U)
/*! sha_256_only - HAS SHA-256 ONLY */
#define SGI_SGI_CONFIG_SHA_256_ONLY(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SHA_256_ONLY_SHIFT)) & SGI_SGI_CONFIG_SHA_256_ONLY_MASK)

#define SGI_SGI_CONFIG_SPB_SUPPORT_MASK          (0x2000000U)
#define SGI_SGI_CONFIG_SPB_SUPPORT_SHIFT         (25U)
/*! spb_support - ID_CFG_SGI_SPB_SUPPORT is set */
#define SGI_SGI_CONFIG_SPB_SUPPORT(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SPB_SUPPORT_SHIFT)) & SGI_SGI_CONFIG_SPB_SUPPORT_MASK)

#define SGI_SGI_CONFIG_SPB_MASKING_MASK          (0x4000000U)
#define SGI_SGI_CONFIG_SPB_MASKING_SHIFT         (26U)
/*! spb_masking - ID_CFG_SGI_SPB_MASKING is set */
#define SGI_SGI_CONFIG_SPB_MASKING(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SPB_MASKING_SHIFT)) & SGI_SGI_CONFIG_SPB_MASKING_MASK)

#define SGI_SGI_CONFIG_SFR_SW_MASK_MASK          (0x8000000U)
#define SGI_SGI_CONFIG_SFR_SW_MASK_SHIFT         (27U)
/*! sfr_sw_mask - ID_CFG_SGI_USE_SFR_SW_MASK is set */
#define SGI_SGI_CONFIG_SFR_SW_MASK(x)            (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_SFR_SW_MASK_SHIFT)) & SGI_SGI_CONFIG_SFR_SW_MASK_MASK)

#define SGI_SGI_CONFIG_CONFIGA_RSVD_MASK         (0xF0000000U)
#define SGI_SGI_CONFIG_CONFIGA_RSVD_SHIFT        (28U)
/*! configa_rsvd - reserved */
#define SGI_SGI_CONFIG_CONFIGA_RSVD(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG_CONFIGA_RSVD_SHIFT)) & SGI_SGI_CONFIG_CONFIGA_RSVD_MASK)
/*! @} */

/*! @name SGI_CONFIG2 - SHA Configuration 2 Reg */
/*! @{ */

#define SGI_SGI_CONFIG2_AES_USED_MASK            (0xFU)
#define SGI_SGI_CONFIG2_AES_USED_SHIFT           (0U)
/*! aes_used - 0=Apollo; 1=Aegis; 2=Ayna; 3=Athenium; 4=Ajax; */
#define SGI_SGI_CONFIG2_AES_USED(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_AES_USED_SHIFT)) & SGI_SGI_CONFIG2_AES_USED_MASK)

#define SGI_SGI_CONFIG2_AES_NUM_SBOXES_MASK      (0x1F0U)
#define SGI_SGI_CONFIG2_AES_NUM_SBOXES_SHIFT     (4U)
/*! aes_num_sboxes - Number of AES sboxes */
#define SGI_SGI_CONFIG2_AES_NUM_SBOXES(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_AES_NUM_SBOXES_SHIFT)) & SGI_SGI_CONFIG2_AES_NUM_SBOXES_MASK)

#define SGI_SGI_CONFIG2_AES_KEYSIZE_MASK         (0x600U)
#define SGI_SGI_CONFIG2_AES_KEYSIZE_SHIFT        (9U)
/*! aes_keysize - 0=128-Only,1=192-Only, 2=256-Only, 3=All Keysizes */
#define SGI_SGI_CONFIG2_AES_KEYSIZE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_AES_KEYSIZE_SHIFT)) & SGI_SGI_CONFIG2_AES_KEYSIZE_MASK)

#define SGI_SGI_CONFIG2_CONFIG2B_RSVD_MASK       (0xF800U)
#define SGI_SGI_CONFIG2_CONFIG2B_RSVD_SHIFT      (11U)
/*! config2b_rsvd - reserved */
#define SGI_SGI_CONFIG2_CONFIG2B_RSVD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_CONFIG2B_RSVD_SHIFT)) & SGI_SGI_CONFIG2_CONFIG2B_RSVD_MASK)

#define SGI_SGI_CONFIG2_DES_USED_MASK            (0xF0000U)
#define SGI_SGI_CONFIG2_DES_USED_SHIFT           (16U)
/*! des_used - 0=Dakar; 1=Danube; 2=Depicta; 3=Digi; 4=Date; */
#define SGI_SGI_CONFIG2_DES_USED(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_DES_USED_SHIFT)) & SGI_SGI_CONFIG2_DES_USED_MASK)

#define SGI_SGI_CONFIG2_DES_NUM_SBOXES_MASK      (0x1F00000U)
#define SGI_SGI_CONFIG2_DES_NUM_SBOXES_SHIFT     (20U)
/*! des_num_sboxes - Number of DES sboxes */
#define SGI_SGI_CONFIG2_DES_NUM_SBOXES(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_DES_NUM_SBOXES_SHIFT)) & SGI_SGI_CONFIG2_DES_NUM_SBOXES_MASK)

#define SGI_SGI_CONFIG2_CONFIG2A_RSVD_MASK       (0xFE000000U)
#define SGI_SGI_CONFIG2_CONFIG2A_RSVD_SHIFT      (25U)
/*! config2a_rsvd - reserved */
#define SGI_SGI_CONFIG2_CONFIG2A_RSVD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_CONFIG2_CONFIG2A_RSVD_SHIFT)) & SGI_SGI_CONFIG2_CONFIG2A_RSVD_MASK)
/*! @} */

/*! @name SGI_AUTO_MODE - SGI Auto Mode Control register */
/*! @{ */

#define SGI_SGI_AUTO_MODE_AUTO_MODE_EN_MASK      (0x1U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_EN_SHIFT     (0U)
/*! auto_mode_en - auto_start_en */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_EN(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_EN_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_EN_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_MASK    (0x2U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_SHIFT   (1U)
/*! auto_mode_stop - auto_mode_stop */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_STOP(x)      (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_STOP_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_MASK   (0xCU)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_SHIFT  (2U)
/*! auto_mode_rsvd1 - reserved */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1(x)     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD1_MASK)

#define SGI_SGI_AUTO_MODE_INCR_MODE_MASK         (0x30U)
#define SGI_SGI_AUTO_MODE_INCR_MODE_SHIFT        (4U)
/*! incr_mode - CTR increment mode */
#define SGI_SGI_AUTO_MODE_INCR_MODE(x)           (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_INCR_MODE_SHIFT)) & SGI_SGI_AUTO_MODE_INCR_MODE_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_MASK   (0xC0U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_SHIFT  (6U)
/*! auto_mode_rsvd2 - reserved */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2(x)     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD2_MASK)

#define SGI_SGI_AUTO_MODE_CMD_MASK               (0xFF00U)
#define SGI_SGI_AUTO_MODE_CMD_SHIFT              (8U)
/*! cmd - Auto mode of operation
 *  0b00000000..8'h00 - ECB mode
 *  0b00000001..8'h01 - CTR mode
 *  0b00000010..8'h02 - CBC mode
 *  0b00000011..8'h03 - CBCMAC mode
 *  0b00010000..8'h10 - Key Wrap/Unwrap(128 bit key data)
 *  0b00010001..8'h11 - Key Wrap/Unwrap(256 bit key data)
 */
#define SGI_SGI_AUTO_MODE_CMD(x)                 (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_CMD_SHIFT)) & SGI_SGI_AUTO_MODE_CMD_MASK)

#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_MASK   (0xFFFF0000U)
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_SHIFT  (16U)
/*! auto_mode_rsvd3 - reserved */
#define SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3(x)     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_SHIFT)) & SGI_SGI_AUTO_MODE_AUTO_MODE_RSVD3_MASK)
/*! @} */

/*! @name SGI_AUTO_DMA_CTRL - SGI Auto Mode Control register */
/*! @{ */

#define SGI_SGI_AUTO_DMA_CTRL_IFE_MASK           (0x1U)
#define SGI_SGI_AUTO_DMA_CTRL_IFE_SHIFT          (0U)
/*! ife - Input FIFO DMA Enable */
#define SGI_SGI_AUTO_DMA_CTRL_IFE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_IFE_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_IFE_MASK)

#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_MASK (0xFEU)
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_SHIFT (1U)
/*! auto_dma_rsvd1 - reserved */
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD1_MASK)

#define SGI_SGI_AUTO_DMA_CTRL_OFE_MASK           (0x100U)
#define SGI_SGI_AUTO_DMA_CTRL_OFE_SHIFT          (8U)
/*! ofe - Ouput FIFO DMA Enable */
#define SGI_SGI_AUTO_DMA_CTRL_OFE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_OFE_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_OFE_MASK)

#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_MASK (0xFFFFFE00U)
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_SHIFT (9U)
/*! auto_dma_rsvd2 - reserved */
#define SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_SHIFT)) & SGI_SGI_AUTO_DMA_CTRL_AUTO_DMA_RSVD2_MASK)
/*! @} */

/*! @name SGI_PRNG_SW_SEED - SGI internal PRNG SW seeding register */
/*! @{ */

#define SGI_SGI_PRNG_SW_SEED_SEED_MASK           (0xFFFFFFFFU)
#define SGI_SGI_PRNG_SW_SEED_SEED_SHIFT          (0U)
/*! seed - 32-bits SEED field. A write to the SEED field */
#define SGI_SGI_PRNG_SW_SEED_SEED(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_PRNG_SW_SEED_SEED_SHIFT)) & SGI_SGI_PRNG_SW_SEED_SEED_MASK)
/*! @} */

/*! @name SGI_KEY_CTRL - SGI Key Control SFR */
/*! @{ */

#define SGI_SGI_KEY_CTRL_KEY_WO_MASK             (0xFFFFFFFFU)
#define SGI_SGI_KEY_CTRL_KEY_WO_SHIFT            (0U)
/*! key_wo - SGI Key control register(1-bit per KEY SFR) */
#define SGI_SGI_KEY_CTRL_KEY_WO(x)               (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY_CTRL_KEY_WO_SHIFT)) & SGI_SGI_KEY_CTRL_KEY_WO_MASK)
/*! @} */

/*! @name SGI_KEY_WRAP - Wrapped key read SFR */
/*! @{ */

#define SGI_SGI_KEY_WRAP_KW_DATA_MASK            (0xFFFFFFFFU)
#define SGI_SGI_KEY_WRAP_KW_DATA_SHIFT           (0U)
/*! kw_data - Field contains wrapped key, auto-updated by HW for each word */
#define SGI_SGI_KEY_WRAP_KW_DATA(x)              (((uint32_t)(((uint32_t)(x)) << SGI_SGI_KEY_WRAP_KW_DATA_SHIFT)) & SGI_SGI_KEY_WRAP_KW_DATA_MASK)
/*! @} */

/*! @name SGI_VERSION - SGI Version */
/*! @{ */

#define SGI_SGI_VERSION_Z_MASK                   (0xFU)
#define SGI_SGI_VERSION_Z_SHIFT                  (0U)
/*! z - Extended revision number in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_Z(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_Z_SHIFT)) & SGI_SGI_VERSION_Z_MASK)

#define SGI_SGI_VERSION_Y2_MASK                  (0xF0U)
#define SGI_SGI_VERSION_Y2_SHIFT                 (4U)
/*! y2 - Minor revision number 2 in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_Y2(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_Y2_SHIFT)) & SGI_SGI_VERSION_Y2_MASK)

#define SGI_SGI_VERSION_Y1_MASK                  (0xF00U)
#define SGI_SGI_VERSION_Y1_SHIFT                 (8U)
/*! y1 - Minor revision number 1 in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_Y1(x)                    (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_Y1_SHIFT)) & SGI_SGI_VERSION_Y1_MASK)

#define SGI_SGI_VERSION_X_MASK                   (0xF000U)
#define SGI_SGI_VERSION_X_SHIFT                  (12U)
/*! x - Major revision number in X.Y1Y2.Z, e.g. 1.20.3. */
#define SGI_SGI_VERSION_X(x)                     (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_X_SHIFT)) & SGI_SGI_VERSION_X_MASK)

#define SGI_SGI_VERSION_MILESTONE_MASK           (0x30000U)
#define SGI_SGI_VERSION_MILESTONE_SHIFT          (16U)
/*! milestone - Release milestone. 00-PREL, 01-BR, 10-SI, 11-GO. */
#define SGI_SGI_VERSION_MILESTONE(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_MILESTONE_SHIFT)) & SGI_SGI_VERSION_MILESTONE_MASK)

#define SGI_SGI_VERSION_VERSION_RSVD_1_MASK      (0xFFFC0000U)
#define SGI_SGI_VERSION_VERSION_RSVD_1_SHIFT     (18U)
/*! version_rsvd_1 - Reserved for Future Use */
#define SGI_SGI_VERSION_VERSION_RSVD_1(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_VERSION_VERSION_RSVD_1_SHIFT)) & SGI_SGI_VERSION_VERSION_RSVD_1_MASK)
/*! @} */

/*! @name SGI_ACCESS_ERR - Access Error */
/*! @{ */

#define SGI_SGI_ACCESS_ERR_APB_NOTAV_MASK        (0x1U)
#define SGI_SGI_ACCESS_ERR_APB_NOTAV_SHIFT       (0U)
/*! apb_notav - APB Error: address not available */
#define SGI_SGI_ACCESS_ERR_APB_NOTAV(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_APB_NOTAV_SHIFT)) & SGI_SGI_ACCESS_ERR_APB_NOTAV_MASK)

#define SGI_SGI_ACCESS_ERR_APB_WRGMD_MASK        (0x2U)
#define SGI_SGI_ACCESS_ERR_APB_WRGMD_SHIFT       (1U)
/*! apb_wrgmd - APB Error: Wrong access mode */
#define SGI_SGI_ACCESS_ERR_APB_WRGMD(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_APB_WRGMD_SHIFT)) & SGI_SGI_ACCESS_ERR_APB_WRGMD_MASK)

#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_MASK     (0xCU)
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_SHIFT    (2U)
/*! accerr_rsvd1 - reserved for future erors on SPB I/F */
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD1(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_SHIFT)) & SGI_SGI_ACCESS_ERR_ACCERR_RSVD1_MASK)

#define SGI_SGI_ACCESS_ERR_APB_MASTER_MASK       (0xF0U)
#define SGI_SGI_ACCESS_ERR_APB_MASTER_SHIFT      (4U)
/*! apb_master - APB Master that triggered first APB error */
#define SGI_SGI_ACCESS_ERR_APB_MASTER(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_APB_MASTER_SHIFT)) & SGI_SGI_ACCESS_ERR_APB_MASTER_MASK)

#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_MASK     (0xFFFFFF00U)
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_SHIFT    (8U)
/*! accerr_rsvd2 - reserved for more block errors */
#define SGI_SGI_ACCESS_ERR_ACCERR_RSVD2(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_SHIFT)) & SGI_SGI_ACCESS_ERR_ACCERR_RSVD2_MASK)
/*! @} */

/*! @name SGI_ACCESS_ERR_CLR - Clear Access Error */
/*! @{ */

#define SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_MASK      (0x1U)
#define SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_SHIFT     (0U)
/*! err_clr - Write to reset SGI_ACCESS_ERR SFR. */
#define SGI_SGI_ACCESS_ERR_CLR_ERR_CLR(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_SHIFT)) & SGI_SGI_ACCESS_ERR_CLR_ERR_CLR_MASK)

#define SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_MASK (0xFFFFFFFEU)
#define SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_SHIFT (1U)
/*! accerrc_rsvd - reserved */
#define SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD(x)   (((uint32_t)(((uint32_t)(x)) << SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_SHIFT)) & SGI_SGI_ACCESS_ERR_CLR_ACCERRC_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_STATUS - Interrupt status */
/*! @{ */

#define SGI_SGI_INT_STATUS_INT_PDONE_MASK        (0x1U)
#define SGI_SGI_INT_STATUS_INT_PDONE_SHIFT       (0U)
/*! int_pdone - Interrupt status flag: */
#define SGI_SGI_INT_STATUS_INT_PDONE(x)          (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_INT_PDONE_SHIFT)) & SGI_SGI_INT_STATUS_INT_PDONE_MASK)

#define SGI_SGI_INT_STATUS_INTST_RSVD_MASK       (0xFFFFFFFEU)
#define SGI_SGI_INT_STATUS_INTST_RSVD_SHIFT      (1U)
/*! intst_rsvd - reserved */
#define SGI_SGI_INT_STATUS_INTST_RSVD(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_INTST_RSVD_SHIFT)) & SGI_SGI_INT_STATUS_INTST_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_ENABLE - Interrupt enable */
/*! @{ */

#define SGI_SGI_INT_ENABLE_INT_EN_MASK           (0x1U)
#define SGI_SGI_INT_ENABLE_INT_EN_SHIFT          (0U)
/*! int_en - Interrupt enable bit */
#define SGI_SGI_INT_ENABLE_INT_EN(x)             (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_ENABLE_INT_EN_SHIFT)) & SGI_SGI_INT_ENABLE_INT_EN_MASK)

#define SGI_SGI_INT_ENABLE_INT_ENA_RSVD_MASK     (0xFFFFFFFEU)
#define SGI_SGI_INT_ENABLE_INT_ENA_RSVD_SHIFT    (1U)
/*! int_ena_rsvd - reserved */
#define SGI_SGI_INT_ENABLE_INT_ENA_RSVD(x)       (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_ENABLE_INT_ENA_RSVD_SHIFT)) & SGI_SGI_INT_ENABLE_INT_ENA_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_STATUS_CLR - Interrupt status clear */
/*! @{ */

#define SGI_SGI_INT_STATUS_CLR_INT_CLR_MASK      (0x1U)
#define SGI_SGI_INT_STATUS_CLR_INT_CLR_SHIFT     (0U)
/*! int_clr - Write to clear interrupt status flag (SGI_INT_STATUS.INT_PDONE=0). */
#define SGI_SGI_INT_STATUS_CLR_INT_CLR(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_CLR_INT_CLR_SHIFT)) & SGI_SGI_INT_STATUS_CLR_INT_CLR_MASK)

#define SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_MASK (0xFFFFFFFEU)
#define SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_SHIFT (1U)
/*! int_stsc_rsvd - reserved */
#define SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_SHIFT)) & SGI_SGI_INT_STATUS_CLR_INT_STSC_RSVD_MASK)
/*! @} */

/*! @name SGI_INT_STATUS_SET - Interrupt status set */
/*! @{ */

#define SGI_SGI_INT_STATUS_SET_INT_SET_MASK      (0x1U)
#define SGI_SGI_INT_STATUS_SET_INT_SET_SHIFT     (0U)
/*! int_set - Write to set interrupt status flag (SGI_INT_STATUS.INT_PDONE=1) to trigger a SGI
 *    interrupt via software, e.g. for debug purposes.
 */
#define SGI_SGI_INT_STATUS_SET_INT_SET(x)        (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_SET_INT_SET_SHIFT)) & SGI_SGI_INT_STATUS_SET_INT_SET_MASK)

#define SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_MASK (0xFFFFFFFEU)
#define SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_SHIFT (1U)
/*! int_stss_rsvd - reserved */
#define SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD(x)  (((uint32_t)(((uint32_t)(x)) << SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_SHIFT)) & SGI_SGI_INT_STATUS_SET_INT_STSS_RSVD_MASK)
/*! @} */

/*! @name SGI_MODULE_ID - Module ID */
/*! @{ */

#define SGI_SGI_MODULE_ID_PLACEHOLDER_MASK       (0xFFFFFFFFU)
#define SGI_SGI_MODULE_ID_PLACEHOLDER_SHIFT      (0U)
/*! placeholder - Module ID */
#define SGI_SGI_MODULE_ID_PLACEHOLDER(x)         (((uint32_t)(((uint32_t)(x)) << SGI_SGI_MODULE_ID_PLACEHOLDER_SHIFT)) & SGI_SGI_MODULE_ID_PLACEHOLDER_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SGI_Register_Masks */


/*!
 * @}
 */ /* end of group SGI_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* SGI_H_ */

