{
  "gvsoc": {
    "cycles_to_seconds": "int(max(cycles * nb_cores / 5000000, 600))",
    "trace-file": "stdout",
    "trace-level": "trace",
    "trace": [],
    "event": [],
    "load-binary": [],
    "pdb-no-break": "True",
    "werror": "True",
    "vcd": {
      "help": {
        "active": "Activate VCD tracing.",
        "all": "Activate all VCD traces.",
        "gtkw": "Generate script for Gtkwave."
      },
      "active": false,
      "all": true,
      "gtkw": false,
      "files": []
    }
  },
  "dpi_models": {
    "uart_loopback": {
      "module": "uart_tb.so",
      "baudrate": 625000,
      "loopback": true,
      "stdout": true,
      "tx_file": "tx_uart.log",
      "ports": {
        "in": {
          "type": "uart",
          "itf": 0
        }
      }
    }
  },
  "platform": "gvsoc",
  "pulp_compiler": {
    "default": "gcc",
    "gcc": {},
    "llvm": {}
  },
  "pulp_rt_version": {
    "default": "bench",
    "release": {},
    "bench": {},
    "profile0": {},
    "profile1": {},
    "debug": {}
  },
  "pulp_omp_version": {
    "default": "libgomp",
    "libgomp": {},
    "new": {}
  },
  "testbench": {
    "use_dpi": false
  },
  "vsim": {
    "help": {
      "gui": "Open modelsim using the GUI.",
      "simchecker": "Activate instruction checking through golden model.",
      "script": "Specify the script used to launch the platform"
    },
    "script": "run.tcl",
    "gui": false,
    "simchecker": false,
    "args": [
      "-novopt"
    ],
    "tcl_args": []
  },
  "runner": {
    "help": {
      "py-stack": "Display the full python stack in case an exception is caught"
    },
    "verbose": false,
    "boot-mode": "rom",
    "use_tb_comps": false,
    "use_external_tb": false,
    "active_tb_comps": [],
    "py-stack": false,
    "boot_from_flash": true,
    "flash_type": "spi",
    "flash_slm_file": "slm_files/flash_stim.slm",
    "rtl_simulator": "vsim",
    "aes_key": "12345678275689075642768987654345",
    "aes_iv": "0987654323456789"
  },
  "gdb": {
    "active": false
  },
  "rt": {
    "version": "bench",
    "type": "pulp-rt",
    "mode": "rt",
    "stack_size": 2048,
    "cl_master_stack_size": 1024,
    "cl_slave_stack_size": 1024,
    "io": true,
    "warnings": true,
    "werror": true,
    "assert": false,
    "trace": false,
    "trace_level": 0,
    "traces": "all",
    "libc": false,
    "no-rt": false,
    "no-link-script": false,
    "no-crt0": false,
    "cluster-start": false,
    "openmp": true,
    "openmp-rt": "pulp-rt",
    "iodev": "default",
    "user-sections": [],
    "iodevs": {
      "default": {
        "value": "0"
      },
      "uart": {
        "value": "1",
        "channel": "0",
        "baudrate": "625000"
      }
    }
  },
  "loader": {
    "bridge": "none",
    "cable": "proxy",
    "binaries": [],
    "boot": {
      "mode": "rom"
    }
  },
  "system_tree": {
    "debug_bridge": {
      "cable": {
        "type": "jtag-proxy",
        "tap": 0,
        "jtag-proxy": {
          "port": 37539
        },
        "ftdi": {},
        "active": false,
        "autorun": false,
        "access_timeout_us": 1000000
      },
      "adv_dbg_unit": {
        "debug_ir": "0x4"
      },
      "boot-mode": "default",
      "commands": "load ioloop reqloop start wait",
      "gdb_commands": "load ioloop reqloop start gdb wait"
    },
    "vp_class": "pulp/system",
    "vp_comps": [
      "board"
    ],
    "board": {
      "vp_class": "pulp/board",
      "vp_comps": [
        "chip",
        "dpi_clock",
        "pulp_chip",
        "dpi"
      ],
      "vp_bindings": [
        [
          "dpi_clock->out",
          "dpi->clock"
        ],
        [
          "dpi->jtag0",
          "chip->jtag0_pad"
        ]
      ],
      "chip": {
        "name": "wolfe",
        "pulp_chip_family": "wolfe",
        "pulp_chip_version": 0,
        "boot_from_rom": false,
        "vp_class": "pulp/chip",
        "hal_files": [
          "hal/chips/wolfe/pulp.h"
        ],
        "archi_files": [
          "archi/chips/wolfe/pulp.h",
          "archi/chips/wolfe/memory_map.h",
          "archi/chips/wolfe/properties.h",
          "archi/chips/wolfe/apb_soc.h"
        ],
        "vp_comps": [
          "padframe",
          "soc_clock",
          "soc"
        ],
        "vp_bindings": [
          [
            "padframe->jtag0",
            "soc->jtag"
          ],
          [
            "soc_clock->out",
            "padframe->clock"
          ],
          [
            "soc_clock->out",
            "soc->clock"
          ],
          [
            "soc->spim0",
            "padframe->spim0"
          ],
          [
            "soc->uart0",
            "padframe->uart0"
          ],
          [
            "self->jtag0_pad",
            "padframe->jtag0_pad"
          ]
        ],
        "padframe": {
          "nb_alternate": 4,
          "version": 1,
          "default_profile": "default",
          "vp_class": "pulp/padframe/padframe_v1",
          "profiles": {
            "default": {
              "alternates": [
                0,
                0,
                0,
                0,
                0,
                0,
                0
              ]
            }
          },
          "groups": {
            "spim0": {
              "type": "qspim"
            },
            "uart0": {
              "type": "uart"
            },
            "jtag0": {
              "type": "jtag"
            }
          },
          "pads": {
            "pad_spim0_sdio0 (mosi)": {
              "id": 0,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio0",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sdio1 (miso)": {
              "id": 1,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio1",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sdio2": {
              "id": 2,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio2",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sdio3": {
              "id": 3,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sdio3",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_csn0": {
              "id": 4,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_cs0",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_csn1": {
              "id": 5,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_cs1",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_spim0_sck": {
              "id": 6,
              "position": null,
              "alternates": [
                {
                  "name": "spim0_sck",
                  "groups": [
                    "spim0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_uart_tx": {
              "id": 7,
              "position": null,
              "alternates": [
                {
                  "name": "uart_tx",
                  "groups": [
                    "uart0"
                  ]
                },
                {},
                {},
                {}
              ]
            },
            "pad_uart_rx": {
              "id": 8,
              "position": null,
              "alternates": [
                {
                  "name": "uart_rx",
                  "groups": [
                    "uart0"
                  ]
                },
                {},
                {},
                {}
              ]
            }
          },
          "vp_ports": [
            "jtag0",
            "spim0",
            "uart0",
            "clock",
            "jtag0_pad"
          ]
        },
        "soc_clock": {
          "vp_class": "vp/clock_domain",
          "frequency": 100000000,
          "vp_ports": [
            "out"
          ]
        },
        "soc": {
          "nb_cluster": 1,
          "vp_class": "pulp/soc",
          "peripherals_base": "0x1A100000",
          "soc_events_ids": {
            "soc_evt_spim0_rx": 0,
            "soc_evt_spim0_tx": 1,
            "soc_evt_spim1_rx": 2,
            "soc_evt_spim1_tx": 3,
            "soc_evt_hyper0_rx": 4,
            "soc_evt_hyper0_tx": 5,
            "soc_evt_uart0_rx": 6,
            "soc_evt_uart0_tx": 7,
            "soc_evt_i2c0_rx": 8,
            "soc_evt_i2c0_tx": 9,
            "soc_evt_i2c1_rx": 10,
            "soc_evt_i2c1_tx": 11,
            "soc_evt_i2s_ch0": 12,
            "soc_evt_i2s_ch1": 13,
            "soc_evt_cam0": 14,
            "soc_evt_spim0_eot": 22,
            "soc_evt_l2l2_eot": 23,
            "soc_evt_uart_eot": 25,
            "soc_evt_i2c0_extra": 26,
            "soc_evt_i2c1_extra": 27,
            "soc_evt_i2s_extra": 28,
            "soc_evt_cam0_eot": 29,
            "soc_evt_cluster_pok": 31,
            "soc_evt_cluster_not_busy": 34,
            "soc_evt_cluster_cg_ok": 35,
            "soc_evt_picl_ok": 36,
            "soc_evt_scu_ok": 37,
            "soc_evt_adv_timer0": 38,
            "soc_evt_adv_timer1": 39,
            "soc_evt_adv_timer2": 40,
            "soc_evt_adv_timer3": 41,
            "soc_evt_gpio": 42,
            "soc_evt_rtc_apb": 43,
            "soc_evt_rtc": 44,
            "soc_evt_ref_clock": 56,
            "soc_evt_sw_first": 48,
            "soc_evt_sw_nb": 8,
            "soc_evt_pmu0": 31
          },
          "fc_events": {
            "evt_sw_event0": 0,
            "evt_sw_event2": 2,
            "evt_sw_event1": 1,
            "evt_sw_event3": 3,
            "evt_sw_event4": 4,
            "evt_sw_event5": 5,
            "evt_sw_event6": 6,
            "evt_sw_event7": 7,
            "evt_timer0": 10,
            "evt_timer1": 11,
            "evt_clkref": 14,
            "evt_gpio": 15,
            "evt_rtc": 16,
            "evt_adv_timer0": 17,
            "evt_adv_timer1": 18,
            "evt_adv_timer2": 19,
            "evt_adv_timer3": 20,
            "evt_cluster_not_busy": 21,
            "evt_cluster_pok": 22,
            "evt_cluster_cg_ok": 23,
            "evt_picl_ok": 24,
            "evt_scu_ok": 25,
            "evt_soc_evt": 26,
            "evt_queue_error": 29
          },
          "vp_comps": [
            "axi_ico",
            "soc_ico",
            "pmu",
            "apb_ico",
            "fc",
            "l2",
            "l2_priv0",
            "l2_priv1",
            "l2_shared",
            "l2_shared_0",
            "l2_shared_1",
            "l2_shared_2",
            "l2_shared_3",
            "fc_ico",
            "plt_loader",
            "fc_itc",
            "fll",
            "fll1",
            "fll2",
            "fll_ctrl",
            "apb_soc_ctrl",
            "stdout",
            "gpio",
            "timer",
            "soc_eu",
            "udma",
            "uart",
            "fc_debug",
            "cluster",
            "adv_dbg_unit"
          ],
          "vp_ports": [
            "cluster_clock",
            "jtag",
            "spim0",
            "uart0",
            "spim0",
            "uart0",
            "jtag",
            "clock"
          ],
          "vp_bindings": [
            [
              "self->cluster_clock",
              "cluster->clock"
            ],
            [
              "self->jtag",
              "adv_dbg_unit->jtag"
            ],
            [
              "axi_ico->cluster",
              "cluster->input"
            ],
            [
              "axi_ico->soc",
              "soc_ico->axi_slave"
            ],
            [
              "soc_ico->apb",
              "apb_ico->input"
            ],
            [
              "soc_ico->axi_master",
              "axi_ico->input"
            ],
            [
              "soc_ico->l2_shared_0",
              "l2_shared_0->input"
            ],
            [
              "soc_ico->l2_shared_1",
              "l2_shared_1->input"
            ],
            [
              "soc_ico->l2_shared_2",
              "l2_shared_2->input"
            ],
            [
              "soc_ico->l2_shared_3",
              "l2_shared_3->input"
            ],
            [
              "soc_ico->l2_priv0",
              "l2_priv0->input"
            ],
            [
              "soc_ico->l2_priv1",
              "l2_priv1->input"
            ],
            [
              "apb_ico->stdout",
              "stdout->input"
            ],
            [
              "apb_ico->fll",
              "fll->input"
            ],
            [
              "apb_ico->fll1",
              "fll1->input"
            ],
            [
              "apb_ico->fll2",
              "fll2->input"
            ],
            [
              "apb_ico->udma",
              "udma->input"
            ],
            [
              "apb_ico->soc_eu",
              "soc_eu->input"
            ],
            [
              "apb_ico->apb_soc_ctrl",
              "apb_soc_ctrl->input"
            ],
            [
              "apb_ico->fc_itc",
              "fc_itc->input"
            ],
            [
              "apb_ico->fc_timer",
              "timer->input"
            ],
            [
              "apb_ico->fc_dbg_unit",
              "fc->dbg_unit"
            ],
            [
              "apb_ico->pmu",
              "pmu->input"
            ],
            [
              "fc->fetch",
              "soc_ico->fc_fetch"
            ],
            [
              "fc->data",
              "soc_ico->fc_data"
            ],
            [
              "fc->irq_ack",
              "fc_itc->irq_ack"
            ],
            [
              "plt_loader->out",
              "soc_ico->debug"
            ],
            [
              "fc_itc->irq_req",
              "fc->irq_req"
            ],
            [
              "timer->irq_itf_0",
              "fc_itc->in_event_10"
            ],
            [
              "timer->irq_itf_1",
              "fc_itc->in_event_11"
            ],
            [
              "soc_eu->fc_event_itf",
              "fc_itc->soc_event"
            ],
            [
              "udma->l2_itf",
              "soc_ico->udma_tx"
            ],
            [
              "udma->event_itf",
              "soc_eu->event_in"
            ],
            [
              "udma->spim0",
              "self->spim0"
            ],
            [
              "udma->uart0",
              "self->uart0"
            ],
            [
              "cluster->dma_irq",
              "fc_itc->in_event_8"
            ],
            [
              "cluster->soc",
              "axi_ico->input"
            ],
            [
              "adv_dbg_unit->io",
              "soc_ico->debug"
            ]
          ],
          "axi_ico": {
            "vp_class": "interco/router",
            "bandwidth": 4,
            "latency": 9,
            "id": 0,
            "mappings": {
              "soc": {
                "base": "0x1A000000",
                "size": "0x06000000"
              },
              "cluster": {
                "base": "0x10000000",
                "size": "0x00400000"
              }
            },
            "vp_ports": [
              "cluster",
              "soc",
              "input"
            ]
          },
          "soc_ico": {
            "nb_l2_shared_banks": 4,
            "gv_class": "pulp.Soc_Ico_v2.Soc_Ico",
            "vp_class": null,
            "vp_comps": [
              "ll_ico",
              "hb_ico",
              "fc_fetch_ico",
              "fc_data_ico",
              "udma_rx_ico",
              "udma_tx_ico"
            ],
            "vp_ports": [
              "debug",
              "axi_slave",
              "fc_fetch",
              "fc_data",
              "udma_tx",
              "apb",
              "axi_master",
              "l2_shared_0",
              "l2_shared_1",
              "l2_shared_2",
              "l2_shared_3",
              "l2_priv0",
              "l2_priv1",
              "l2_shared_0",
              "l2_shared_1",
              "l2_shared_2",
              "l2_shared_3",
              "apb",
              "l2_priv0",
              "l2_priv1",
              "axi_master",
              "fc_fetch",
              "fc_data",
              "axi_slave",
              "udma_tx",
              "debug"
            ],
            "vp_bindings": [
              [
                "self->debug",
                "ll_ico->input"
              ],
              [
                "self->axi_slave",
                "ll_ico->input"
              ],
              [
                "self->fc_fetch",
                "fc_fetch_ico->input"
              ],
              [
                "self->fc_data",
                "fc_data_ico->input"
              ],
              [
                "self->udma_tx",
                "udma_tx_ico->input"
              ],
              [
                "ll_ico->apb",
                "self->apb"
              ],
              [
                "ll_ico->l2_priv0",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv0_alias",
                "self->l2_priv0"
              ],
              [
                "ll_ico->l2_priv1",
                "self->l2_priv1"
              ],
              [
                "ll_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "ll_ico->axi_master",
                "self->axi_master"
              ],
              [
                "hb_ico->out_0",
                "self->l2_shared_0"
              ],
              [
                "hb_ico->out_1",
                "self->l2_shared_1"
              ],
              [
                "hb_ico->out_2",
                "self->l2_shared_2"
              ],
              [
                "hb_ico->out_3",
                "self->l2_shared_3"
              ],
              [
                "fc_fetch_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "fc_fetch_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "fc_data_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "fc_data_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "udma_rx_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "udma_rx_ico->ll_ico",
                "ll_ico->input"
              ],
              [
                "udma_tx_ico->l2_shared",
                "hb_ico->input"
              ],
              [
                "udma_tx_ico->ll_ico",
                "ll_ico->input"
              ]
            ],
            "ll_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "rom": {
                  "base": "0x1A000000",
                  "size": "0x00100000"
                },
                "apb": {
                  "base": "0x1A100000",
                  "size": "0x00100000"
                },
                "axi_master": {
                  "base": "0x10000000",
                  "size": "0x00400000"
                },
                "l2_priv0": {
                  "base": "0x1C000000",
                  "size": "0x00008000",
                  "remove_offset": "0x1C000000"
                },
                "l2_priv0_alias": {
                  "base": "0x00000000",
                  "size": "0x00008000"
                },
                "l2_priv1": {
                  "base": "0x1C008000",
                  "size": "0x00008000",
                  "remove_offset": "0x1C008000"
                },
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                }
              },
              "vp_ports": [
                "apb",
                "l2_priv0",
                "l2_priv0_alias",
                "l2_priv1",
                "l2_shared",
                "axi_master",
                "input"
              ]
            },
            "hb_ico": {
              "vp_class": "interco/interleaver",
              "nb_slaves": 4,
              "nb_masters": 0,
              "interleaving_bits": 2,
              "stage_bits": 2,
              "remove_offset": "0x1C010000",
              "vp_ports": [
                "out_0",
                "out_1",
                "out_2",
                "out_3",
                "input"
              ]
            },
            "fc_fetch_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            },
            "fc_data_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            },
            "udma_rx_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico"
              ]
            },
            "udma_tx_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "l2_shared": {
                  "base": "0x1C010000",
                  "size": "0x00070000"
                },
                "ll_ico": {}
              },
              "vp_ports": [
                "l2_shared",
                "ll_ico",
                "input"
              ]
            }
          },
          "pmu": {
            "version": 2,
            "nb_domains": 2,
            "hal_files": [
              "hal/maestro/pmu_v2.h"
            ],
            "archi_files": [
              "archi/maestro/maestro_v2.h"
            ],
            "gv_class": "power.pmu.Pmu",
            "vp_ports": [
              "input"
            ]
          },
          "apb_ico": {
            "vp_class": "interco/router",
            "bandwidth": 4,
            "latency": 0,
            "id": 0,
            "mappings": {
              "stdout": {
                "base": "0x1A10F000",
                "size": "0x00001000",
                "remove_offset": "0x1A10F000"
              },
              "apb_soc_ctrl": {
                "base": "0x1A104000",
                "size": "0x00001000",
                "remove_offset": "0x1A104000"
              },
              "soc_eu": {
                "base": "0x1A106000",
                "size": "0x00001000",
                "remove_offset": "0x1A106000"
              },
              "gpio": {
                "base": "0x1A101000",
                "size": "0x00001000",
                "remove_offset": "0x1A101000"
              },
              "fll": {
                "base": "0x1A100000",
                "size": "0x00000010",
                "remove_offset": "0x1A100000"
              },
              "fll1": {
                "base": "0x1A100010",
                "size": "0x00000010",
                "remove_offset": "0x1A100010"
              },
              "fll2": {
                "base": "0x1A100020",
                "size": "0x00000010",
                "remove_offset": "0x1A100020"
              },
              "udma": {
                "base": "0x1A102000",
                "size": "0x00002000",
                "remove_offset": "0x1A102000"
              },
              "fc_itc": {
                "base": "0x1A109800",
                "size": "0x00000800",
                "remove_offset": "0x1A109800"
              },
              "fc_debug": {
                "base": "0x1A110000",
                "size": "0x00008000",
                "remove_offset": "0x1A110000"
              },
              "fc_timer": {
                "base": "0x1A10B000",
                "size": "0x00001000",
                "remove_offset": "0x1A10B000"
              },
              "fc_dbg_unit": {
                "base": "0x1A110000",
                "size": "0x00008000",
                "remove_offset": "0x1A110000"
              },
              "pmu": {
                "base": "0x1A107000",
                "size": "0x00000800",
                "remove_offset": "0x1A107000"
              }
            },
            "vp_ports": [
              "stdout",
              "fll",
              "fll1",
              "fll2",
              "udma",
              "soc_eu",
              "apb_soc_ctrl",
              "fc_itc",
              "fc_timer",
              "fc_dbg_unit",
              "pmu",
              "input"
            ]
          },
          "fc": {
            "vp_class": "cpu/iss/iss",
            "version": "zeroriscy",
            "archi": "riscv",
            "implementation": "zeroriscy",
            "gv_isa": [
              "--pulp-zeroriscy",
              "--pulp",
              "--rv32m"
            ],
            "isa": "RV32IMC",
            "priv_version": 1.9,
            "perf_counters": true,
            "features": [
              "misaligned",
              "perf"
            ],
            "hal_files": [
              "hal/riscv/riscv_v4.h",
              "hal/riscv/builtins_v2.h",
              "hal/riscv/builtins_v2_emu.h",
              "hal/riscv/types.h"
            ],
            "archi_files": [
              "archi/riscv/priv_1_9.h",
              "archi/riscv/pcer_v1.h"
            ],
            "defines": [
              "CORE_PULP_BUILTINS"
            ],
            "power_models": {
              "clock_gated": {
                "type": "linear",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "1"
                    },
                    "1.1": {
                      "any": "0.9"
                    }
                  }
                }
              },
              "insn": {
                "type": "linear",
                "values": {
                  "25": {
                    "1.2": {
                      "any": "40"
                    },
                    "1.1": {
                      "any": "30"
                    }
                  }
                }
              }
            },
            "cluster_id": 31,
            "core_id": 0,
            "fetch_enable": true,
            "boot_addr": "0x1C008000",
            "vp_ports": [
              "fetch",
              "data",
              "irq_ack",
              "dbg_unit",
              "irq_req"
            ]
          },
          "l2": {
            "is_partitioned": true,
            "nb_shared_banks": 4,
            "map_base": "0x1C000000",
            "map_size": "0x00080000"
          },
          "l2_priv0": {
            "size": 32768,
            "map_base": "0x1C000000",
            "map_size": "0x00008000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_priv1": {
            "size": 32768,
            "map_base": "0x1C008000",
            "map_size": "0x00008000",
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared": {
            "nb_banks": 4,
            "size": 458752,
            "map_base": "0x1C010000",
            "map_size": "0x00FF0000"
          },
          "l2_shared_0": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_1": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_2": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "l2_shared_3": {
            "size": 114688,
            "vp_class": "memory/memory",
            "vp_ports": [
              "input"
            ]
          },
          "fc_ico": {
            "l2_alias": true
          },
          "plt_loader": {
            "vp_class": "utils/loader",
            "binaries": [],
            "vp_ports": [
              "out"
            ]
          },
          "fc_itc": {
            "version": 1,
            "vp_class": "pulp/itc/itc_v1",
            "hal_files": [
              "hal/itc/itc_v1.h"
            ],
            "archi_files": [
              "archi/itc/itc_v1.h"
            ],
            "nb_fifo_events": 8,
            "fifo_irq": 26,
            "vp_ports": [
              "irq_req",
              "input",
              "irq_ack",
              "in_event_8",
              "in_event_10",
              "in_event_11",
              "soc_event"
            ]
          },
          "fll": {
            "version": 1,
            "vp_class": "pulp/fll/fll_v1",
            "hal_files": [
              "hal/fll/fll_v1.h"
            ],
            "archi_files": [
              "archi/fll/fll_v1.h"
            ],
            "vp_ports": [
              "input"
            ]
          },
          "fll1": {
            "version": 1,
            "vp_class": "pulp/fll/fll_v1",
            "hal_files": [
              "hal/fll/fll_v1.h"
            ],
            "archi_files": [
              "archi/fll/fll_v1.h"
            ],
            "vp_ports": [
              "input"
            ]
          },
          "fll2": {
            "version": 1,
            "vp_class": "pulp/fll/fll_v1",
            "hal_files": [
              "hal/fll/fll_v1.h"
            ],
            "archi_files": [
              "archi/fll/fll_v1.h"
            ],
            "vp_ports": [
              "input"
            ]
          },
          "fll_ctrl": {
            "version": 3,
            "vp_class": "pulp/fll/fll_ctrl",
            "gv_class": "pulp.Fll_ctrl.fll_ctrl"
          },
          "apb_soc_ctrl": {
            "version": 3,
            "hal_files": [
              "hal/apb_soc/apb_soc_v3.h"
            ],
            "regmap": {
              "info": {
                "offset": "0x000"
              },
              "fcboot": {
                "offset": "0x004"
              },
              "fcfetch": {
                "offset": "0x008"
              },
              "clusiso": {
                "offset": "0x000C"
              },
              "padfun0": {
                "offset": "0x010"
              },
              "padfun1": {
                "offset": "0x014"
              },
              "padfun2": {
                "offset": "0x018"
              },
              "padfun3": {
                "offset": "0x01C"
              },
              "padcfg0": {
                "offset": "0x020"
              },
              "padcfg1": {
                "offset": "0x024"
              },
              "padcfg2": {
                "offset": "0x028"
              },
              "padcfg3": {
                "offset": "0x02C"
              },
              "padcfg4": {
                "offset": "0x030"
              },
              "padcfg5": {
                "offset": "0x034"
              },
              "padcfg6": {
                "offset": "0x038"
              },
              "padcfg7": {
                "offset": "0x03C"
              },
              "padcfg8": {
                "offset": "0x040"
              },
              "padcfg9": {
                "offset": "0x044"
              },
              "padcfg10": {
                "offset": "0x048"
              },
              "padcfg11": {
                "offset": "0x04C"
              },
              "padcfg12": {
                "offset": "0x050"
              },
              "padcfg13": {
                "offset": "0x054"
              },
              "padcfg14": {
                "offset": "0x058"
              },
              "padcfg15": {
                "offset": "0x05C"
              },
              "clusbusy": {
                "offset": "0x6C"
              },
              "jtagreg": {
                "offset": "0x74"
              },
              "l2_sleep": {
                "offset": "0x78"
              },
              "sleep_ctrl": {
                "offset": "0x7C"
              },
              "corestatus": {
                "offset": "0xA0"
              },
              "cs_ro": {
                "offset": "0xC0"
              },
              "bootsel": {
                "offset": "0xC4"
              },
              "clk_sel": {
                "offset": "0xD0"
              },
              "clk_div_soc": {
                "offset": "0xD4"
              },
              "clk_div_clu": {
                "offset": "0xD8"
              },
              "clk_div_per": {
                "offset": "0xDC"
              }
            },
            "vp_class": "pulp/chips/wolfe/apb_soc",
            "vp_ports": [
              "input"
            ]
          },
          "stdout": {
            "version": 3,
            "vp_class": "pulp/stdout/stdout_v3",
            "archi_files": [
              "archi/stdout/stdout_v3.h"
            ],
            "max_cluster": 33,
            "max_core_per_cluster": 16,
            "vp_ports": [
              "input"
            ]
          },
          "gpio": {
            "version": 2,
            "nb_gpio": 32,
            "archi_files": [
              "archi/gpio/gpio_v2.h"
            ],
            "hal_files": [
              "hal/gpio/gpio_v2.h"
            ]
          },
          "timer": {
            "version": 2,
            "vp_class": "pulp/timer/timer_v2",
            "hal_files": [
              "hal/timer/timer_v2.h"
            ],
            "archi_files": [
              "archi/timer/timer_v2.h"
            ],
            "vp_ports": [
              "irq_itf_0",
              "irq_itf_1",
              "input"
            ]
          },
          "soc_eu": {
            "version": 1,
            "hal_files": [
              "hal/soc_eu/soc_eu_v1.h"
            ],
            "archi_files": [
              "archi/soc_eu/soc_eu_v1.h"
            ],
            "vp_class": "pulp/soc_eu/soc_eu_v1",
            "properties": {
              "nb_fc_events": 8,
              "first_fc_event": 48
            },
            "vp_ports": [
              "fc_event_itf",
              "input",
              "event_in"
            ]
          },
          "udma": {
            "version": 2,
            "archi": 2,
            "vp_class": "pulp/udma/udma_v2",
            "hal_files": [
              "hal/udma/udma_v2.h",
              "hal/udma/udma_periph_v2.h",
              "hal/udma/udma_periph_hyper_v1.h",
              "hal/udma/udma_periph_i2s_v1.h"
            ],
            "archi_files": [
              "archi/udma/udma_v2.h",
              "archi/udma/udma_periph_v2.h",
              "archi/udma/hyper.h"
            ],
            "regmap": {
              "channel": {
                "type": "template",
                "saddr": {
                  "type": "register",
                  "offset": "0x00",
                  "width": 32,
                  "desc": "uDMA start reg",
                  "content": {
                    "saddr": {
                      "bit": 0,
                      "width": 16,
                      "access": "R/W",
                      "reset": "0x0",
                      "desc": "Configure pointer to memory buffer:\n  - Read: value of the pointer until transfer is over. Else returns 0\n  - Write: set Address Pointer to memory buffer start address"
                    }
                  }
                },
                "size": {
                  "type": "register",
                  "offset": "0x04",
                  "width": 32,
                  "desc": "uDMA size reg",
                  "content": {
                    "size": {
                      "bit": 0,
                      "width": 16,
                      "access": "R/W",
                      "reset": "0x0",
                      "desc": "Buffer size in DATASIZE. (128kBytes maximum)\n  - Read: buffer size left\n  - Write: set buffer size"
                    }
                  }
                },
                "cfg": {
                  "type": "register",
                  "offset": "0x08",
                  "width": 32,
                  "desc": "uDMA config reg",
                  "content": {
                    "continuous": {
                      "bit": 0,
                      "width": 1,
                      "reset": "0x0",
                      "access": "R/W",
                      "desc": "Channel continuous mode:\n  -1'b0: disable\n  -1'b1: enable\nAt the end of the buffer the uDMA reloads the address and size and starts a new transfer."
                    },
                    "datasize": {
                      "bit": 1,
                      "width": 2,
                      "reset": "0x0",
                      "access": "R/W",
                      "desc": "Channel transfer size used to increment uDMA buffer address pointer:\n  - 2'b00: +1 (8 bits)\n  - 2'b01: +2 (16 bits)\n  - 2'b10: +4 (32 bits)\n  - 2'b11: +0"
                    },
                    "en": {
                      "bit": 4,
                      "width": 1,
                      "reset": "0x0",
                      "access": "R/W",
                      "desc": "Channel enable and start transfer:\n  -1'b0: disable\n  -1'b1: enable\nThis signal is used also to queue a transfer if one is already ongoing."
                    },
                    "clr": {
                      "bit": 5,
                      "width": 1,
                      "reset": "0x0",
                      "access": "W",
                      "desc": "Channel clear and stop transfer:\n  -1'b0: disable\n  -1'b1: enable"
                    },
                    "pending": {
                      "bit": 6,
                      "width": 1,
                      "reset": "0x0",
                      "access": "R",
                      "desc": "Transfer pending in queue status flag:\n  -1'b0: free\n  -1'b1: pending"
                    }
                  }
                }
              },
              "SPIM": {
                "type": "template",
                "RX": {
                  "type": "group",
                  "template": "channel",
                  "offset": "0x00",
                  "cfg": {
                    "content": {
                      "datasize": {
                        "access": "R",
                        "reset": "0x2"
                      }
                    }
                  }
                },
                "TX": {
                  "type": "group",
                  "template": "channel",
                  "offset": "0x10"
                }
              },
              "SPIM0": {
                "type": "group",
                "template": "SPIM",
                "offset": "0x100"
              }
            },
            "commands": {
              "SPI_CMD_CFG": {
                "desc": "Sets the configuration for the SPI Master IP",
                "content": {
                  "CLKDIV": {
                    "bit": 0,
                    "width": 8,
                    "desc": "Sets the clock divider value"
                  },
                  "CPHA": {
                    "bit": 8,
                    "width": 1,
                    "desc": "Sets the clock phase:\n  - 1'b0: \n  - 1'b1:"
                  },
                  "CPOL": {
                    "bit": 9,
                    "width": 1,
                    "desc": "Sets the clock polarity:\n  - 1'b0:\n  - 1'b1:"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here CFG"
                  }
                }
              },
              "SPI_CMD_SOT": {
                "desc": "Start of stream",
                "content": {
                  "CS": {
                    "bit": 0,
                    "width": 2,
                    "desc": "Sets the Chip Select (CS):\n  - 2'b00: select csn0\n  - 2'b01: select csn1\n  - 2'b10: select csn2\n  - 2'b11: select csn3"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here SOT"
                  }
                }
              },
              "SPI_CMD_SEND_CMD": {
                "desc": "Transmits a configurable size command",
                "content": {
                  "CMD_VALUE": {
                    "bit": 0,
                    "width": 16,
                    "desc": "Sets the command to send. MSB must always be at bit15 also if cmd size is lower than 16"
                  },
                  "CMD_SIZE": {
                    "bit": 16,
                    "width": 5,
                    "desc": "Size in bits of the command to send. The value written here is num bits \u2013 1."
                  },
                  "QPI": {
                    "bit": 27,
                    "width": 1,
                    "desc": "Sends the command using QuadSPI"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here SEND_CMD"
                  }
                }
              },
              "SPI_CMD_SEND_ADDR": {
                "desc": "Transmits a configurable size address",
                "content": {
                  "CMD_SIZE": {
                    "bit": 16,
                    "width": 5,
                    "desc": "Size in bits of the address to send. The value written here is num bits \u2013 1."
                  },
                  "QPI": {
                    "bit": 27,
                    "width": 1,
                    "desc": "Sends the command using QuadSPI"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here SEND_ADDR"
                  }
                }
              },
              "SPI_CMD_DUMMY": {
                "desc": "Transmits a configurable size address",
                "content": {
                  "DUMMY_CYCLE": {
                    "bit": 16,
                    "width": 5,
                    "desc": "Number of dummy cycles to perform"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here DUMMY"
                  }
                }
              },
              "SPI_CMD_WAIT": {
                "desc": "Waits an external event to move to the next instruction",
                "content": {
                  "EVENT_ID": {
                    "bit": 0,
                    "width": 2,
                    "desc": "External event id"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here WAIT"
                  }
                }
              },
              "SPI_CMD_TX_DATA": {
                "desc": "Sends data (max 64Kbits)",
                "content": {
                  "DATA_SIZE": {
                    "bit": 0,
                    "width": 16,
                    "desc": "Number of bits to send (Max 64Kbits). The value written here is num bits \u2013 1."
                  },
                  "BYTE_ALIGN": {
                    "bit": 26,
                    "width": 1,
                    "desc": "Disable byte alignment\n  - 1'b0: enable byte alignment\n  - 1'b1: disable byte alignment"
                  },
                  "QPI": {
                    "bit": 27,
                    "width": 1,
                    "desc": "Sends the command using QuadSPI"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here TX_DATA"
                  }
                }
              },
              "SPI_CMD_RX_DATA": {
                "desc": "Receives data (max 64Kbits)",
                "content": {
                  "DATA_SIZE": {
                    "bit": 0,
                    "width": 16,
                    "desc": "Number of bits to receive (Max 64Kbits). The value written here is num bits \u2013 1."
                  },
                  "BYTE_ALIGN": {
                    "bit": 26,
                    "width": 1,
                    "desc": "Disable byte alignment\n  - 1'b0: enable byte alignment\n  - 1'b1: disable byte alignment"
                  },
                  "QPI": {
                    "bit": 27,
                    "width": 1,
                    "desc": "Sends the command using QuadSPI"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here RX_DATA"
                  }
                }
              },
              "SPI_CMD_RPT": {
                "desc": "Repeat the next transfer N times",
                "content": {
                  "RPT_CNT": {
                    "bit": 0,
                    "width": 16,
                    "desc": "Number of transfers to repeat (Max 64K)"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here RPT"
                  }
                }
              },
              "SPI_CMD_EOT": {
                "desc": "End of stream",
                "content": {
                  "EVENT_GEN": {
                    "bit": 0,
                    "width": 1,
                    "desc": "Enable EOT event:\n  - 1'b0: disable\n  - 1'b1: enable"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here EOT"
                  }
                }
              },
              "SPI_CMD_RPT_END": {
                "desc": "End of the repeat loop command",
                "content": {
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here RPT_END"
                  }
                }
              },
              "SPI_CMD_RX_CHECK": {
                "desc": "Check up ot 16 bits of data against an expected value",
                "content": {
                  "COMP_DATA": {
                    "bit": 0,
                    "width": 16,
                    "desc": "Data to compare. Max 16bits"
                  },
                  "STATUS_SIZE": {
                    "bit": 16,
                    "width": 4,
                    "desc": "Size in bits of the word to read. The value written here is num bits \u2013 1."
                  },
                  "CHECK_TYPE": {
                    "bit": 24,
                    "width": 2,
                    "desc": "Select check to process:\n  - 2'b00: compare bit a bit\n  - 2'b01: compare only ones\n  - 2'b10: compare ony zeros"
                  },
                  "BYTE_ALIGN": {
                    "bit": 26,
                    "width": 1,
                    "desc": "Disable byte alignment\n  - 1'b0: enable byte alignment\n  - 1'b1: disable byte alignment"
                  },
                  "QPI": {
                    "bit": 27,
                    "width": 1,
                    "desc": "Sends the command using QuadSPI"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here RX_CHECK"
                  }
                }
              },
              "SPI_CMD_FULL_DUPL": {
                "desc": "Activate full duplex mode",
                "content": {
                  "DATA_SIZE": {
                    "bit": 0,
                    "width": 16,
                    "desc": "Number of bits to send (Max 64Kbits). The value written here is num bits \u2013 1."
                  },
                  "BYTE_ALIGN": {
                    "bit": 26,
                    "width": 1,
                    "desc": "Disable byte alignment\n  - 1'b0: enable byte alignment\n  - 1'b1: disable byte alignment"
                  },
                  "SPI_CMD": {
                    "bit": 28,
                    "width": 4,
                    "desc": "Select the SPIM command to be processed. Here FULL_DUPLEX"
                  }
                }
              }
            },
            "nb_periphs": 7,
            "interfaces": [
              "memcpy",
              "spim",
              "i2c",
              "i2s",
              "uart",
              "cam"
            ],
            "properties": {
              "l2_read_fifo_size": 8
            },
            "uart": {
              "version": 1,
              "nb_channels": 1,
              "ids": [
                0
              ],
              "offsets": [
                "0x00"
              ]
            },
            "memcpy": {
              "version": 1,
              "nb_channels": 1,
              "ids": [
                1
              ],
              "offsets": [
                "0x080"
              ]
            },
            "spim": {
              "version": 2,
              "nb_channels": 1,
              "ids": [
                2
              ],
              "offsets": [
                "0x100"
              ]
            },
            "i2c": {
              "version": 2,
              "nb_channels": 2,
              "ids": [
                3,
                4
              ],
              "offsets": [
                "0x180",
                "0x200"
              ]
            },
            "i2s": {
              "version": 1,
              "nb_channels": 1,
              "ids": [
                5
              ],
              "offsets": [
                "0x280"
              ]
            },
            "cam": {
              "version": 1,
              "nb_channels": 1,
              "ids": [
                6
              ],
              "offsets": [
                "0x300"
              ]
            },
            "vp_ports": [
              "l2_itf",
              "event_itf",
              "spim0",
              "uart0",
              "input"
            ]
          },
          "uart": {
            "version": 1
          },
          "fc_debug": {
            "version": 1
          },
          "cluster": {
            "version": 5,
            "nb_pe": 8,
            "vp_comps": [
              "l1",
              "cluster_ico",
              "periph_ico",
              "l1_ico",
              "pe0",
              "pe1",
              "pe2",
              "pe3",
              "pe4",
              "pe5",
              "pe6",
              "pe7",
              "cluster_ctrl",
              "icache_ctrl",
              "event_unit",
              "demux_periph_ico",
              "timer",
              "dma"
            ],
            "vp_ports": [
              "input",
              "soc",
              "dma_irq",
              "dma_irq",
              "soc",
              "clock",
              "input"
            ],
            "vp_bindings": [
              [
                "dma->ext_irq_itf",
                "self->dma_irq"
              ],
              [
                "cluster_ico->soc",
                "self->soc"
              ],
              [
                "self->input",
                "cluster_ico->input"
              ],
              [
                "cluster_ico->l1",
                "l1_ico/ext2loc->input"
              ],
              [
                "cluster_ico->periph_ico",
                "periph_ico->input"
              ],
              [
                "cluster_ico->periph_ico_alias",
                "periph_ico->input"
              ],
              [
                "periph_ico->icache_ctrl",
                "icache_ctrl->input"
              ],
              [
                "periph_ico->event_unit",
                "event_unit->input"
              ],
              [
                "periph_ico->cluster_ctrl",
                "cluster_ctrl->input"
              ],
              [
                "periph_ico->timer",
                "timer->input"
              ],
              [
                "periph_ico->dma",
                "dma->in_8"
              ],
              [
                "periph_ico->dbg_unit_0",
                "pe0->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_1",
                "pe1->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_2",
                "pe2->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_3",
                "pe3->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_4",
                "pe4->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_5",
                "pe5->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_6",
                "pe6->dbg_unit"
              ],
              [
                "periph_ico->dbg_unit_7",
                "pe7->dbg_unit"
              ],
              [
                "periph_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "cluster_ctrl->bootaddr_0",
                "pe0->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_1",
                "pe1->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_2",
                "pe2->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_3",
                "pe3->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_4",
                "pe4->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_5",
                "pe5->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_6",
                "pe6->bootaddr"
              ],
              [
                "cluster_ctrl->bootaddr_7",
                "pe7->bootaddr"
              ],
              [
                "cluster_ctrl->fetchen_0",
                "pe0->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_1",
                "pe1->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_2",
                "pe2->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_3",
                "pe3->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_4",
                "pe4->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_5",
                "pe5->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_6",
                "pe6->fetchen"
              ],
              [
                "cluster_ctrl->fetchen_7",
                "pe7->fetchen"
              ],
              [
                "cluster_ctrl->halt_0",
                "pe0->halt"
              ],
              [
                "cluster_ctrl->halt_1",
                "pe1->halt"
              ],
              [
                "cluster_ctrl->halt_2",
                "pe2->halt"
              ],
              [
                "cluster_ctrl->halt_3",
                "pe3->halt"
              ],
              [
                "cluster_ctrl->halt_4",
                "pe4->halt"
              ],
              [
                "cluster_ctrl->halt_5",
                "pe5->halt"
              ],
              [
                "cluster_ctrl->halt_6",
                "pe6->halt"
              ],
              [
                "cluster_ctrl->halt_7",
                "pe7->halt"
              ],
              [
                "pe0->halt_status",
                "cluster_ctrl->core_halt_0"
              ],
              [
                "pe1->halt_status",
                "cluster_ctrl->core_halt_1"
              ],
              [
                "pe2->halt_status",
                "cluster_ctrl->core_halt_2"
              ],
              [
                "pe3->halt_status",
                "cluster_ctrl->core_halt_3"
              ],
              [
                "pe4->halt_status",
                "cluster_ctrl->core_halt_4"
              ],
              [
                "pe5->halt_status",
                "cluster_ctrl->core_halt_5"
              ],
              [
                "pe6->halt_status",
                "cluster_ctrl->core_halt_6"
              ],
              [
                "pe7->halt_status",
                "cluster_ctrl->core_halt_7"
              ],
              [
                "pe0->ext_counter[11]",
                "l1_ico/pe0_ico->nb_read[1]"
              ],
              [
                "pe1->ext_counter[11]",
                "l1_ico/pe1_ico->nb_read[1]"
              ],
              [
                "pe2->ext_counter[11]",
                "l1_ico/pe2_ico->nb_read[1]"
              ],
              [
                "pe3->ext_counter[11]",
                "l1_ico/pe3_ico->nb_read[1]"
              ],
              [
                "pe4->ext_counter[11]",
                "l1_ico/pe4_ico->nb_read[1]"
              ],
              [
                "pe5->ext_counter[11]",
                "l1_ico/pe5_ico->nb_read[1]"
              ],
              [
                "pe6->ext_counter[11]",
                "l1_ico/pe6_ico->nb_read[1]"
              ],
              [
                "pe7->ext_counter[11]",
                "l1_ico/pe7_ico->nb_read[1]"
              ],
              [
                "pe0->ext_counter[12]",
                "l1_ico/pe0_ico->nb_write[1]"
              ],
              [
                "pe1->ext_counter[12]",
                "l1_ico/pe1_ico->nb_write[1]"
              ],
              [
                "pe2->ext_counter[12]",
                "l1_ico/pe2_ico->nb_write[1]"
              ],
              [
                "pe3->ext_counter[12]",
                "l1_ico/pe3_ico->nb_write[1]"
              ],
              [
                "pe4->ext_counter[12]",
                "l1_ico/pe4_ico->nb_write[1]"
              ],
              [
                "pe5->ext_counter[12]",
                "l1_ico/pe5_ico->nb_write[1]"
              ],
              [
                "pe6->ext_counter[12]",
                "l1_ico/pe6_ico->nb_write[1]"
              ],
              [
                "pe7->ext_counter[12]",
                "l1_ico/pe7_ico->nb_write[1]"
              ],
              [
                "pe0->ext_counter[13]",
                "l1_ico/pe0_ico->read_stalls[1]"
              ],
              [
                "pe1->ext_counter[13]",
                "l1_ico/pe1_ico->read_stalls[1]"
              ],
              [
                "pe2->ext_counter[13]",
                "l1_ico/pe2_ico->read_stalls[1]"
              ],
              [
                "pe3->ext_counter[13]",
                "l1_ico/pe3_ico->read_stalls[1]"
              ],
              [
                "pe4->ext_counter[13]",
                "l1_ico/pe4_ico->read_stalls[1]"
              ],
              [
                "pe5->ext_counter[13]",
                "l1_ico/pe5_ico->read_stalls[1]"
              ],
              [
                "pe6->ext_counter[13]",
                "l1_ico/pe6_ico->read_stalls[1]"
              ],
              [
                "pe7->ext_counter[13]",
                "l1_ico/pe7_ico->read_stalls[1]"
              ],
              [
                "pe0->ext_counter[14]",
                "l1_ico/pe0_ico->write_stalls[1]"
              ],
              [
                "pe1->ext_counter[14]",
                "l1_ico/pe1_ico->write_stalls[1]"
              ],
              [
                "pe2->ext_counter[14]",
                "l1_ico/pe2_ico->write_stalls[1]"
              ],
              [
                "pe3->ext_counter[14]",
                "l1_ico/pe3_ico->write_stalls[1]"
              ],
              [
                "pe4->ext_counter[14]",
                "l1_ico/pe4_ico->write_stalls[1]"
              ],
              [
                "pe5->ext_counter[14]",
                "l1_ico/pe5_ico->write_stalls[1]"
              ],
              [
                "pe6->ext_counter[14]",
                "l1_ico/pe6_ico->write_stalls[1]"
              ],
              [
                "pe7->ext_counter[14]",
                "l1_ico/pe7_ico->write_stalls[1]"
              ],
              [
                "pe0->ext_counter[15]",
                "l1_ico/pe0_ico->stalls[0]"
              ],
              [
                "pe1->ext_counter[15]",
                "l1_ico/pe1_ico->stalls[0]"
              ],
              [
                "pe2->ext_counter[15]",
                "l1_ico/pe2_ico->stalls[0]"
              ],
              [
                "pe3->ext_counter[15]",
                "l1_ico/pe3_ico->stalls[0]"
              ],
              [
                "pe4->ext_counter[15]",
                "l1_ico/pe4_ico->stalls[0]"
              ],
              [
                "pe5->ext_counter[15]",
                "l1_ico/pe5_ico->stalls[0]"
              ],
              [
                "pe6->ext_counter[15]",
                "l1_ico/pe6_ico->stalls[0]"
              ],
              [
                "pe7->ext_counter[15]",
                "l1_ico/pe7_ico->stalls[0]"
              ],
              [
                "pe0->data",
                "l1_ico/pe0_ico->input"
              ],
              [
                "pe1->data",
                "l1_ico/pe1_ico->input"
              ],
              [
                "pe2->data",
                "l1_ico/pe2_ico->input"
              ],
              [
                "pe3->data",
                "l1_ico/pe3_ico->input"
              ],
              [
                "pe4->data",
                "l1_ico/pe4_ico->input"
              ],
              [
                "pe5->data",
                "l1_ico/pe5_ico->input"
              ],
              [
                "pe6->data",
                "l1_ico/pe6_ico->input"
              ],
              [
                "pe7->data",
                "l1_ico/pe7_ico->input"
              ],
              [
                "pe0->fetch",
                "cluster_ico->input"
              ],
              [
                "pe1->fetch",
                "cluster_ico->input"
              ],
              [
                "pe2->fetch",
                "cluster_ico->input"
              ],
              [
                "pe3->fetch",
                "cluster_ico->input"
              ],
              [
                "pe4->fetch",
                "cluster_ico->input"
              ],
              [
                "pe5->fetch",
                "cluster_ico->input"
              ],
              [
                "pe6->fetch",
                "cluster_ico->input"
              ],
              [
                "pe7->fetch",
                "cluster_ico->input"
              ],
              [
                "l1_ico/interleaver->out_0",
                "l1/bank0->input"
              ],
              [
                "l1_ico/interleaver->out_1",
                "l1/bank1->input"
              ],
              [
                "l1_ico/interleaver->out_2",
                "l1/bank2->input"
              ],
              [
                "l1_ico/interleaver->out_3",
                "l1/bank3->input"
              ],
              [
                "l1_ico/interleaver->out_4",
                "l1/bank4->input"
              ],
              [
                "l1_ico/interleaver->out_5",
                "l1/bank5->input"
              ],
              [
                "l1_ico/interleaver->out_6",
                "l1/bank6->input"
              ],
              [
                "l1_ico/interleaver->out_7",
                "l1/bank7->input"
              ],
              [
                "l1_ico/interleaver->out_8",
                "l1/bank8->input"
              ],
              [
                "l1_ico/interleaver->out_9",
                "l1/bank9->input"
              ],
              [
                "l1_ico/interleaver->out_10",
                "l1/bank10->input"
              ],
              [
                "l1_ico/interleaver->out_11",
                "l1/bank11->input"
              ],
              [
                "l1_ico/interleaver->out_12",
                "l1/bank12->input"
              ],
              [
                "l1_ico/interleaver->out_13",
                "l1/bank13->input"
              ],
              [
                "l1_ico/interleaver->out_14",
                "l1/bank14->input"
              ],
              [
                "l1_ico/interleaver->out_15",
                "l1/bank15->input"
              ],
              [
                "l1_ico/pe0_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe1_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe2_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe3_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe4_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe5_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe6_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe7_ico->cluster_ico",
                "cluster_ico->input"
              ],
              [
                "l1_ico/pe0_ico->event_unit",
                "event_unit->demux_in_0"
              ],
              [
                "l1_ico/pe1_ico->event_unit",
                "event_unit->demux_in_1"
              ],
              [
                "l1_ico/pe2_ico->event_unit",
                "event_unit->demux_in_2"
              ],
              [
                "l1_ico/pe3_ico->event_unit",
                "event_unit->demux_in_3"
              ],
              [
                "l1_ico/pe4_ico->event_unit",
                "event_unit->demux_in_4"
              ],
              [
                "l1_ico/pe5_ico->event_unit",
                "event_unit->demux_in_5"
              ],
              [
                "l1_ico/pe6_ico->event_unit",
                "event_unit->demux_in_6"
              ],
              [
                "l1_ico/pe7_ico->event_unit",
                "event_unit->demux_in_7"
              ],
              [
                "l1_ico/pe0_ico->event_unit_alias",
                "event_unit->demux_in_0"
              ],
              [
                "l1_ico/pe1_ico->event_unit_alias",
                "event_unit->demux_in_1"
              ],
              [
                "l1_ico/pe2_ico->event_unit_alias",
                "event_unit->demux_in_2"
              ],
              [
                "l1_ico/pe3_ico->event_unit_alias",
                "event_unit->demux_in_3"
              ],
              [
                "l1_ico/pe4_ico->event_unit_alias",
                "event_unit->demux_in_4"
              ],
              [
                "l1_ico/pe5_ico->event_unit_alias",
                "event_unit->demux_in_5"
              ],
              [
                "l1_ico/pe6_ico->event_unit_alias",
                "event_unit->demux_in_6"
              ],
              [
                "l1_ico/pe7_ico->event_unit_alias",
                "event_unit->demux_in_7"
              ],
              [
                "l1_ico/pe0_ico->dma",
                "dma->in_0"
              ],
              [
                "l1_ico/pe1_ico->dma",
                "dma->in_1"
              ],
              [
                "l1_ico/pe2_ico->dma",
                "dma->in_2"
              ],
              [
                "l1_ico/pe3_ico->dma",
                "dma->in_3"
              ],
              [
                "l1_ico/pe4_ico->dma",
                "dma->in_4"
              ],
              [
                "l1_ico/pe5_ico->dma",
                "dma->in_5"
              ],
              [
                "l1_ico/pe6_ico->dma",
                "dma->in_6"
              ],
              [
                "l1_ico/pe7_ico->dma",
                "dma->in_7"
              ],
              [
                "l1_ico/pe0_ico->dma_alias",
                "dma->in_0"
              ],
              [
                "l1_ico/pe1_ico->dma_alias",
                "dma->in_1"
              ],
              [
                "l1_ico/pe2_ico->dma_alias",
                "dma->in_2"
              ],
              [
                "l1_ico/pe3_ico->dma_alias",
                "dma->in_3"
              ],
              [
                "l1_ico/pe4_ico->dma_alias",
                "dma->in_4"
              ],
              [
                "l1_ico/pe5_ico->dma_alias",
                "dma->in_5"
              ],
              [
                "l1_ico/pe6_ico->dma_alias",
                "dma->in_6"
              ],
              [
                "l1_ico/pe7_ico->dma_alias",
                "dma->in_7"
              ],
              [
                "dma->ext_itf",
                "cluster_ico->input"
              ],
              [
                "dma->loc_itf_0",
                "l1_ico/interleaver->in_8"
              ],
              [
                "dma->loc_itf_1",
                "l1_ico/interleaver->in_9"
              ],
              [
                "dma->loc_itf_2",
                "l1_ico/interleaver->in_10"
              ],
              [
                "dma->loc_itf_3",
                "l1_ico/interleaver->in_11"
              ],
              [
                "dma->event_itf_0",
                "event_unit->in_event_8_pe_0"
              ],
              [
                "dma->event_itf_1",
                "event_unit->in_event_8_pe_1"
              ],
              [
                "dma->event_itf_2",
                "event_unit->in_event_8_pe_2"
              ],
              [
                "dma->event_itf_3",
                "event_unit->in_event_8_pe_3"
              ],
              [
                "dma->event_itf_4",
                "event_unit->in_event_8_pe_4"
              ],
              [
                "dma->event_itf_5",
                "event_unit->in_event_8_pe_5"
              ],
              [
                "dma->event_itf_6",
                "event_unit->in_event_8_pe_6"
              ],
              [
                "dma->event_itf_7",
                "event_unit->in_event_8_pe_7"
              ],
              [
                "dma->irq_itf_0",
                "event_unit->in_event_9_pe_0"
              ],
              [
                "dma->irq_itf_1",
                "event_unit->in_event_9_pe_1"
              ],
              [
                "dma->irq_itf_2",
                "event_unit->in_event_9_pe_2"
              ],
              [
                "dma->irq_itf_3",
                "event_unit->in_event_9_pe_3"
              ],
              [
                "dma->irq_itf_4",
                "event_unit->in_event_9_pe_4"
              ],
              [
                "dma->irq_itf_5",
                "event_unit->in_event_9_pe_5"
              ],
              [
                "dma->irq_itf_6",
                "event_unit->in_event_9_pe_6"
              ],
              [
                "dma->irq_itf_7",
                "event_unit->in_event_9_pe_7"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_0"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_1"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_2"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_3"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_4"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_5"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_6"
              ],
              [
                "dma->ext_irq_itf",
                "event_unit->in_event_22_pe_7"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_0"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_1"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_2"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_3"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_4"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_5"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_6"
              ],
              [
                "timer->irq_itf_0",
                "event_unit->in_event_10_pe_7"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_0"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_1"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_2"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_3"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_4"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_5"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_6"
              ],
              [
                "timer->irq_itf_1",
                "event_unit->in_event_11_pe_7"
              ],
              [
                "event_unit->irq_req_0",
                "pe0->irq_req"
              ],
              [
                "pe0->irq_ack",
                "event_unit->irq_ack_0"
              ],
              [
                "event_unit->irq_req_1",
                "pe1->irq_req"
              ],
              [
                "pe1->irq_ack",
                "event_unit->irq_ack_1"
              ],
              [
                "event_unit->irq_req_2",
                "pe2->irq_req"
              ],
              [
                "pe2->irq_ack",
                "event_unit->irq_ack_2"
              ],
              [
                "event_unit->irq_req_3",
                "pe3->irq_req"
              ],
              [
                "pe3->irq_ack",
                "event_unit->irq_ack_3"
              ],
              [
                "event_unit->irq_req_4",
                "pe4->irq_req"
              ],
              [
                "pe4->irq_ack",
                "event_unit->irq_ack_4"
              ],
              [
                "event_unit->irq_req_5",
                "pe5->irq_req"
              ],
              [
                "pe5->irq_ack",
                "event_unit->irq_ack_5"
              ],
              [
                "event_unit->irq_req_6",
                "pe6->irq_req"
              ],
              [
                "pe6->irq_ack",
                "event_unit->irq_ack_6"
              ],
              [
                "event_unit->irq_req_7",
                "pe7->irq_req"
              ],
              [
                "pe7->irq_ack",
                "event_unit->irq_ack_7"
              ]
            ],
            "vp_class": "pulp/cluster/cluster",
            "cluster_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 2,
              "id": 0,
              "mappings": {
                "l1": {
                  "base": "0x10000000",
                  "size": "0x00010000",
                  "remove_offset": "0x10000000"
                },
                "periph_ico": {
                  "base": "0x10200000",
                  "size": "0x00200000"
                },
                "periph_ico_alias": {
                  "base": "0x00200000",
                  "size": "0x00200000",
                  "add_offset": "0x10000000"
                },
                "soc": {}
              }
            },
            "demux_periph_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "demux_event_unit": {
                  "base": "0x00000000",
                  "size": "0x00000400"
                }
              }
            },
            "periph_ico": {
              "vp_class": "interco/router",
              "bandwidth": 4,
              "latency": 0,
              "id": 0,
              "mappings": {
                "cluster_ctrl": {
                  "base": "0x10200000",
                  "size": "0x00000400",
                  "remove_offset": "0x10200000"
                },
                "timer": {
                  "base": "0x10200400",
                  "size": "0x00000400",
                  "remove_offset": "0x10200400"
                },
                "event_unit": {
                  "base": "0x10200800",
                  "size": "0x00000800",
                  "remove_offset": "0x10200800"
                },
                "icache_ctrl": {
                  "base": "0x10201400",
                  "size": "0x00000400",
                  "remove_offset": "0x10201400"
                },
                "dma": {
                  "base": "0x10201800",
                  "size": "0x00000400",
                  "remove_offset": "0x10201800"
                },
                "dbg_unit_0": {
                  "base": "0x10300000",
                  "size": "0x00008000",
                  "remove_offset": "0x10300000"
                },
                "dbg_unit_1": {
                  "base": "0x10308000",
                  "size": "0x00008000",
                  "remove_offset": "0x10308000"
                },
                "dbg_unit_2": {
                  "base": "0x10310000",
                  "size": "0x00008000",
                  "remove_offset": "0x10310000"
                },
                "dbg_unit_3": {
                  "base": "0x10318000",
                  "size": "0x00008000",
                  "remove_offset": "0x10318000"
                },
                "dbg_unit_4": {
                  "base": "0x10320000",
                  "size": "0x00008000",
                  "remove_offset": "0x10320000"
                },
                "dbg_unit_5": {
                  "base": "0x10328000",
                  "size": "0x00008000",
                  "remove_offset": "0x10328000"
                },
                "dbg_unit_6": {
                  "base": "0x10330000",
                  "size": "0x00008000",
                  "remove_offset": "0x10330000"
                },
                "dbg_unit_7": {
                  "base": "0x10338000",
                  "size": "0x00008000",
                  "remove_offset": "0x10338000"
                },
                "cluster_ico": {}
              }
            },
            "l1_ico": {
              "vp_comps": [
                "pe0_ico",
                "pe1_ico",
                "pe2_ico",
                "pe3_ico",
                "pe4_ico",
                "pe5_ico",
                "pe6_ico",
                "pe7_ico",
                "interleaver",
                "ext2loc"
              ],
              "vp_bindings": [
                [
                  "pe0_ico->l1",
                  "interleaver->in_0"
                ],
                [
                  "pe1_ico->l1",
                  "interleaver->in_1"
                ],
                [
                  "pe2_ico->l1",
                  "interleaver->in_2"
                ],
                [
                  "pe3_ico->l1",
                  "interleaver->in_3"
                ],
                [
                  "pe4_ico->l1",
                  "interleaver->in_4"
                ],
                [
                  "pe5_ico->l1",
                  "interleaver->in_5"
                ],
                [
                  "pe6_ico->l1",
                  "interleaver->in_6"
                ],
                [
                  "pe7_ico->l1",
                  "interleaver->in_7"
                ],
                [
                  "pe0_ico->l1_alias",
                  "interleaver->in_0"
                ],
                [
                  "pe1_ico->l1_alias",
                  "interleaver->in_1"
                ],
                [
                  "pe2_ico->l1_alias",
                  "interleaver->in_2"
                ],
                [
                  "pe3_ico->l1_alias",
                  "interleaver->in_3"
                ],
                [
                  "pe4_ico->l1_alias",
                  "interleaver->in_4"
                ],
                [
                  "pe5_ico->l1_alias",
                  "interleaver->in_5"
                ],
                [
                  "pe6_ico->l1_alias",
                  "interleaver->in_6"
                ],
                [
                  "pe7_ico->l1_alias",
                  "interleaver->in_7"
                ],
                [
                  "ext2loc->out",
                  "interleaver->in_8"
                ]
              ],
              "vp_class": null,
              "pe0_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "pe1_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "pe2_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "pe3_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "pe4_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "pe5_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "pe6_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "pe7_ico": {
                "vp_class": "interco/router",
                "bandwidth": 4,
                "latency": 0,
                "id": 0,
                "mappings": {
                  "l1": {
                    "base": "0x10000000",
                    "size": "0x00200000",
                    "remove_offset": "0x10000000",
                    "id": 0
                  },
                  "event_unit": {
                    "base": "0x10204000",
                    "size": "0x00000400",
                    "remove_offset": "0x10204000",
                    "id": 1
                  },
                  "dma": {
                    "base": "0x10204400",
                    "size": "0x00000400",
                    "remove_offset": "0x10204400",
                    "id": 1
                  },
                  "l1_alias": {
                    "base": "0x00000000",
                    "size": "0x00200000",
                    "remove_offset": "0x00000000",
                    "id": 0
                  },
                  "event_unit_alias": {
                    "base": "0x00204000",
                    "size": "0x00000400",
                    "remove_offset": "0x00204000",
                    "id": 1
                  },
                  "dma_alias": {
                    "base": "0x00204400",
                    "size": "0x00000400",
                    "remove_offset": "0x00204400",
                    "id": 1
                  },
                  "cluster_ico": {
                    "id": 1
                  }
                }
              },
              "interleaver": {
                "vp_class": "pulp/cluster/l1_interleaver",
                "nb_slaves": 16,
                "nb_masters": 12,
                "stage_bits": 4,
                "interleaving_bits": 2
              },
              "ext2loc": {
                "vp_class": "interco/converter",
                "output_width": 4,
                "output_align": 4
              }
            },
            "l1": {
              "vp_comps": [
                "bank0",
                "bank1",
                "bank2",
                "bank3",
                "bank4",
                "bank5",
                "bank6",
                "bank7",
                "bank8",
                "bank9",
                "bank10",
                "bank11",
                "bank12",
                "bank13",
                "bank14",
                "bank15"
              ],
              "vp_class": null,
              "size": 65536,
              "alias": true,
              "has_l1_alias": true,
              "alias_base": "0x00000000",
              "map_base": "0x10000000",
              "nb_banks": 16,
              "bank0": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank1": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank2": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank3": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank4": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank5": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank6": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank7": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank8": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank9": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank10": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank11": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank12": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank13": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank14": {
                "size": 4096,
                "vp_class": "memory/memory"
              },
              "bank15": {
                "size": 4096,
                "vp_class": "memory/memory"
              }
            },
            "icache": {
              "version": 1,
              "size": 4096,
              "line_size": 16,
              "banking_factor": 4,
              "ports": 8,
              "ways": 1,
              "enabled": true
            },
            "dma": {
              "version": 6,
              "hal_files": [
                "hal/dma/mchan_v6.h"
              ],
              "archi_files": [
                "archi/dma/mchan_v6.h"
              ],
              "vp_class": "pulp/mchan/mchan_v6",
              "nb_channels": 9,
              "core_queue_depth": 2,
              "global_queue_depth": 8,
              "is_64": false,
              "max_nb_ext_read_req": 8,
              "max_nb_ext_write_req": 8,
              "max_burst_length": 256,
              "nb_loc_ports": 4,
              "tcdm_addr_width": 16
            },
            "cluster_ctrl": {
              "version": 2,
              "vp_class": "pulp/cluster/cluster_ctrl_v2",
              "hal_files": [
                "hal/cluster_ctrl/cluster_ctrl_v2.h"
              ],
              "archi_files": [
                "archi/cluster_ctrl/cluster_ctrl_v2.h"
              ],
              "nb_core": 8
            },
            "event_unit": {
              "version": 3,
              "nb_core": 8,
              "vp_class": "pulp/event_unit/eu_v3",
              "hal_files": [
                "hal/eu/eu_v3.h"
              ],
              "archi_files": [
                "archi/eu/eu_v3.h"
              ],
              "regmap": {
                "areas": {
                  "global": {
                    "cores": {
                      "offset": "0x0000",
                      "size": "0x0400",
                      "areas": {
                        "core": {
                          "offset": "0x0000",
                          "size": "0x0040",
                          "number": 16
                        }
                      }
                    },
                    "barriers": {
                      "offset": "0x0400",
                      "size": "0x0200",
                      "areas": {
                        "barrier": {
                          "offset": "0x0000",
                          "size": "0x0020",
                          "number": 16
                        }
                      }
                    },
                    "sw_events": {
                      "offset": "0x0600",
                      "size": "0x0100"
                    },
                    "soc_events": {
                      "offset": "0x0700",
                      "size": "0x0080"
                    },
                    "ext_events": {
                      "offset": "0x0780",
                      "size": "0x0080"
                    },
                    "mutex": {
                      "size": "0x0040"
                    },
                    "dispatch": {
                      "size": "0x0040"
                    }
                  },
                  "demux": {
                    "core": {
                      "offset": "0x0000",
                      "size": "0x0040"
                    },
                    "dispatch": {
                      "offset": "0x0080",
                      "size": "0x0040"
                    },
                    "mutex": {
                      "offset": "0x00C0",
                      "size": "0x0040"
                    },
                    "sw_events": {
                      "offset": "0x0100",
                      "size": "0x0100"
                    },
                    "barriers": {
                      "offset": "0x0200",
                      "size": "0x0200"
                    }
                  }
                },
                "registers": {
                  "mask": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "mask_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x04",
                    "width": 32
                  },
                  "mask_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x08",
                    "width": 32
                  },
                  "mask_irq": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x0C",
                    "width": 32
                  },
                  "mask_irq_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x10",
                    "width": 32
                  },
                  "mask_irq_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x14",
                    "width": 32
                  },
                  "status": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x18",
                    "width": 32
                  },
                  "buffer": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x1C",
                    "width": 32
                  },
                  "buffer_masked": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x20",
                    "width": 32
                  },
                  "buffer_irq_masked": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x24",
                    "width": 32
                  },
                  "buffer_clear": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x28",
                    "width": 32
                  },
                  "sw_events_mask": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x2C",
                    "width": 32
                  },
                  "sw_events_mask_and": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x30",
                    "width": 32
                  },
                  "sw_events_mask_or": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x34",
                    "width": 32
                  },
                  "event_wait": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x38",
                    "width": 32
                  },
                  "event_wait_clear": {
                    "areas": [
                      "demux/core",
                      "global/cores/core"
                    ],
                    "offset": "0x3C",
                    "width": 32
                  },
                  "trigg_sw_event": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x00",
                    "width": 32,
                    "number": 16
                  },
                  "trigg_sw_event_wait": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x40",
                    "width": 32,
                    "number": 16
                  },
                  "trigg_sw_event_wait_clear": {
                    "areas": [
                      "demux/sw_events",
                      "global/sw_events"
                    ],
                    "offset": "0x80",
                    "width": 32,
                    "number": 16
                  },
                  "soc_events_current_event": {
                    "areas": [
                      "global/soc_events"
                    ],
                    "offset": "0x00",
                    "width": 32,
                    "bitfield": {
                      "event_id": {
                        "bit": 0,
                        "width": 9
                      },
                      "valid": {
                        "bit": 31,
                        "width": 1
                      }
                    }
                  },
                  "barr_trigger_mask": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "barr_status": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x04",
                    "width": 32
                  },
                  "barr_status_summary": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x08",
                    "width": 32
                  },
                  "barr_target_mask": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x0C",
                    "width": 32
                  },
                  "barr_trigger": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x10",
                    "width": 32
                  },
                  "barr_trigger_self": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x14",
                    "width": 32
                  },
                  "barr_trigger_wait": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x18",
                    "width": 32
                  },
                  "barr_trigger_wait_clear": {
                    "areas": [
                      "demux/barriers",
                      "global/barriers"
                    ],
                    "offset": "0x1C",
                    "width": 32
                  },
                  "dispatch_fifo_access": {
                    "areas": [
                      "demux/dispatch",
                      "global/dispatch"
                    ],
                    "offset": "0x00",
                    "width": 32
                  },
                  "dispatch_team_config": {
                    "areas": [
                      "demux/dispatch",
                      "global/dispatch"
                    ],
                    "offset": "0x04",
                    "width": 32
                  }
                }
              },
              "properties": {
                "dispatch": {
                  "size": 8
                },
                "barriers": {
                  "nb_barriers": 8
                },
                "events": {
                  "barrier": 16,
                  "dispatch": 18
                }
              }
            },
            "timer": {
              "version": 2,
              "vp_class": "pulp/timer/timer_v2",
              "hal_files": [
                "hal/timer/timer_v2.h"
              ],
              "archi_files": [
                "archi/timer/timer_v2.h"
              ]
            },
            "icache_ctrl": {
              "version": 2,
              "vp_class": "pulp/icache_ctrl/icache_ctrl_v2",
              "hal_files": [
                "hal/icache/icache_ctrl_v2.h"
              ]
            },
            "pe": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulp",
                "--rv32m",
                "--pulpv2",
                "--pulp-perf-counters",
                "--pulp-hw-loop",
                "--itc-external-req",
                "--fpu",
                "--fpud",
                "--shared-fpu"
              ],
              "isa": "RV32IMFCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              }
            },
            "pe0": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 0
            },
            "pe1": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 1
            },
            "pe2": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 2
            },
            "pe3": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 3
            },
            "pe4": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 4
            },
            "pe5": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 5
            },
            "pe6": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 6
            },
            "pe7": {
              "version": "ri5cyv2",
              "archi": "riscv",
              "implementation": "ri5cy",
              "gv_isa": [
                "--pulpv2",
                "--pulp",
                "--rv32m",
                "--itc-external-req"
              ],
              "isa": "RV32IMCXpulpv2",
              "priv_version": 1.9,
              "perf_counters": true,
              "features": [
                "misaligned",
                "perf"
              ],
              "hal_files": [
                "hal/riscv/riscv_v4.h",
                "hal/riscv/builtins_v2.h",
                "hal/riscv/builtins_v2_emu.h",
                "hal/riscv/types.h"
              ],
              "archi_files": [
                "archi/riscv/priv_1_9.h",
                "archi/riscv/pcer_v1.h"
              ],
              "defines": [
                "ARCHI_CORE_HAS_PULPV2",
                "CORE_PULP_BUILTINS"
              ],
              "vp_class": "cpu/iss/iss",
              "fetch_enable": false,
              "boot_addr": "0x1C000000",
              "power_models": {
                "clock_gated": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "1"
                      },
                      "1.1": {
                        "any": "0.9"
                      }
                    }
                  }
                },
                "insn": {
                  "type": "linear",
                  "values": {
                    "25": {
                      "1.2": {
                        "any": "40"
                      },
                      "1.1": {
                        "any": "30"
                      }
                    }
                  }
                }
              },
              "cluster_id": 0,
              "core_id": 7
            }
          },
          "adv_dbg_unit": {
            "vp_class": "pulp/adv_dbg_unit/adv_dbg_unit",
            "vp_ports": [
              "io",
              "jtag"
            ]
          }
        },
        "vp_ports": [
          "jtag0",
          "ctrl",
          "jtag0_pad",
          "jtag0_pad",
          "cpi0"
        ]
      },
      "dpi_clock": {
        "vp_class": "vp/clock_domain",
        "frequency": 100000000,
        "vp_ports": [
          "out"
        ]
      },
      "pulp_chip": {
        "wolfe": {}
      },
      "dpi": {
        "vp_class": "utils/dpi_wrapper",
        "vp_ports": [
          "clock",
          "jtag0"
        ]
      },
      "tb_comps": [
        "jtag_proxy",
        "camera"
      ],
      "tb_bindings": [
        [
          "chip->jtag0",
          "jtag_proxy->jtag"
        ],
        [
          "chip->ctrl",
          "jtag_proxy->ctrl"
        ],
        [
          "camera->cpi",
          "chip->cpi0"
        ]
      ],
      "jtag_proxy": {
        "type": "dpi",
        "active": false,
        "module": "jtag_proxy.so",
        "verbose": false,
        "port": 37539,
        "vp_ports": [
          "jtag",
          "ctrl"
        ]
      },
      "camera": {
        "type": "dpi",
        "model": "himax",
        "module": "camera.so",
        "vp_ports": [
          "cpi"
        ]
      }
    }
  },
  "vp_comps": [
    "system_tree"
  ]
}
