# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 115 \
    name result_src_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_0 \
    op interface \
    ports { result_src_0_address0 { O 11 vector } result_src_0_ce0 { O 1 bit } result_src_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name result_src_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_1 \
    op interface \
    ports { result_src_1_address0 { O 11 vector } result_src_1_ce0 { O 1 bit } result_src_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name result_src_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_2 \
    op interface \
    ports { result_src_2_address0 { O 11 vector } result_src_2_ce0 { O 1 bit } result_src_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name result_src_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_3 \
    op interface \
    ports { result_src_3_address0 { O 11 vector } result_src_3_ce0 { O 1 bit } result_src_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name result_src_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_4 \
    op interface \
    ports { result_src_4_address0 { O 11 vector } result_src_4_ce0 { O 1 bit } result_src_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 120 \
    name result_src_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_5 \
    op interface \
    ports { result_src_5_address0 { O 11 vector } result_src_5_ce0 { O 1 bit } result_src_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 121 \
    name result_src_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_6 \
    op interface \
    ports { result_src_6_address0 { O 11 vector } result_src_6_ce0 { O 1 bit } result_src_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name result_src_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_7 \
    op interface \
    ports { result_src_7_address0 { O 11 vector } result_src_7_ce0 { O 1 bit } result_src_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name result_src_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_8 \
    op interface \
    ports { result_src_8_address0 { O 11 vector } result_src_8_ce0 { O 1 bit } result_src_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name result_src_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_9 \
    op interface \
    ports { result_src_9_address0 { O 11 vector } result_src_9_ce0 { O 1 bit } result_src_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 125 \
    name result_src_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_10 \
    op interface \
    ports { result_src_10_address0 { O 11 vector } result_src_10_ce0 { O 1 bit } result_src_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name result_src_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_11 \
    op interface \
    ports { result_src_11_address0 { O 11 vector } result_src_11_ce0 { O 1 bit } result_src_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 127 \
    name result_src_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_12 \
    op interface \
    ports { result_src_12_address0 { O 11 vector } result_src_12_ce0 { O 1 bit } result_src_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name result_src_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_13 \
    op interface \
    ports { result_src_13_address0 { O 11 vector } result_src_13_ce0 { O 1 bit } result_src_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 129 \
    name result_src_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_14 \
    op interface \
    ports { result_src_14_address0 { O 11 vector } result_src_14_ce0 { O 1 bit } result_src_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 130 \
    name result_src_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename result_src_15 \
    op interface \
    ports { result_src_15_address0 { O 11 vector } result_src_15_ce0 { O 1 bit } result_src_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'result_src_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name result1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_result1 \
    op interface \
    ports { m_axi_result1_AWVALID { O 1 bit } m_axi_result1_AWREADY { I 1 bit } m_axi_result1_AWADDR { O 64 vector } m_axi_result1_AWID { O 1 vector } m_axi_result1_AWLEN { O 32 vector } m_axi_result1_AWSIZE { O 3 vector } m_axi_result1_AWBURST { O 2 vector } m_axi_result1_AWLOCK { O 2 vector } m_axi_result1_AWCACHE { O 4 vector } m_axi_result1_AWPROT { O 3 vector } m_axi_result1_AWQOS { O 4 vector } m_axi_result1_AWREGION { O 4 vector } m_axi_result1_AWUSER { O 1 vector } m_axi_result1_WVALID { O 1 bit } m_axi_result1_WREADY { I 1 bit } m_axi_result1_WDATA { O 512 vector } m_axi_result1_WSTRB { O 64 vector } m_axi_result1_WLAST { O 1 bit } m_axi_result1_WID { O 1 vector } m_axi_result1_WUSER { O 1 vector } m_axi_result1_ARVALID { O 1 bit } m_axi_result1_ARREADY { I 1 bit } m_axi_result1_ARADDR { O 64 vector } m_axi_result1_ARID { O 1 vector } m_axi_result1_ARLEN { O 32 vector } m_axi_result1_ARSIZE { O 3 vector } m_axi_result1_ARBURST { O 2 vector } m_axi_result1_ARLOCK { O 2 vector } m_axi_result1_ARCACHE { O 4 vector } m_axi_result1_ARPROT { O 3 vector } m_axi_result1_ARQOS { O 4 vector } m_axi_result1_ARREGION { O 4 vector } m_axi_result1_ARUSER { O 1 vector } m_axi_result1_RVALID { I 1 bit } m_axi_result1_RREADY { O 1 bit } m_axi_result1_RDATA { I 512 vector } m_axi_result1_RLAST { I 1 bit } m_axi_result1_RID { I 1 vector } m_axi_result1_RUSER { I 1 vector } m_axi_result1_RRESP { I 2 vector } m_axi_result1_BVALID { I 1 bit } m_axi_result1_BREADY { O 1 bit } m_axi_result1_BRESP { I 2 vector } m_axi_result1_BID { I 1 vector } m_axi_result1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name flag \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_flag \
    op interface \
    ports { flag { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name k \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k \
    op interface \
    ports { k { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name result_dest \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_dest \
    op interface \
    ports { result_dest { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


