Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Apr 30 16:52:02 2019
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file passthrough1_wrapper_timing_summary_routed.rpt -rpx passthrough1_wrapper_timing_summary_routed.rpx
| Design       : passthrough1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.365        0.000                      0                   50        0.189        0.000                      0                   50        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
sys_clk_pin                          {0.000 5.000}      10.000          100.000         
sys_clock                            {0.000 5.000}      10.000          100.000         
  clk_out1_passthrough1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_passthrough1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                6.365        0.000                      0                   50        0.189        0.000                      0                   50        4.500        0.000                       0                    25  
sys_clock                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_passthrough1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     2  
  clkfbout_passthrough1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.069ns (33.718%)  route 2.101ns (66.282%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.707     3.697    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.326     4.023 r  passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1/O
                         net (fo=5, routed)           0.683     4.706    passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.422    11.422    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[0]/C
                         clock pessimism              0.114    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.072    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.069ns (33.718%)  route 2.101ns (66.282%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.707     3.697    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.326     4.023 r  passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1/O
                         net (fo=5, routed)           0.683     4.706    passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.422    11.422    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[1]/C
                         clock pessimism              0.114    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.072    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.069ns (33.718%)  route 2.101ns (66.282%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.707     3.697    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.326     4.023 r  passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1/O
                         net (fo=5, routed)           0.683     4.706    passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.422    11.422    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[2]/C
                         clock pessimism              0.114    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.072    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.069ns (33.718%)  route 2.101ns (66.282%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.707     3.697    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.326     4.023 r  passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1/O
                         net (fo=5, routed)           0.683     4.706    passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.422    11.422    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                         clock pessimism              0.114    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.072    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.365ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.069ns (33.718%)  route 2.101ns (66.282%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.707     3.697    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.326     4.023 r  passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1/O
                         net (fo=5, routed)           0.683     4.706    passthrough1_i/DAC_0/U0/fivebitcount_reg[4]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.422    11.422    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                         clock pessimism              0.114    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.072    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  6.365    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.069ns (34.018%)  route 2.073ns (65.982%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.420ns = ( 11.420 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.720     3.710    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I0_O)        0.326     4.036 r  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=15, routed)          0.643     4.678    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X30Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.420    11.420    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[1]/C
                         clock pessimism              0.078    11.498    
                         clock uncertainty           -0.035    11.463    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    11.294    passthrough1_i/DAC_0/U0/DAC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.069ns (34.891%)  route 1.995ns (65.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 11.418 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.720     3.710    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I0_O)        0.326     4.036 r  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=15, routed)          0.564     4.600    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.418    11.418    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[14]/C
                         clock pessimism              0.078    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X30Y75         FDRE (Setup_fdre_C_CE)      -0.169    11.292    passthrough1_i/DAC_0/U0/DAC_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.069ns (34.891%)  route 1.995ns (65.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 11.418 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.720     3.710    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I0_O)        0.326     4.036 r  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=15, routed)          0.564     4.600    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.418    11.418    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[7]/C
                         clock pessimism              0.078    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X30Y75         FDRE (Setup_fdre_C_CE)      -0.169    11.292    passthrough1_i/DAC_0/U0/DAC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.069ns (34.891%)  route 1.995ns (65.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 11.418 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.720     3.710    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I0_O)        0.326     4.036 r  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=15, routed)          0.564     4.600    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.418    11.418    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[8]/C
                         clock pessimism              0.078    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X30Y75         FDRE (Setup_fdre_C_CE)      -0.169    11.292    passthrough1_i/DAC_0/U0/DAC_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.069ns (34.891%)  route 1.995ns (65.109%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 11.418 - 10.000 ) 
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.536     1.536    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.419     1.955 f  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.711     2.666    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.324     2.990 f  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=18, routed)          0.720     3.710    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I0_O)        0.326     4.036 r  passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=15, routed)          0.564     4.600    passthrough1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          1.418    11.418    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[9]/C
                         clock pessimism              0.078    11.496    
                         clock uncertainty           -0.035    11.461    
    SLICE_X30Y75         FDRE (Setup_fdre_C_CE)      -0.169    11.292    passthrough1_i/DAC_0/U0/DAC_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  6.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/DAC_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.549     0.549    passthrough1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  passthrough1_i/DAC_0/U0/DAC_reg_reg[3]/Q
                         net (fo=1, routed)           0.107     0.797    passthrough1_i/DAC_0/U0/DAC_reg[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.842 r  passthrough1_i/DAC_0/U0/DAC_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.842    passthrough1_i/DAC_0/U0/DAC_next[4]
    SLICE_X29Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.815     0.815    passthrough1_i/DAC_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[4]/C
                         clock pessimism             -0.254     0.561    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.092     0.653    passthrough1_i/DAC_0/U0/DAC_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/fastcount_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.551     0.551    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y77         FDRE                                         r  passthrough1_i/DAC_0/U0/fastcount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.148     0.699 f  passthrough1_i/DAC_0/U0/fastcount_reg_reg[1]/Q
                         net (fo=21, routed)          0.089     0.788    passthrough1_i/DAC_0/U0/fastcount_reg_reg_n_0_[1]
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.098     0.886 r  passthrough1_i/DAC_0/U0/DAC_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.886    passthrough1_i/DAC_0/U0/DAC_reg[0]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.817     0.817    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y77         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
                         clock pessimism             -0.266     0.551    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.120     0.671    passthrough1_i/DAC_0/U0/DAC_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/DAC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.683%)  route 0.196ns (51.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.548     0.548    passthrough1_i/DAC_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  passthrough1_i/DAC_0/U0/DAC_reg_reg[6]/Q
                         net (fo=1, routed)           0.196     0.885    passthrough1_i/DAC_0/U0/DAC_reg[6]
    SLICE_X30Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.930 r  passthrough1_i/DAC_0/U0/DAC_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.930    passthrough1_i/DAC_0/U0/DAC_next[7]
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.813     0.813    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[7]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121     0.701    passthrough1_i/DAC_0/U0/DAC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.551     0.551    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y77         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/Q
                         net (fo=2, routed)           0.152     0.867    passthrough1_i/DAC_0/U0/DAC_reg[0]
    SLICE_X30Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  passthrough1_i/DAC_0/U0/DAC_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.912    passthrough1_i/DAC_0/U0/DAC_next[1]
    SLICE_X30Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.815     0.815    passthrough1_i/DAC_0/U0/clk
    SLICE_X30Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[1]/C
                         clock pessimism             -0.253     0.562    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120     0.682    passthrough1_i/DAC_0/U0/DAC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.549     0.549    passthrough1_i/DAC_0/U0/clk
    SLICE_X31Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/Q
                         net (fo=1, routed)           0.138     0.828    passthrough1_i/DAC_0/U0/DAC_reg[10]
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.873 r  passthrough1_i/DAC_0/U0/DAC_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.873    passthrough1_i/DAC_0/U0/DAC_next[11]
    SLICE_X31Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.815     0.815    passthrough1_i/DAC_0/U0/clk
    SLICE_X31Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
                         clock pessimism             -0.266     0.549    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.091     0.640    passthrough1_i/DAC_0/U0/DAC_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/slowcount_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.585     0.585    passthrough1_i/DAC_0/U0/clk
    SLICE_X0Y22          FDRE                                         r  passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     0.898    passthrough1_i/DAC_0/U0/slowcount_reg[0]
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.042     0.940 r  passthrough1_i/DAC_0/U0/slowcount_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.940    passthrough1_i/DAC_0/U0/slowcount_reg[1]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  passthrough1_i/DAC_0/U0/slowcount_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.853     0.853    passthrough1_i/DAC_0/U0/clk
    SLICE_X0Y22          FDRE                                         r  passthrough1_i/DAC_0/U0/slowcount_reg_reg[1]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.107     0.692    passthrough1_i/DAC_0/U0/slowcount_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.549     0.549    passthrough1_i/DAC_0/U0/clk
    SLICE_X31Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/Q
                         net (fo=1, routed)           0.158     0.848    passthrough1_i/DAC_0/U0/DAC_reg[11]
    SLICE_X31Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.893 r  passthrough1_i/DAC_0/U0/DAC_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.893    passthrough1_i/DAC_0/U0/DAC_next[12]
    SLICE_X31Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.815     0.815    passthrough1_i/DAC_0/U0/clk
    SLICE_X31Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/C
                         clock pessimism             -0.266     0.549    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.092     0.641    passthrough1_i/DAC_0/U0/DAC_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/DAC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/DAC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.549     0.549    passthrough1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  passthrough1_i/DAC_0/U0/DAC_reg_reg[2]/Q
                         net (fo=1, routed)           0.158     0.848    passthrough1_i/DAC_0/U0/DAC_reg[2]
    SLICE_X29Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.893 r  passthrough1_i/DAC_0/U0/DAC_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.893    passthrough1_i/DAC_0/U0/DAC_next[3]
    SLICE_X29Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.816     0.816    passthrough1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/DAC_reg_reg[3]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.092     0.641    passthrough1_i/DAC_0/U0/DAC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.549     0.549    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[1]/Q
                         net (fo=6, routed)           0.185     0.875    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg__0[1]
    SLICE_X28Y76         LUT4 (Prop_lut4_I0_O)        0.043     0.918 r  passthrough1_i/DAC_0/U0/fivebitcount_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.918    passthrough1_i/DAC_0/U0/plusOp__0[3]
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.816     0.816    passthrough1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.107     0.656    passthrough1_i/DAC_0/U0/fivebitcount_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.585     0.585    passthrough1_i/DAC_0/U0/clk
    SLICE_X0Y22          FDRE                                         r  passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.726 f  passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     0.898    passthrough1_i/DAC_0/U0/slowcount_reg[0]
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.045     0.943 r  passthrough1_i/DAC_0/U0/slowcount_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.943    passthrough1_i/DAC_0/U0/slowcount_reg[0]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  passthrough1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=42, routed)          0.853     0.853    passthrough1_i/DAC_0/U0/clk
    SLICE_X0Y22          FDRE                                         r  passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.091     0.676    passthrough1_i/DAC_0/U0/slowcount_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { passthrough1_i/DAC_0/U0/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y77  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y75  passthrough1_i/DAC_0/U0/DAC_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y75  passthrough1_i/DAC_0/U0/DAC_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77  passthrough1_i/DAC_0/U0/DAC_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y76  passthrough1_i/DAC_0/U0/DAC_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_passthrough1_clk_wiz_0_0
  To Clock:  clk_out1_passthrough1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_passthrough1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    passthrough1_i/clk_wiz_0/U0/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_passthrough1_clk_wiz_0_0
  To Clock:  clkfbout_passthrough1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_passthrough1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    passthrough1_i/clk_wiz_0/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  passthrough1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT



