This repository is a Verilog recreation of Ben Eater's 8 bit computer (https://eater.net/8bit/) for a Yosys supported (https://github.com/YosysHQ/yosys) FPGA.
