module FILO_RTL #(
    parameter DATA_WIDTH = 8,
    parameter FILO_DEPTH = 16
) (
    input  wire                  clk,
    input  wire                  reset,
    input  wire                  push,
    input  wire                  pop,
    input  wire [DATA_WIDTH-1:0] data_in,
    output reg  [DATA_WIDTH-1:0] data_out,
    output reg                   full,
    output reg                   empty
);

  reg [DATA_WIDTH-1:0] memory[FILO_DEPTH-1:0];
  reg [$clog2(FILO_DEPTH):0] top;

  reg feedthrough_valid;
  reg [DATA_WIDTH-1:0] feedthrough_data;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      top <= 0;
      empty <= 1;
      full <= 0;
      feedthrough_valid <= 0;
      data_out <= 0;
    else begin
      if (push && pop && empty) begin
        data_out <= data_in;
        feedthrough_data <= data_in;
        feedthrough_valid <= 1;
      end else begin
        if (push && !full) begin
          memory[top] <= data_in;
          top <= top + 1;
          feedthrough_valid <= 0;
        end

        if (pop && !empty) begin
          if (feedthrough_valid) begin
            data_out <= feedthrough_data;
            feedthrough_valid <= 0;
          else begin
            top <= top - 1;
            data_out <= memory[top];
          end
        end
      end

      empty <= (top == 0);
      full  <= (top == FILO_DEPTH);
    end
  end
endmodule