icc_shell> source ./000_setup.tcl
.
icc_shell> source ./01_design_setup.tcl
Info: Using Synopsys EDK Gate Libraries (6M, 32nm)
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.db'
Start to load technology file /cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_mw.tf.
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DIFF'. (line 3022). (TFCHK-082)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3051) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 3051) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3066) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3082) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3091) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3106) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3115) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3124) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3139) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3154) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3163) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3172) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3187) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3196) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3211) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3220) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3235) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3244) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3259) (TFCHK-012)
Warning: Layer 'M3' has a pitch 0.164 that does not match the doubled pitch 0.26 or tripled pitch 0.39. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M5' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M6' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M7' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M8' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M9' has a pitch 1.74 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'MRDL' has a pitch 4.5 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Tile 'unit' has a width 0.32 that is not a multiple of the metal layer pitch 0.13 or 0.164. (TFCHK-066)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_mw.tf has been loaded successfully.
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is uW. (IFS-007)
Type of creating bus for undefined cells : 0
Warning: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb'

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'test_pe.CEL' now...
Total number of cell instances: 1682
Total number of nets: 1963
Total number of ports: 145 (include 0 PG ports)
Total number of hierarchical cell instances: 22

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:01, CPU =    0:00:00
Information: Read verilog completed successfully.
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/gtech.db'
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/standard.sldb'
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: Changed wire load model for 'test_opt_reg_DataWidth1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_4' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_5' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_full_add_DataWidth16_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_full_add_DataWidth16_2' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_full_add_DataWidth16_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_full_add_DataWidth16_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_cmpr_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_cmpr_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_mult_add_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_mult_add_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_shifter_unq1_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_shifter_unq1_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_pe_comp_unq1_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_pe_comp_unq1_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_lut_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_lut_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_debug_reg_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_debug_reg_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_debug_reg_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_debug_reg_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_pe_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_pe_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth16_2' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth16_2' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_file_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_file_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth16_3' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth16_3' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_pe' from 'ForQA' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_pe' from '8000' to '8000'. (OPT-171)
Information: Using 2 cores for timing computations. (TIM-270)
Information: Updating graph... (UID-83)
1
icc_shell> source ./02_design_planning.tcl
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (8328,8328), dimensions (1672, 1672)
Number of terminals created: 145.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name      Original Ports
test_pe              145
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.506
        Number Of Rows = 59
        Core Width = 99.864
        Core Height = 98.648
        Aspect Ratio = 0.988
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
Warning: No cell objects matched '*' (SEL-004)
Setting macros_on_edge = on
Setting auto_grouping = high
Setting minimize_auto_grouping_channels = true
Setting pin_routing_aware = true
Information: Tcl variable placer_soft_keepout_channel_width is set to 60.000 (VFP-801)
Setting sliver_size = 60.00
Setting min_distance_between_macros = 40.00
Information: top power port VDD created
Information: Total 1 ports created
Information: connected 1683 power ports and 0 ground ports
Information: top ground port VSS created
Information: Total 1 ports created
Information: connected 0 power ports and 1683 ground ports
Warning: Ring constraint is not set in top design. (PNA-102)
Use the top two layers as default
Geometry mapping begins.
Removing all the files with the prefix test_pe in the directory ./pna_output
Parasitics Operating Condition is max
Using [5 x 5] Fat Wire Table for M1
Using [5 x 5] Fat Wire Table for M2
Using [5 x 5] Fat Wire Table for M3
Using [5 x 5] Fat Wire Table for M4
Using [5 x 5] Fat Wire Table for M5
Using [5 x 5] Fat Wire Table for M6
Using [5 x 5] Fat Wire Table for M7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9

TLU+ File = /cad/synopsys_EDK3/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /cad/synopsys_EDK3/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 1, upper mask id 2, via layer 21, resistivity 1.000000
lower mask id 2, upper mask id 3, via layer 22, resistivity 0.500000
lower mask id 3, upper mask id 4, via layer 23, resistivity 0.500000
lower mask id 4, upper mask id 5, via layer 24, resistivity 0.500000
lower mask id 5, upper mask id 6, via layer 25, resistivity 0.500000
lower mask id 6, upper mask id 7, via layer 26, resistivity 0.500000
lower mask id 7, upper mask id 8, via layer 27, resistivity 0.500000
lower mask id 8, upper mask id 9, via layer 28, resistivity 0.100000
lower mask id 9, upper mask id 10, via layer 42, resistivity 0.050000
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 0
Geometry mapping took     0.41 seconds

Name of design : test_pe
Number of cell instance masters in the library : 77
Number of cell instances in the design : 1682
Power Network Synthesis Begins ...
Target IR drop : 120.000 mV
Processing net VDD ...
Average power dissipation in test_pe :   100.00 mW
Power supply voltage :     1.20 V
Average current in test_pe :    83.33 mA
Total power of the unplaced cells :      100.000 mW
25 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 4x4 straps
Processing virtual rail for net VDD
Number of power pads reaching to the power ports of the leaf cells or blocks: 16
Total assigned virtual connection port current is 83.333330
Total assigned connected port current is 0.000000
Total assigned current is 83.333330
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (66.486 3.000) layer M8 Supplies    8.69 mA Current (10.43%)
Virtual Pad at (49.758 3.000) layer M8 Supplies    8.65 mA Current (10.38%)
Virtual Pad at (66.486 115.648) layer M8 Supplies    8.34 mA Current (10.01%)
Virtual Pad at (49.758 115.648) layer M8 Supplies    8.30 mA Current (9.97%)
Virtual Pad at (83.214 3.000) layer M8 Supplies    7.97 mA Current (9.56%)
Virtual Pad at (33.030 3.000) layer M8 Supplies    7.85 mA Current (9.42%)
Virtual Pad at (83.214 115.648) layer M8 Supplies    7.69 mA Current (9.23%)
Virtual Pad at (33.030 115.648) layer M8 Supplies    7.58 mA Current (9.09%)
Virtual Pad at (3.000 65.420) layer M9 Supplies    2.51 mA Current (3.01%)
Virtual Pad at (3.000 49.760) layer M9 Supplies    2.48 mA Current (2.97%)
Virtual Pad at (116.864 65.420) layer M9 Supplies    2.32 mA Current (2.79%)
Virtual Pad at (116.864 49.760) layer M9 Supplies    2.30 mA Current (2.76%)
Virtual Pad at (3.000 82.820) layer M9 Supplies    2.28 mA Current (2.74%)
Virtual Pad at (3.000 32.360) layer M9 Supplies    2.20 mA Current (2.64%)
Virtual Pad at (116.864 82.820) layer M9 Supplies    2.13 mA Current (2.55%)
Virtual Pad at (116.864 32.360) layer M9 Supplies    2.05 mA Current (2.46%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:   83.33 mA (100.00%)
Maximum IR drop in test_pe : 7.19 mV
Maximum current in test_pe : 8.690 mA
Maximum EM of wires in test_pe : 2.896759e+01 A/cm, layer M8
Maximum EM of vias in test_pe : 1.650903e+05 A/cm_square, layer VIA6
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is   7.186 mV
Processing net VSS ...
Average power dissipation in test_pe :   100.00 mW
Power supply voltage :     1.20 V
Average current in test_pe :    83.33 mA
Total power of the unplaced cells :      100.000 mW
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Processing virtual rail for net VSS
Number of power pads reaching to the power ports of the leaf cells or blocks: 16
Total assigned virtual connection port current is 83.333330
Total assigned connected port current is 0.000000
Total assigned current is 83.333330
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (53.390 108.648) layer M8 Supplies    8.80 mA Current (10.56%)
Virtual Pad at (70.118 108.648) layer M8 Supplies    8.74 mA Current (10.49%)
Virtual Pad at (53.390 9.970) layer M8 Supplies    8.27 mA Current (9.93%)
Virtual Pad at (70.118 9.970) layer M8 Supplies    8.21 mA Current (9.86%)
Virtual Pad at (36.662 108.648) layer M8 Supplies    7.89 mA Current (9.47%)
Virtual Pad at (86.846 108.648) layer M8 Supplies    7.71 mA Current (9.25%)
Virtual Pad at (36.662 9.970) layer M8 Supplies    7.48 mA Current (8.98%)
Virtual Pad at (86.846 9.970) layer M8 Supplies    7.32 mA Current (8.78%)
Virtual Pad at (108.364 53.760) layer M9 Supplies    2.69 mA Current (3.23%)
Virtual Pad at (108.364 69.420) layer M9 Supplies    2.64 mA Current (3.17%)
Virtual Pad at (11.500 53.760) layer M9 Supplies    2.44 mA Current (2.93%)
Virtual Pad at (11.500 69.420) layer M9 Supplies    2.40 mA Current (2.88%)
Virtual Pad at (108.364 36.360) layer M9 Supplies    2.35 mA Current (2.82%)
Virtual Pad at (108.364 86.820) layer M9 Supplies    2.21 mA Current (2.66%)
Virtual Pad at (11.500 36.360) layer M9 Supplies    2.15 mA Current (2.58%)
Virtual Pad at (11.500 86.820) layer M9 Supplies    2.03 mA Current (2.43%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:   83.33 mA (100.00%)
Maximum IR drop in test_pe : 6.00 mV
Maximum current in test_pe : 8.805 mA
Maximum EM of wires in test_pe : 2.934877e+01 A/cm, layer M8
Maximum EM of vias in test_pe : 1.826148e+05 A/cm_square, layer VIA3
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is   6.005

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:       On
Use Stack Via:                  On
Same PG Width Sizing:           On
Optimize Track Usage:           Off
Keep Ring Outside Core Area:    Off
No Straps Over Hard Macros:     Off
No Straps Over Plan Groups:     Off
No Straps Over Soft Macros:     Off
Ignore Blockage:                Off
Target IR drop :  120.00 mV
Net name : VDD
IR drop of the synthesized net :    7.19 mV
Core ring segment: Horizontal: M9, Width: 6.000 microns
Core ring segment: Vertical: MRDL, Width: 6.000 microns
Layer: M9, Direction: Horizontal, # of Straps: 4, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
Layer: M8, Direction: Vertical, # of Straps: 4, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
The percentage of routing tracks used by the power net VDD for layer MRDL: 15.19%
The percentage of routing tracks used by the power net VDD for layer M9: 31.19%
The percentage of routing tracks used by the power net VDD for layer M8: 14.07%
The percentage of routing tracks used by the power net VDD for layer M7: 0.00%
The percentage of routing tracks used by the power net VDD for layer M6: 0.00%
The percentage of routing tracks used by the power net VDD for layer M5: 0.00%
The percentage of routing tracks used by the power net VDD for layer M4: 0.00%
The percentage of routing tracks used by the power net VDD for layer M3: 0.00%
The percentage of routing tracks used by the power net VDD for layer M2: 0.00%
The percentage of routing tracks used by the power net VDD for layer M1: 5.31%
The average percentage of routing tracks used by net VDD : 6.58%
Net name : VSS
IR drop of the synthesized net :    6.00 mV
Core ring segment: Horizontal: M9, Width: 6.000 microns
Core ring segment: Vertical: MRDL, Width: 6.000 microns
Layer: M9, Direction: Horizontal, # of Straps: 4, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
Layer: M8, Direction: Vertical, # of Straps: 4, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
The percentage of routing tracks used by the power net VSS for layer MRDL: 19.95%
The percentage of routing tracks used by the power net VSS for layer M9: 26.54%
The percentage of routing tracks used by the power net VSS for layer M8: 12.32%
The percentage of routing tracks used by the power net VSS for layer M7: 0.00%
The percentage of routing tracks used by the power net VSS for layer M6: 0.00%
The percentage of routing tracks used by the power net VSS for layer M5: 0.00%
The percentage of routing tracks used by the power net VSS for layer M4: 0.00%
The percentage of routing tracks used by the power net VSS for layer M3: 0.00%
The percentage of routing tracks used by the power net VSS for layer M2: 0.00%
The percentage of routing tracks used by the power net VSS for layer M1: 4.68%
The average percentage of routing tracks used by net VSS : 6.35%
Generating instance power and IR drop file ./pna_output/test_pe.inst_hl.pna
Memory usage for design data :      40689.664 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.05 seconds
Please read test_pe.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/test_pe.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Committing the synthesized power plan ... 
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

1682 cells out of bound
Done with committing power plan!
Information: connected 0 power ports and 0 ground ports
Warning: No scan chain found. (VFP-425)
Info: pin_routing_aware is turned on.
Reference Point: Lower Left-hand corner of Core Base Array

Initializing Data Structure ...
  Reading technology information ...
  Reading netlist information from DB ...
    1682 cells to be placed
    0 cover cells
    145 IO cells/pins
    1827 cell instances
    1965 nets
    7273 port instances
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    0 group(s) read in total
  Checking information read in ...
  Preprocessing design ...
    cell/row utilization of array <unit> = 50.65%
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 2
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block test_pe_comp/test_mult_add
block test_pe_comp/test_shifter
Above hierarchy nodes are selected for grouping
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 1682 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 1963
Num     zero wt nets = 0
A net with highest fanout (109) is rst_n
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
start placement with 2 threads
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : test_pe
Version    : M-2016.12-SP2
Date       : Thu Mar 14 06:25:15 2019
*********************************************

Total wirelength: 40846.75
Number of 100x100 tracks cell density regions: 49
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 53.32% (at 97 59 109 71)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    24 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:25:19 2019
****************************************
Std cell utilization: 50.65%  (19632/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 50.65%  (19632/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        19632    sites, (non-fixed:19632  fixed:0)
                      1682     cells, (non-fixed:1682   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       41 
Avg. std cell width:  1.80 um 
Site array:           unit     (width: 0.15 um, height: 1.67 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:25:19 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1682 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:25:20 2019
****************************************

avg cell displacement:    0.482 um ( 0.29 row height)
max cell displacement:    1.929 um ( 1.15 row height)
std deviation:            0.270 um ( 0.16 row height)
number of cell moved:      1682 cells (out of 1682 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
Information: connected 0 power ports and 0 ground ports
Information: connected 0 power ports and 0 ground ports
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Instance being processed:
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      658M Data =        0M
Information: connected 0 power ports and 0 ground ports
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((4.500 10.172) (7.500 13.172)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 10.172) (7.500 13.172)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 10.172) (7.500 13.172)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 10.172) (115.364 13.172)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 13.516) (115.364 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 10.172) (115.364 13.172)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 13.516) (115.364 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 10.172) (115.364 13.172)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 13.516) (115.364 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 19.937) (108.334 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((107.335 20.154) (107.377 20.196)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 19.937) (108.334 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((107.335 20.154) (107.377 20.196)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 19.937) (108.334 20.127)) (Net: VSS) (Layer: M8 [18]) is blocked by ((107.335 20.154) (107.377 20.196)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 15.188) (16.000 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 11.672) (16.000 14.672)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 15.188) (16.000 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 11.672) (16.000 14.672)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 15.188) (16.000 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 11.672) (16.000 14.672)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 15.188) (106.864 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 11.672) (106.864 14.672)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 15.188) (106.864 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 11.672) (106.864 14.672)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 15.188) (106.864 18.188)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 11.672) (106.864 14.672)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 16.860) (7.500 19.860)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 16.860) (7.500 19.860)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 16.860) (7.500 19.860)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 13.516) (7.500 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 16.860) (115.364 19.860)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 13.516) (115.364 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 16.860) (115.364 19.860)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 13.516) (115.364 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 16.860) (115.364 19.860)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 13.516) (115.364 16.516)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [11.47%]  
Warning: wire dropped because obstruction, ((4.500 23.548) (7.500 26.548)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 20.204) (7.500 23.204)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 23.548) (7.500 26.548)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 20.204) (7.500 23.204)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 23.548) (7.500 26.548)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 20.204) (7.500 23.204)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 23.548) (115.364 26.548)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 20.204) (115.364 23.204)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 23.548) (115.364 26.548)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 20.204) (115.364 23.204)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 23.548) (115.364 26.548)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 20.204) (115.364 23.204)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 21.876) (16.000 24.876)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 18.532) (16.000 21.532)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 21.876) (16.000 24.876)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 18.532) (16.000 21.532)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 21.876) (16.000 24.876)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 18.532) (16.000 21.532)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 21.876) (106.864 24.876)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 25.220) (106.864 28.220)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 21.876) (106.864 24.876)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 25.220) (106.864 28.220)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 21.876) (106.864 24.876)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 25.220) (106.864 28.220)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 26.892) (7.500 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 26.892) (7.500 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 26.892) (7.500 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 26.892) (115.364 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 26.892) (115.364 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 26.892) (115.364 29.892)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 30.236) (7.500 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 30.236) (7.500 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 30.236) (7.500 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 30.236) (115.364 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 30.236) (115.364 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 30.236) (115.364 33.236)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [24.32%]  
Warning: wire dropped because obstruction, ((11.530 36.657) (17.470 36.847)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.931 36.893) (13.973 36.935)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 36.657) (17.470 36.847)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.931 36.893) (13.973 36.935)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 36.657) (17.470 36.847)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.931 36.893) (13.973 36.935)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 36.657) (108.334 36.847)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.535 36.880) (103.577 36.922)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 36.657) (108.334 36.847)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.535 36.880) (103.577 36.922)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 36.657) (108.334 36.847)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.535 36.880) (103.577 36.922)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 38.596) (16.000 41.596)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 34.860) (16.000 37.860)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 38.596) (16.000 41.596)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 34.860) (16.000 37.860)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 38.596) (16.000 41.596)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 34.860) (16.000 37.860)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 38.596) (106.864 41.596)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 34.860) (106.864 37.860)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 38.596) (106.864 41.596)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 34.860) (106.864 37.860)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 38.596) (106.864 41.596)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 34.860) (106.864 37.860)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 40.268) (7.500 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 36.924) (7.500 39.924)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 40.268) (7.500 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 36.924) (7.500 39.924)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 40.268) (7.500 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 36.924) (7.500 39.924)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 40.268) (115.364 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 36.924) (115.364 39.924)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 40.268) (115.364 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 36.924) (115.364 39.924)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 40.268) (115.364 43.268)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 36.924) (115.364 39.924)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 33.580) (7.500 36.580)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 33.580) (7.500 36.580)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 33.580) (7.500 36.580)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 30.860) (7.500 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 33.580) (115.364 36.580)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 33.580) (115.364 36.580)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 33.580) (115.364 36.580)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 30.860) (115.364 33.860)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 46.956) (7.500 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 48.260) (7.500 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 46.956) (7.500 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 48.260) (7.500 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 46.956) (7.500 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 48.260) (7.500 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 46.956) (115.364 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 48.260) (115.364 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 46.956) (115.364 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 48.260) (115.364 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 46.956) (115.364 49.956)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 48.260) (115.364 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [35.32%]  
Warning: wire dropped because obstruction, ((11.530 43.345) (17.470 43.535)) (Net: VSS) (Layer: M8 [18]) is blocked by ((15.755 43.581) (15.797 43.623)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 43.345) (17.470 43.535)) (Net: VSS) (Layer: M8 [18]) is blocked by ((15.755 43.581) (15.797 43.623)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 43.345) (17.470 43.535)) (Net: VSS) (Layer: M8 [18]) is blocked by ((15.755 43.581) (15.797 43.623)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 43.345) (108.334 43.535)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.231 43.560) (103.273 43.602)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 43.345) (108.334 43.535)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.231 43.560) (103.273 43.602)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 43.345) (108.334 43.535)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.231 43.560) (103.273 43.602)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 53.377) (17.470 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 53.613) (12.453 53.655)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 53.377) (17.470 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 53.613) (12.453 53.655)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 53.377) (17.470 53.567)) (Net: VSS) (Layer: M8 [18]) is blocked by ((12.411 53.613) (12.453 53.655)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 50.300) (7.500 53.300)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 48.260) (7.500 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 50.300) (7.500 53.300)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 48.260) (7.500 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 50.300) (7.500 53.300)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 48.260) (7.500 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 50.300) (115.364 53.300)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 48.260) (115.364 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 50.300) (115.364 53.300)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 48.260) (115.364 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 50.300) (115.364 53.300)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 48.260) (115.364 51.260)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [48.28%]  
Warning: wire dropped because obstruction, ((13.000 55.316) (16.000 58.316)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 52.260) (16.000 55.260)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 55.316) (16.000 58.316)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 52.260) (16.000 55.260)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 55.316) (16.000 58.316)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 52.260) (16.000 55.260)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 55.316) (106.864 58.316)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 52.116) (106.864 55.116)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 55.316) (106.864 58.316)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 52.116) (106.864 55.116)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 55.316) (106.864 58.316)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 52.116) (106.864 55.116)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 56.988) (7.500 59.988)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 53.644) (7.500 56.644)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 56.988) (7.500 59.988)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 53.644) (7.500 56.644)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 56.988) (7.500 59.988)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 53.644) (7.500 56.644)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 56.988) (115.364 59.988)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 53.644) (115.364 56.644)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 56.988) (115.364 59.988)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 53.644) (115.364 56.644)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 56.988) (115.364 59.988)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 53.644) (115.364 56.644)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 60.065) (17.470 60.255)) (Net: VSS) (Layer: M8 [18]) is blocked by ((15.907 60.338) (15.949 60.380)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 60.065) (17.470 60.255)) (Net: VSS) (Layer: M8 [18]) is blocked by ((15.907 60.338) (15.949 60.380)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 60.065) (17.470 60.255)) (Net: VSS) (Layer: M8 [18]) is blocked by ((15.907 60.338) (15.949 60.380)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 60.332) (7.500 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.798) (7.500 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 60.332) (7.500 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.798) (7.500 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 60.332) (7.500 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.798) (7.500 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 60.332) (115.364 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 63.798) (115.364 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 60.332) (115.364 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 63.798) (115.364 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 60.332) (115.364 63.332)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 63.798) (115.364 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [58.56%]  
Warning: wire dropped because obstruction, ((4.500 67.020) (7.500 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.798) (7.500 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 67.020) (7.500 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.798) (7.500 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 67.020) (7.500 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 63.798) (7.500 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 67.020) (115.364 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 63.798) (115.364 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 67.020) (115.364 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 63.798) (115.364 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 67.020) (115.364 70.020)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 63.798) (115.364 66.798)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 73.441) (17.470 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.399 73.515) (13.441 73.557)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 73.441) (17.470 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.399 73.515) (13.441 73.557)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((11.530 73.441) (17.470 73.631)) (Net: VSS) (Layer: M8 [18]) is blocked by ((13.399 73.515) (13.441 73.557)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 68.692) (16.000 71.692)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 67.920) (16.000 70.920)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 68.692) (16.000 71.692)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 67.920) (16.000 70.920)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 68.692) (16.000 71.692)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 67.920) (16.000 70.920)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 68.692) (106.864 71.692)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 67.920) (106.864 70.920)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 68.692) (106.864 71.692)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 67.920) (106.864 70.920)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 68.692) (106.864 71.692)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 67.920) (106.864 70.920)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 73.708) (7.500 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 70.364) (7.500 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 73.708) (7.500 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 70.364) (7.500 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 73.708) (7.500 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 70.364) (7.500 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 73.708) (115.364 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 70.364) (115.364 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 73.708) (115.364 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 70.364) (115.364 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 73.708) (115.364 76.708)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 70.364) (115.364 73.364)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [69.56%]  
Warning: wire dropped because obstruction, ((103.864 75.380) (106.864 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 72.036) (106.864 75.036)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 75.380) (106.864 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 72.036) (106.864 75.036)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 75.380) (106.864 78.380)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 72.036) (106.864 75.036)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 80.396) (7.500 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 81.320) (7.500 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 80.396) (7.500 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 81.320) (7.500 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 80.396) (7.500 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 81.320) (7.500 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 80.396) (115.364 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 81.320) (115.364 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 80.396) (115.364 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 81.320) (115.364 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 80.396) (115.364 83.396)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 81.320) (115.364 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 83.740) (7.500 86.740)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 81.320) (7.500 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 83.740) (7.500 86.740)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 81.320) (7.500 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 83.740) (7.500 86.740)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 81.320) (7.500 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 83.740) (115.364 86.740)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 81.320) (115.364 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 83.740) (115.364 86.740)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 81.320) (115.364 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 83.740) (115.364 86.740)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 81.320) (115.364 84.320)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 86.817) (108.334 87.007)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.231 87.032) (103.273 87.074)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 86.817) (108.334 87.007)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.231 87.032) (103.273 87.074)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 86.817) (108.334 87.007)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.231 87.032) (103.273 87.074)) (Net: VSS) (Layer: VIA8 [28]). (PGRT-030)
 [79.73%]  
Warning: wire dropped because obstruction, ((13.000 88.756) (16.000 91.756)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 85.366) (16.000 88.366)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 88.756) (16.000 91.756)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 85.366) (16.000 88.366)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 88.756) (16.000 91.756)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 85.366) (16.000 88.366)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 88.756) (106.864 91.756)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 85.320) (106.864 88.320)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 88.756) (106.864 91.756)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 85.320) (106.864 88.320)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 88.756) (106.864 91.756)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 85.320) (106.864 88.320)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 90.428) (7.500 93.428)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 87.084) (7.500 90.084)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 90.428) (7.500 93.428)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 87.084) (7.500 90.084)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 90.428) (7.500 93.428)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 87.084) (7.500 90.084)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 90.428) (115.364 93.428)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 87.084) (115.364 90.084)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 90.428) (115.364 93.428)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 87.084) (115.364 90.084)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 90.428) (115.364 93.428)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 87.084) (115.364 90.084)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 93.505) (108.334 93.695)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.763 93.741) (103.805 93.783)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 93.505) (108.334 93.695)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.763 93.741) (103.805 93.783)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 93.505) (108.334 93.695)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.763 93.741) (103.805 93.783)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 100.193) (108.334 100.383)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.079 100.420) (103.121 100.462)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 100.193) (108.334 100.383)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.079 100.420) (103.121 100.462)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 100.193) (108.334 100.383)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.079 100.420) (103.121 100.462)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 95.444) (16.000 98.444)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 92.100) (16.000 95.100)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 95.444) (16.000 98.444)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 92.100) (16.000 95.100)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 95.444) (16.000 98.444)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 92.100) (16.000 95.100)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 96.849) (108.334 97.039)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.079 97.072) (103.121 97.114)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 96.849) (108.334 97.039)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.079 97.072) (103.121 97.114)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
Warning: wire dropped because obstruction, ((102.394 96.849) (108.334 97.039)) (Net: VSS) (Layer: M8 [18]) is blocked by ((103.079 97.072) (103.121 97.114)) (Net: null) (Layer: VIA8 [28]). (PGRT-030)
 [92.15%]  
Warning: wire dropped because obstruction, ((4.500 97.116) (7.500 100.116)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 100.460) (7.500 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 97.116) (7.500 100.116)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 100.460) (7.500 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 97.116) (7.500 100.116)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 100.460) (7.500 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 97.116) (115.364 100.116)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 100.460) (115.364 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 97.116) (115.364 100.116)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 100.460) (115.364 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 97.116) (115.364 100.116)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 100.460) (115.364 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 102.132) (16.000 105.132)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 104.148) (16.000 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 102.132) (16.000 105.132)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 104.148) (16.000 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 102.132) (16.000 105.132)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 104.148) (16.000 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 102.132) (106.864 105.132)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 104.148) (106.864 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 102.132) (106.864 105.132)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 104.148) (106.864 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 102.132) (106.864 105.132)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 104.148) (106.864 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 105.476) (16.000 108.476)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 104.148) (16.000 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 105.476) (16.000 108.476)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 104.148) (16.000 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((13.000 105.476) (16.000 108.476)) (Net: VSS) (Layer: M9 [19]) is blocked by ((13.000 104.148) (16.000 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 105.476) (106.864 108.476)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 104.148) (106.864 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 105.476) (106.864 108.476)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 104.148) (106.864 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((103.864 105.476) (106.864 108.476)) (Net: VSS) (Layer: M9 [19]) is blocked by ((103.864 104.148) (106.864 107.148)) (Net: VSS) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 103.804) (7.500 106.804)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 100.460) (7.500 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 103.804) (7.500 106.804)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 100.460) (7.500 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((4.500 103.804) (7.500 106.804)) (Net: VDD) (Layer: M9 [19]) is blocked by ((4.500 100.460) (7.500 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 103.804) (115.364 106.804)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 100.460) (115.364 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 103.804) (115.364 106.804)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 100.460) (115.364 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
Warning: wire dropped because obstruction, ((112.364 103.804) (115.364 106.804)) (Net: VDD) (Layer: M9 [19]) is blocked by ((112.364 100.460) (115.364 103.460)) (Net: VDD) (Layer: M9 [19]). (PGRT-030)
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      658M Data =        2M
Create error cell test_pe.err ...
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
Cell test_pe.err existed already. Delete it ...
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
Error: The options -incremental and pin_routing_aware are mutually exclusive. (VFP-004)
Information: connected 0 power ports and 0 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_plan. (UIG-5)
1
icc_shell> source ./03_placement.tcl
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:29:42 2019
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             50.00   {0 25}                        {clk}
--------------------------------------------------------------------------------
Information: Updating design information... (UID-85)
 
****************************************
Report : clock_skew
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:29:42 2019
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.

  Loading design 'test_pe'


 Physical Library: /home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib

 Routing layer : M1    width: 50    pitch: 130   space: 50

 Routing Layer : M1 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M2    width: 56    pitch: 164   space: 56

 Routing Layer : M2 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M3    width: 56    pitch: 164   space: 56

 Routing Layer : M3 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M4    width: 56    pitch: 164   space: 56

 Routing Layer : M4 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M5    width: 56    pitch: 164   space: 56

 Routing Layer : M5 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M6    width: 56    pitch: 164   space: 56

 Routing Layer : M6 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M7    width: 56    pitch: 164   space: 56

 Routing Layer : M7 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M8    width: 56    pitch: 164   space: 56

 Routing Layer : M8 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M9    width: 160    pitch: 1740   space: 160

 Routing Layer : M9 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : MRDL    width: 2000    pitch: 4500   space: 2000

 Routing Layer : MRDL Resistance : 0.076 Capacitance : 0.000194


 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m


Total Bounds:0 Group Bounds:0 Move Bounds:0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

The maximum cell width in library is 5.472 um (e.g. 36 sites)

There are no narrow placement areas less than 36 sites
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
check bounds...
check voltage area...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_place_opt
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:29:55 2019
**************************************************
Total messages: 0 errors, 3 warnings

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  MW-349        1               Cell contains tie connections which are not con...
  PSYN-485      2               Layer %s preferred routing direction is defined...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_place_opt_2019Mar14062953_2878/index.html

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Information: Using 2 cores for placement. (OPT-1505)

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 200

 Processing Buffer Trees ... 

    [20]  10% ...
    [40]  20% ...
    [60]  30% ...
    [80]  40% ...
Warning: New port 'test_pe_comp/test_mult_add/IN0' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[14]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN1' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[13]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN2' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[12]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN3' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[11]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN4' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[10]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN5' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[9]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN6' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[8]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN7' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[7]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN8' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[6]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN9' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[5]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN10' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[4]'. (PSYN-850)
    [100]  50% ...
Warning: New port 'test_pe_comp/test_mult_add/IN11' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN12' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN13' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN14' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[0]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN15' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[15]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN16' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[14]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN17' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[13]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN18' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[12]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN19' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[11]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN20' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[10]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN21' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[9]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN22' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[8]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN23' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[7]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN24' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[6]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN25' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[5]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN26' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[4]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN27' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/IN0' is generated to sub_module 'test_pe_comp' as an additional of original port 'test_pe_comp/op_b[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN28' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[15]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN0' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN29' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN1' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN30' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[2]'. (PSYN-850)
    [120]  60% ...
Warning: New port 'test_pe_comp/test_shifter/IN2' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[0]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN31' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[0]'. (PSYN-850)
    [140]  70% ...
    [160]  80% ...
    [180]  90% ...
Warning: New port 'test_pe_comp/cmpr/IN0' is generated to sub_module 'test_pe_comp/cmpr' as an additional of original port 'test_pe_comp/cmpr/is_signed'. (PSYN-850)
Warning: New port 'test_debug_data/IN0' is generated to sub_module 'test_debug_data' as an additional of original port 'test_debug_data/cfg_rst_n'. (PSYN-850)
Warning: New port 'test_opt_reg_a/IN0' is generated to sub_module 'test_opt_reg_a' as an additional of original port 'test_opt_reg_a/rst_n'. (PSYN-850)
    [200] 100% ...
    [200] 100% Done ...


Information: Automatic high-fanout synthesis deletes 137 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 169 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 15
  Total moveable cell area: 5267.6
  Total fixed cell area: 0.0
  Total physical cell area: 5267.6
  Core area: (10000 10000 109864 108648)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    5267.6      0.00       0.0     139.5                          
    0:00:05    5320.5      0.00       0.0       3.6                          


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    5320.5      0.00       0.0       3.6                          
    0:00:05    5324.6      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    5324.6      0.00       0.0       0.0                          
    0:00:06    5324.6      0.00       0.0       0.0                          
    0:00:06    5324.6      0.00       0.0       0.0                          
    0:00:06    5324.6      0.00       0.0       0.0                          
    0:00:06    5324.6      0.00       0.0       0.0                          
    0:00:06    5324.6      0.00       0.0       0.0                          
    0:00:06    5324.6      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5324.6
  Total fixed cell area: 0.0
  Total physical cell area: 5324.6
  Core area: (10000 10000 109864 108648)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:04 2019
****************************************
Std cell utilization: 54.05%  (20951/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.05%  (20951/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        20951    sites, (non-fixed:20951  fixed:0)
                      1723     cells, (non-fixed:1723   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       72 
Avg. std cell width:  1.98 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:04 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1723 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:04 2019
****************************************

avg cell displacement:    0.489 um ( 0.29 row height)
max cell displacement:    1.462 um ( 0.87 row height)
std deviation:            0.254 um ( 0.15 row height)
number of cell moved:      1723 cells (out of 1723 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 5324.6
  Total fixed cell area: 0.0
  Total physical cell area: 5324.6
  Core area: (10000 10000 109864 108648)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    5324.6      0.00       0.0       0.8                          
    0:00:10    5326.3      0.00       0.0       0.0                          
    0:00:10    5326.3      0.00       0.0       0.0                          
    0:00:10    5326.3      0.00       0.0       0.0                          
    0:00:10    5326.3      0.00       0.0       0.0                          
    0:00:10    5326.3      0.00       0.0       0.0                          
    0:00:10    5326.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:06 2019
****************************************
Std cell utilization: 54.07%  (20958/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.07%  (20958/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        20958    sites, (non-fixed:20958  fixed:0)
                      1723     cells, (non-fixed:1723   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       71 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:06 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 4 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:06 2019
****************************************

avg cell displacement:    0.152 um ( 0.09 row height)
max cell displacement:    0.152 um ( 0.09 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         3 cells (out of 1723 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5326.3
  Total fixed cell area: 0.0
  Total physical cell area: 5326.3
  Core area: (10000 10000 109864 108648)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11    5326.3      0.00       0.0       0.0                          
    0:00:11    5326.3      0.00       0.0       0.0                          
    0:00:11    5326.3      0.00       0.0       0.0                          
    0:00:11    5326.3      0.00       0.0       0.0                          
    0:00:11    5326.3      0.00       0.0       0.0                          
    0:00:11    5326.3      0.00       0.0       0.0                          
    0:00:11    5326.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:07 2019
****************************************
Std cell utilization: 54.07%  (20958/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.07%  (20958/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        20958    sites, (non-fixed:20958  fixed:0)
                      1723     cells, (non-fixed:1723   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       71 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:07 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:07 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5326.3
  Total fixed cell area: 0.0
  Total physical cell area: 5326.3
  Core area: (10000 10000 109864 108648)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(119864,118648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(119864,118648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Information: connected 91 power ports and 91 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_place. (UIG-5)
1
icc_shell> source ./04_cts.tcl
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:30:24 2019
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             50.00   {0 25}                        {clk}
--------------------------------------------------------------------------------
 
****************************************
Report : clock_skew
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:30:24 2019
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:30:24 2019
****************************************


======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  108       0         7         0.4349    0.4380      95             0.0000
 
****************************************
Report : constraint
        -all_violators
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:30:24 2019
****************************************

This design has no violated constraints.

Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_block_abstraction
Information: Enabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
checking clock trees...
checking clock routing rules...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:30:29 2019
**************************************************
Total messages: 0 errors, 23 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  CTS-851       18              cells on clk structure has multiple arc delays
  PSYN-523      2               Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  MW-349        1               Cell contains tie connections which are not con...
  PSYN-485      2               Layer %s preferred routing direction is defined...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2019Mar14063024_2878/index.html
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.084 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M4: Average tracks per gcell 10.1, utilization 0.08
LR: Layer M5: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M6: Average tracks per gcell 10.1, utilization 0.08
LR: Layer M7: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M8: Average tracks per gcell 10.1, utilization 0.13
LR: Layer M9: Average tracks per gcell 0.9, utilization 0.50
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.75
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
Information: Replaced the library cell of U307 from NBUFFX2_HVT to NBUFFX32_LVT. (CTS-152)
Information: Replaced the library cell of clk_gate_op_code_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_c/clk_gate_data_in_reg_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_file/clk_gate_data_in_reg_reg[0]/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_a/clk_gate_data_in_reg_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_debug_data/clk_gate_debug_val_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_lut/clk_gate_GEN_LUT[0].lut_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.272399.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.272399.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.272399.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.272399.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.272399.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.272399.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.272399.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.272399.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.272399.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.144315
CTS: BA: Max skew at toplevel pins = 0.000082
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.146233
CTS: BA: Max skew at toplevel pins = 0.000082

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk
CTS:  clock gate levels = 3
CTS:    clock sink pins = 108
CTS:    level  3: gates = 1
CTS:    level  2: gates = 6
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   NBUFFX16_LVT
CTS:   NBUFFX32_LVT
CTS:   NBUFFX16_RVT
CTS:   INVX32_LVT
CTS:   INVX16_LVT
CTS:   INVX16_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVX16_LVT
CTS:   INVX32_LVT
CTS:   INVX16_RVT
CTS:   INVX32_RVT
CTS:   INVX8_LVT
CTS:   INVX4_LVT
CTS:   INVX2_LVT
CTS:   INVX1_LVT
CTS:   INVX16_HVT
CTS:   INVX32_HVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   INVX2_RVT
CTS:   INVX1_RVT
CTS:   INVX0_LVT
CTS:   NBUFFX16_LVT
CTS:   NBUFFX2_LVT
CTS:   INVX8_HVT
CTS:   INVX4_HVT
CTS:   NBUFFX32_LVT
CTS:   INVX2_HVT
CTS:   INVX1_HVT
CTS:   NBUFFX8_LVT
CTS:   NBUFFX16_RVT
CTS:   NBUFFX4_LVT
CTS:   INVX0_RVT
CTS:   IBUFFX2_LVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX2_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
CTS:   IBUFFX32_LVT
CTS:   IBUFFX16_LVT
CTS:   IBUFFX4_LVT
CTS:   NBUFFX16_HVT
CTS:   IBUFFX8_LVT
CTS:   IBUFFX32_RVT
CTS:   IBUFFX2_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX32_HVT
CTS:   INVX0_HVT
CTS:   NBUFFX2_HVT
CTS:   NBUFFX8_HVT
CTS:   IBUFFX4_RVT
CTS:   NBUFFX4_HVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX32_HVT
CTS:   IBUFFX2_HVT
CTS:   IBUFFX16_HVT
CTS:   IBUFFX4_HVT
CTS:   IBUFFX8_HVT
CTS:   DELLN1X2_LVT
CTS:   DELLN2X2_LVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN1X2_HVT
CTS:   DELLN3X2_LVT
CTS:   DELLN2X2_HVT
CTS:   DELLN3X2_RVT
CTS:   DELLN3X2_HVT
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_lut/clk_gate_GEN_LUT[0].lut_reg/ENCLK
CTS:        driving pin = test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_debug_data/clk_gate_debug_val_reg/ENCLK
CTS:        driving pin = test_debug_data/clk_gate_debug_val_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_a/clk_gate_data_in_reg_reg/ENCLK
CTS:        driving pin = test_opt_reg_a/clk_gate_data_in_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_file/clk_gate_data_in_reg_reg[0]/ENCLK
CTS:        driving pin = test_opt_reg_file/clk_gate_data_in_reg_reg[0]/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_c/clk_gate_data_in_reg_reg/ENCLK
CTS:        driving pin = test_opt_reg_c/clk_gate_data_in_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = n272
CTS:        driving pin = U307/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_op_code_reg/ENCLK
CTS:        driving pin = clk_gate_op_code_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.031792

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       8 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:       8 buffers used (total size = 38.884)
CTS:      16 clock nets total capacitance = worst[229.060 229.060]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       8 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:       8 buffers used (total size = 38.884)
CTS:      16 clock nets total capacitance = worst[229.060 229.060]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     1 seconds on ee272-tsmc40.stanford.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.272399.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.272399.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.272399.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.272399.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.272399.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.272399.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.272399.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.272399.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.272399.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.233715
CTS: BA: Max skew at toplevel pins = 0.033178
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on ee272-tsmc40.stanford.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.084 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.272399.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.272399.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.272399.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.272399.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.272399.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.272399.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.272399.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.272399.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.272399.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX1_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.513 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.063584
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver NBUFFX2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate NBUFFX32_HVT.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

    Pruning weak driver INVX0_HVT.
    Pruning weak driver INVX0_RVT.
    Pruning weak driver INVX1_HVT.
    Pruning weak driver INVX0_LVT.
    Pruning weak driver INVX1_RVT.
    Pruning weak driver INVX1_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX32_RVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (15 inverters):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.100 ns
Using leaf_max_transition for clock clk: 0.100 ns
Using the following target skews for global optimization:
  Corner 'max': 0.028 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns


Starting optimization for clock clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.034 0.000 0.034)
    Estimated Insertion Delay (r/f/b) = (0.237  -inf 0.237)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.002 0.000 0.002)
    Estimated Insertion Delay (r/f/b) = (0.005  -inf 0.005)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.078 ns
  Cells = 16 (area=93.779137)
  Buffers = 5 (area=25.160255)
  Inverters = 4 (area=24.397825)
  Others = 6 (area=44.221054)
  Buffer Types
  ============
    NBUFFX4_LVT: 1
    NBUFFX32_LVT: 1
    NBUFFX8_HVT: 1
    NBUFFX2_LVT: 1
    NBUFFX16_RVT: 1
  Inverter Types
  ==============
    INVX32_LVT: 2
    INVX8_RVT: 1
    INVX8_LVT: 1
  Other Cells
  ===========
    CGLPPRX8_LVT: 6

Report DRC violations for clock clk (initial)
Warning: Max capacitance 168.000000 on lib_cell NBUFFX32_LVT is very constraining.  Your max_transition suggests that 330.086578 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell NBUFFX16_RVT is very constraining.  Your max_transition suggests that 142.165314 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell INVX32_LVT is very constraining.  Your max_transition suggests that 381.896179 would be more appropriate. (CTS-382)
Warning: Max capacitance 64.000000 on lib_cell INVX8_LVT is very constraining.  Your max_transition suggests that 94.822594 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock clk (initial)
 Start (0.205, 0.239), End (0.205, 0.239) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
Coarse optimization for clock 'clk'
Warning: Max capacitance 82.000000 on lib_cell NBUFFX16_LVT is very constraining.  Your max_transition suggests that 169.895401 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell NBUFFX32_RVT is very constraining.  Your max_transition suggests that 276.210266 would be more appropriate. (CTS-382)
12%   25%   31%   43%   50%   62%   
Warning: Max capacitance 16.000000 on lib_cell INVX2_LVT is very constraining.  Your max_transition suggests that 23.165571 would be more appropriate. (CTS-382)
Warning: Max capacitance 32.000000 on lib_cell INVX4_LVT is very constraining.  Your max_transition suggests that 47.249260 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell INVX16_RVT is very constraining.  Your max_transition suggests that 142.165314 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell INVX16_LVT is very constraining.  Your max_transition suggests that 193.403275 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell INVX32_RVT is very constraining.  Your max_transition suggests that 285.305664 would be more appropriate. (CTS-382)
75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
 No back-to-back buffer chains found
 Start (0.145, 0.197), End (0.145, 0.197) 

Detailed optimization for clock 'clk'
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.171, 0.196), End (0.171, 0.196) 

 Start (0.171, 0.196), End (0.171, 0.196) 

12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
 Start (0.171, 0.196), End (0.171, 0.196) 

 Start (0.171, 0.196), End (0.171, 0.196) 

 Start (0.171, 0.196), End (0.171, 0.196) 

 Start (0.171, 0.196), End (0.171, 0.196) 

 iteration 1: (0.015958, 0.196474) [0]
 Total 1 cells sized on clock clk (SP) (corner 0)
 Start (0.171, 0.196), End (0.181, 0.196) 

 Start (0.181, 0.196), End (0.181, 0.196) 

Start area recovery: (0.180516, 0.196474)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Switch to low metal layer for clock 'clk':

 Total 10 out of 16 nets switched to low metal layer for clock 'clk' with largest cap change 0.86 percent
Switch metal layer for area recovery: (0.180516, 0.196474)
 Start (0.181, 0.196), End (0.181, 0.196) 

Buffer removal for area recovery: (0.180516, 0.196474)
Area recovery optimization for clock 'clk':
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
Sizing for area recovery: (0.180516, 0.196474)

 Total 1 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.180516, 0.196474)
Buffer pair removal for area recovery: (0.180516, 0.196474)
End area recovery: (0.180516, 0.196474)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.016 0.000 0.016)
    Estimated Insertion Delay (r/f/b) = (0.196  -inf 0.196)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.003  -inf 0.003)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.2 pf
  Max transition = 0.081 ns
  Cells = 15 (area=71.922745)
  Buffers = 4 (area=18.044224)
  Inverters = 4 (area=11.182336)
  Others = 6 (area=42.696190)
  Buffer Types
  ============
    NBUFFX8_LVT: 1
    NBUFFX16_LVT: 1
    NBUFFX2_LVT: 1
    NBUFFX16_HVT: 1
  Inverter Types
  ==============
    INVX2_HVT: 2
    INVX8_LVT: 1
    INVX16_LVT: 1
  Other Cells
  ===========
    CGLPPRX2_LVT: 1
    CGLPPRX8_LVT: 5


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 119   10) 
 clk (port)                                      0   0    0 r ( 119   10) 
 clk (net)                              2  15                 
 clk_gate_op_code_reg/latch/CLK (CGLPPRX2_LVT)   2   1    1 r ( 106   40) 
 clk_gate_op_code_reg/latch/GCLK (CGLPPRX2_LVT)
                                                81 130  131 r ( 108   40) 
 clk_gate_op_code_reg/ENCLK (net)       2  17                 
 NBUFFX4_LVT_G2B1I1/A (NBUFFX16_LVT)            81   2  133 r (  78   90) 
 NBUFFX4_LVT_G2B1I1/Y (NBUFFX16_LVT)            37  62  195 r (  79   91) 
 ENCLK_G2B1I1 (net)                    20  32                 
 inp_code_reg[12]/CLK (SDFFARX1_HVT)            37   1  196 r (  11  108) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 119   10) 
 clk (port)                                      0   0    0 r ( 119   10) 
 clk (net)                              2  15                 
 INVX8_LVT_G1B13I1/A (INVX16_LVT)                2   1    1 r ( 108   42) 
 INVX8_LVT_G1B13I1/Y (INVX16_LVT)                9  10   10 f ( 108   42) 
 clk_G1B1I1 (net)                       1  10                 
 INVX8_RVT_G1B11I1/A (INVX8_LVT)                 9   1   11 f (  83   69) 
 INVX8_RVT_G1B11I1/Y (INVX8_LVT)                20  18   29 r (  83   69) 
 clk_G1B2I1 (net)                       6  19                 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/CLK (CGLPPRX8_LVT)
                                                20   1   30 r (  95   97) 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/GCLK (CGLPPRX8_LVT)
                                                66 151  180 r (  97   97) 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/ENCLK (net)
                                        8   9                 
 test_lut/GEN_LUT[0].lut_reg[1]/CLK (SDFFARX1_HVT)
                                                66   0  180 r ( 103  102) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 119   10) 
 clk (port)                                      0   0    0 r ( 119   10) 
 clk (net)                              2  15                 
 clk_gate_op_code_reg/latch/CLK (CGLPPRX2_LVT)   1   1    1 r ( 106   40) 
 clk_gate_op_code_reg/latch/GCLK (CGLPPRX2_LVT)
                                                 0   0    1 r ( 108   40) 
 clk_gate_op_code_reg/ENCLK (net)       2  17                 
 NBUFFX4_LVT_G2B1I1/A (NBUFFX16_LVT)             3   1    2 r (  78   90) 
 NBUFFX4_LVT_G2B1I1/Y (NBUFFX16_LVT)             0   0    2 r (  79   91) 
 ENCLK_G2B1I1 (net)                    20  32                 
 inp_code_reg[12]/CLK (SDFFARX1_HVT)             2   1    3 r (  11  108) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 119   10) 
 clk (port)                                      0   0    0 r ( 119   10) 
 clk (net)                              2  15                 
 INVX8_LVT_G1B13I1/A (INVX16_LVT)                2   1    1 r ( 108   42) 
 INVX8_LVT_G1B13I1/Y (INVX16_LVT)                0   0    1 f ( 108   42) 
 clk_G1B1I1 (net)                       1  10                 
 INVX8_RVT_G1B11I1/A (INVX8_LVT)                 1   1    1 f (  83   69) 
 INVX8_RVT_G1B11I1/Y (INVX8_LVT)                 0   0    1 r (  83   69) 
 clk_G1B2I1 (net)                       6  19                 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/CLK (CGLPPRX8_LVT)
                                                 1   0    2 r (  95   97) 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/GCLK (CGLPPRX8_LVT)
                                                 0   0    2 r (  97   97) 
 test_lut/clk_gate_GEN_LUT[0].lut_reg/ENCLK (net)
                                        8   9                 
 test_lut/GEN_LUT[0].lut_reg[3]/CLK (SDFFARX1_HVT)
                                                 0   0    2 r (  99   98) 

Report DRC violations for clock clk (final)
Total 1 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:34 2019
****************************************
Std cell utilization: 54.42%  (21095/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.09%  (20812/(38763-283))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        21095    sites, (non-fixed:20812  fixed:283)
                      1730     cells, (non-fixed:1716   fixed:14)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      283      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       70 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:34 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 12 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:34 2019
****************************************

avg cell displacement:    0.963 um ( 0.58 row height)
max cell displacement:    2.280 um ( 1.36 row height)
std deviation:            0.616 um ( 0.37 row height)
number of cell moved:        22 cells (out of 1716 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 4 out of 13 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...
Information: Using 2 cores for placement. (OPT-1505)

  Loading design 'test_pe'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 5289.2
  Total fixed cell area: 71.9
  Total physical cell area: 5361.2
  Core area: (10000 10000 109864 108648)



  Design (Hold)  WNS: 0.0045  TNS: 0.0045  Number of Violating Paths: 1

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03    5361.2      0.00       0.0       0.2                               -0.00  
    0:00:04    5361.4      0.00       0.0       0.2                               -0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5361.4      0.00       0.0       0.2                               -0.00  
    0:00:04    5363.5      0.00       0.0       0.2                                0.00  


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5363.5      0.00       0.0       0.2                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:04    5303.5      0.00       0.0       0.2                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:45 2019
****************************************
Std cell utilization: 53.83%  (20868/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 53.50%  (20585/(38763-283))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        20868    sites, (non-fixed:20585  fixed:283)
                      1731     cells, (non-fixed:1717   fixed:14)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      283      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.84 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:45 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1666 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:46 2019
****************************************

avg cell displacement:    0.437 um ( 0.26 row height)
max cell displacement:    1.155 um ( 0.69 row height)
std deviation:            0.249 um ( 0.15 row height)
number of cell moved:      1618 cells (out of 1717 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 12
  Total moveable cell area: 5231.6
  Total fixed cell area: 71.9
  Total physical cell area: 5303.5
  Core area: (10000 10000 109864 108648)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:09    5303.5      0.00       0.0       8.4                                0.00  
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  
    0:00:09    5308.8      0.00       0.0       0.2                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:47 2019
****************************************
Std cell utilization: 53.89%  (20889/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 53.55%  (20606/(38763-283))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        20889    sites, (non-fixed:20606  fixed:283)
                      1731     cells, (non-fixed:1717   fixed:14)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      283      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.81 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:47 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 11 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:30:47 2019
****************************************

avg cell displacement:    0.178 um ( 0.11 row height)
max cell displacement:    0.456 um ( 0.27 row height)
std deviation:            0.077 um ( 0.05 row height)
number of cell moved:        12 cells (out of 1717 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 5236.9
  Total fixed cell area: 71.9
  Total physical cell area: 5308.8
  Core area: (10000 10000 109864 108648)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    24 pre-routes for placement blockage/checking
    370 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(119864,118648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(119864,118648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Transition layer name: M8(7)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   55  Alloctr   61  Proc 2410 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,119.86,118.65)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   56  Alloctr   62  Proc 2410 
Net statistics:
Total number of nets     = 2014
Number of nets to route  = 15
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
Number of nets with max-layer-mode hard = 13
8 nets are partially connected,
 of which 0 are detail routed and 8 are global routed.
7 nets are fully connected,
 of which 2 are detail routed and 5 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   57  Alloctr   63  Proc 2410 
Average gCell capacity  6.98     on layer (1)    M1
Average gCell capacity  9.57     on layer (2)    M2
Average gCell capacity  9.92     on layer (3)    M3
Average gCell capacity  9.60     on layer (4)    M4
Average gCell capacity  9.90     on layer (5)    M5
Average gCell capacity  9.60     on layer (6)    M6
Average gCell capacity  9.92     on layer (7)    M7
Average gCell capacity  8.17     on layer (8)    M8
Average gCell capacity  0.51     on layer (9)    M9
Average gCell capacity  0.25     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.17         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.17         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.17         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.17         on layer (8)    M8
Average number of tracks per gCell 0.99  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 51120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   57  Alloctr   63  Proc 2410 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   57  Alloctr   63  Proc 2410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   57  Alloctr   64  Proc 2410 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   57  Alloctr   64  Proc 2410 
Initial. Routing result:
Initial. Both Dirs: Overflow =    15 Max = 1 GRCs =    15 (0.15%)
Initial. H routing: Overflow =    15 Max = 1 (GRCs = 15) GRCs =    15 (0.29%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =    15 Max = 1 (GRCs = 15) GRCs =    15 (0.29%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1192.49
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 3.53
Initial. Layer M3 wire length = 257.53
Initial. Layer M4 wire length = 256.75
Initial. Layer M5 wire length = 133.76
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 282.36
Initial. Layer M8 wire length = 258.57
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 755
Initial. Via VIA12SQ_C count = 166
Initial. Via VIA23SQ_C count = 152
Initial. Via VIA34SQ_C count = 141
Initial. Via VIA45SQ_C count = 108
Initial. Via VIA56SQ_C count = 61
Initial. Via VIA67SQ_C count = 61
Initial. Via VIA78SQ_C count = 66
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   57  Alloctr   64  Proc 2410 
phase1. Routing result:
phase1. Both Dirs: Overflow =    15 Max = 1 GRCs =    15 (0.15%)
phase1. H routing: Overflow =    15 Max = 1 (GRCs = 15) GRCs =    15 (0.29%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    15 Max = 1 (GRCs = 15) GRCs =    15 (0.29%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1192.49
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 3.53
phase1. Layer M3 wire length = 257.53
phase1. Layer M4 wire length = 256.75
phase1. Layer M5 wire length = 133.76
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 282.36
phase1. Layer M8 wire length = 258.57
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 755
phase1. Via VIA12SQ_C count = 166
phase1. Via VIA23SQ_C count = 152
phase1. Via VIA34SQ_C count = 141
phase1. Via VIA45SQ_C count = 108
phase1. Via VIA56SQ_C count = 61
phase1. Via VIA67SQ_C count = 61
phase1. Via VIA78SQ_C count = 66
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   57  Alloctr   64  Proc 2410 
phase2. Routing result:
phase2. Both Dirs: Overflow =    15 Max = 1 GRCs =    15 (0.15%)
phase2. H routing: Overflow =    15 Max = 1 (GRCs = 15) GRCs =    15 (0.29%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =    15 Max = 1 (GRCs = 15) GRCs =    15 (0.29%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1192.49
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 3.53
phase2. Layer M3 wire length = 257.53
phase2. Layer M4 wire length = 256.75
phase2. Layer M5 wire length = 133.76
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 282.36
phase2. Layer M8 wire length = 258.57
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 755
phase2. Via VIA12SQ_C count = 166
phase2. Via VIA23SQ_C count = 152
phase2. Via VIA34SQ_C count = 141
phase2. Via VIA45SQ_C count = 108
phase2. Via VIA56SQ_C count = 61
phase2. Via VIA67SQ_C count = 61
phase2. Via VIA78SQ_C count = 66
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   57  Alloctr   64  Proc 2410 

Congestion utilization per direction:
Average vertical track utilization   =  0.29 %
Peak    vertical track utilization   = 80.00 %
Average horizontal track utilization =  0.35 %
Peak    horizontal track utilization = 16.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   56  Alloctr   63  Proc 2410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   56  Alloctr   63  Proc 2410 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   55  Alloctr   61  Proc 2410 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   52  Alloctr   58  Proc 2410 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Number of wires with overlap after iteration 0 = 156 of 579


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   55  Alloctr   61  Proc 2410 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   55  Alloctr   61  Proc 2410 

Number of wires with overlap after iteration 1 = 16 of 383


Wire length and via report:
---------------------------
Number of M1 wires: 7             : 0
Number of M2 wires: 58           VIA12SQ_C: 136
Number of M3 wires: 63           VIA23SQ_C: 134
Number of M4 wires: 75           VIA34SQ_C: 138
Number of M5 wires: 46           VIA45SQ_C: 112
Number of M6 wires: 24           VIA56SQ_C: 59
Number of M7 wires: 65           VIA67SQ_C: 60
Number of M8 wires: 45           VIA78SQ_C: 67
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 383               vias: 706

Total M1 wire length: 1.5
Total M2 wire length: 9.1
Total M3 wire length: 240.1
Total M4 wire length: 253.7
Total M5 wire length: 133.7
Total M6 wire length: 1.0
Total M7 wire length: 277.3
Total M8 wire length: 253.5
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1169.9

Longest M1 wire length: 0.7
Longest M2 wire length: 2.5
Longest M3 wire length: 63.0
Longest M4 wire length: 43.0
Longest M5 wire length: 15.7
Longest M6 wire length: 0.2
Longest M7 wire length: 38.7
Longest M8 wire length: 50.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   51  Alloctr   58  Proc 2410 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   58  Alloctr   64  Proc 2410 
Total number of nets = 2014, of which 0 are not extracted
Total number of open nets = 1997, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  10/56 Partitions, Violations =  5
Routed  11/56 Partitions, Violations =  5
Routed  14/56 Partitions, Violations =  5
Routed  15/56 Partitions, Violations =  9
Routed  16/56 Partitions, Violations =  9
Routed  17/56 Partitions, Violations =  9
Routed  19/56 Partitions, Violations =  9
Routed  20/56 Partitions, Violations =  4
Routed  21/56 Partitions, Violations =  0
Routed  22/56 Partitions, Violations =  0
Routed  24/56 Partitions, Violations =  4
Routed  25/56 Partitions, Violations =  4
Routed  26/56 Partitions, Violations =  4
Routed  27/56 Partitions, Violations =  4
Routed  28/56 Partitions, Violations =  4
Routed  29/56 Partitions, Violations =  4
Routed  31/56 Partitions, Violations =  8
Routed  32/56 Partitions, Violations =  8
Routed  33/56 Partitions, Violations =  12
Routed  34/56 Partitions, Violations =  12
Routed  35/56 Partitions, Violations =  12
Routed  36/56 Partitions, Violations =  12
Routed  37/56 Partitions, Violations =  12
Routed  38/56 Partitions, Violations =  12
Routed  39/56 Partitions, Violations =  3
Routed  40/56 Partitions, Violations =  3
Routed  41/56 Partitions, Violations =  6
Routed  42/56 Partitions, Violations =  6
Routed  43/56 Partitions, Violations =  3
Routed  44/56 Partitions, Violations =  3
Routed  45/56 Partitions, Violations =  3
Routed  46/56 Partitions, Violations =  5
Routed  47/56 Partitions, Violations =  5
Routed  49/56 Partitions, Violations =  5
Routed  50/56 Partitions, Violations =  3
Routed  51/56 Partitions, Violations =  3
Routed  53/56 Partitions, Violations =  3
Routed  55/56 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 3

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   66  Alloctr   72  Proc 2410 

End DR iteration 0 with 56 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   66  Alloctr   72  Proc 2410 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   51  Alloctr   58  Proc 2410 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   51  Alloctr   58  Proc 2410 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1240 micron
Total Number of Contacts =             704
Total Number of Wires =                305
Total Number of PtConns =              426
Total Number of Routed Wires =       305
Total Routed Wire Length =           1169 micron
Total Number of Routed Contacts =       704
        Layer             M1 :          2 micron
        Layer             M2 :         26 micron
        Layer             M3 :        257 micron
        Layer             M4 :        268 micron
        Layer             M5 :        143 micron
        Layer             M6 :         11 micron
        Layer             M7 :        293 micron
        Layer             M8 :        240 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :         66
        Via   VIA67SQ_C(rot) :         62
        Via        VIA56SQ_C :         59
        Via        VIA45SQ_C :          7
        Via   VIA45SQ_C(rot) :        104
        Via        VIA34SQ_C :        127
        Via        VIA34LG_C :          9
        Via   VIA23SQ_C(rot) :        134
        Via        VIA12SQ_C :        116
        Via   VIA12SQ_C(rot) :          6
        Via     VIA12SQ(rot) :         12
        Via   VIA12BAR1(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 704 vias)
 
    Layer VIA1       =  0.00% (0      / 136     vias)
        Un-optimized = 100.00% (136     vias)
    Layer VIA2       =  0.00% (0      / 134     vias)
        Un-optimized = 100.00% (134     vias)
    Layer VIA3       =  0.00% (0      / 136     vias)
        Un-optimized = 100.00% (136     vias)
    Layer VIA4       =  0.00% (0      / 111     vias)
        Un-optimized = 100.00% (111     vias)
    Layer VIA5       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer VIA6       =  0.00% (0      / 62      vias)
        Un-optimized = 100.00% (62      vias)
    Layer VIA7       =  0.00% (0      / 66      vias)
        Un-optimized = 100.00% (66      vias)
 
  Total double via conversion rate    =  0.00% (0 / 704 vias)
 
    Layer VIA1       =  0.00% (0      / 136     vias)
    Layer VIA2       =  0.00% (0      / 134     vias)
    Layer VIA3       =  0.00% (0      / 136     vias)
    Layer VIA4       =  0.00% (0      / 111     vias)
    Layer VIA5       =  0.00% (0      / 59      vias)
    Layer VIA6       =  0.00% (0      / 62      vias)
    Layer VIA7       =  0.00% (0      / 66      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 704 vias)
 
    Layer VIA1       =  0.00% (0      / 136     vias)
        Un-optimized = 100.00% (136     vias)
    Layer VIA2       =  0.00% (0      / 134     vias)
        Un-optimized = 100.00% (134     vias)
    Layer VIA3       =  0.00% (0      / 136     vias)
        Un-optimized = 100.00% (136     vias)
    Layer VIA4       =  0.00% (0      / 111     vias)
        Un-optimized = 100.00% (111     vias)
    Layer VIA5       =  0.00% (0      / 59      vias)
        Un-optimized = 100.00% (59      vias)
    Layer VIA6       =  0.00% (0      / 62      vias)
        Un-optimized = 100.00% (62      vias)
    Layer VIA7       =  0.00% (0      / 66      vias)
        Un-optimized = 100.00% (66      vias)
 

Total number of nets = 2014
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (15/2012 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:31:03 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  108       7         14        0.0169    0.1963      0             25.4144
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:31:03 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          31.98
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.00
  Critical Path Slack:          37.96
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              56.00
  Critical Path Length:          8.74
  Critical Path Slack:          35.95
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.64
  Critical Path Slack:          42.11
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1731
  Buf/Inv Cell Count:             286
  Buf Cell Count:                  94
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1617
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4269.365046
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            517.437190
  Total Buffer Area:           242.45
  Total Inverter Area:         274.98
  Macro/Black Box Area:      0.000000
  Net Area:               1555.002478
  Net XLength        :       20545.65
  Net YLength        :       20374.90
  -----------------------------------
  Cell Area:              5308.814020
  Design Area:            6863.816498
  Net Length        :        40920.55


  Design Rules
  -----------------------------------
  Total Number of Nets:          2014
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.49
  -----------------------------------------
  Overall Compile Time:                3.62
  Overall Compile Wall Clock Time:     3.69

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
clock_opt completed Successfully
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:31:03 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 50.00000       
Clock Tree root pin            : "clk"
Number of Levels               : 7
Number of Sinks                : 108
Number of CT Buffers           : 7
Number of CTS added gates      : 0
Number of Preexisting Gates    : 6
Number of Preexisting Buf/Inv  : 1
Total Number of Clock Cells    : 14
Total Area of CT Buffers       : 25.41440       
Total Area of CT cells         : 71.92276       
Max Global Skew                : 0.01686   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.017
Longest path delay                0.196
Shortest path delay               0.179

The longest path delay end pin: test_opt_reg_a/data_in_reg_reg[6]/CLK
The shortest path delay end pin: test_lut/GEN_LUT[0].lut_reg[7]/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         14.218           2  0.000     0.000     0.000     r
INVX8_LVT_G1B13I1/A                         14.218           1  0.001     0.001     0.001     r
INVX8_LVT_G1B13I1/Y                         9.563            1  0.007     0.010     0.010     f
INVX8_RVT_G1B11I1/A                         9.563            1  0.007     0.001     0.011     f
INVX8_RVT_G1B11I1/Y                         18.965           6  0.019     0.017     0.028     r
test_opt_reg_a/clk_gate_data_in_reg_reg/latch/CLK
                                            18.965           1  0.019     0.001     0.029     r
test_opt_reg_a/clk_gate_data_in_reg_reg/latch/GCLK
                                            23.879          16  0.079     0.167     0.196     r
test_opt_reg_a/data_in_reg_reg[6]/CLK       23.879           0  0.079     0.001     0.196     r
[clock delay]                                                                       0.196
----------------------------------------------------------------------------------------------------
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:31:10 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  1.85%

  Startpoint: data0[2] (input port clocked by clk)
  Endpoint: irq (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  data0[2] (in)                                           0.00       5.00 r
  test_opt_reg_a/data_in[2] (test_opt_reg_DataWidth16_2)
                                                          0.00       5.00 r
  test_opt_reg_a/U9/Y (AO22X1_HVT)                        0.12 *     5.12 r
  test_opt_reg_a/res[2] (test_opt_reg_DataWidth16_2)      0.00       5.12 r
  test_pe_comp/op_a[2] (test_pe_comp_unq1_0)              0.00       5.12 r
  test_pe_comp/U58/Y (NBUFFX8_HVT)                        0.11 *     5.23 r
  test_pe_comp/U59/Y (INVX2_HVT)                          0.08 *     5.31 f
  test_pe_comp/test_mult_add/a[2] (test_mult_add_DataWidth16_0)
                                                          0.00       5.31 f
  test_pe_comp/test_mult_add/U465/Y (AO221X1_HVT)         0.16 *     5.48 f
  test_pe_comp/test_mult_add/U3/Y (NBUFFX4_HVT)           0.09 *     5.57 f
  test_pe_comp/test_mult_add/U560/Y (OA222X1_HVT)         0.14 *     5.70 f
  test_pe_comp/test_mult_add/U561/SO (HADDX1_HVT)         0.17 *     5.88 r
  test_pe_comp/test_mult_add/U656/CO (FADDX1_HVT)         0.15 *     6.03 r
  test_pe_comp/test_mult_add/U655/CO (FADDX1_HVT)         0.18 *     6.20 r
  test_pe_comp/test_mult_add/U654/CO (FADDX1_HVT)         0.17 *     6.38 r
  test_pe_comp/test_mult_add/U653/CO (FADDX1_HVT)         0.17 *     6.55 r
  test_pe_comp/test_mult_add/U652/CO (FADDX1_HVT)         0.17 *     6.72 r
  test_pe_comp/test_mult_add/U651/CO (FADDX1_HVT)         0.17 *     6.89 r
  test_pe_comp/test_mult_add/U650/CO (FADDX1_HVT)         0.17 *     7.06 r
  test_pe_comp/test_mult_add/U649/CO (FADDX1_HVT)         0.18 *     7.24 r
  test_pe_comp/test_mult_add/U648/CO (FADDX1_HVT)         0.17 *     7.41 r
Information: connected 8 power ports and 8 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_cts. (UIG-5)
1
icc_shell> source ./05_route.tcl
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Thu Mar 14 06:31:26 2019

  Beginning initial routing 
  --------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   63  Alloctr   70  Proc 2428 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,119.86,118.65)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   65  Alloctr   71  Proc 2428 
Net statistics:
Total number of nets     = 2014
Number of nets to route  = 1997
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
Number of nets with max-layer-mode hard = 13
17 nets are fully connected,
 of which 17 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   66  Alloctr   72  Proc 2428 
Average gCell capacity  6.98     on layer (1)    M1
Average gCell capacity  9.57     on layer (2)    M2
Average gCell capacity  9.92     on layer (3)    M3
Average gCell capacity  9.60     on layer (4)    M4
Average gCell capacity  9.90     on layer (5)    M5
Average gCell capacity  9.60     on layer (6)    M6
Average gCell capacity  9.92     on layer (7)    M7
Average gCell capacity  8.17     on layer (8)    M8
Average gCell capacity  0.51     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.17         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.17         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.17         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.17         on layer (8)    M8
Average number of tracks per gCell 0.99  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 51120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   66  Alloctr   72  Proc 2428 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   66  Alloctr   73  Proc 2428 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   66  Alloctr   73  Proc 2428 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   67  Alloctr   74  Proc 2428 
Initial. Routing result:
Initial. Both Dirs: Overflow =   299 Max = 20 GRCs =   177 (1.73%)
Initial. H routing: Overflow =    35 Max = 20 (GRCs =  1) GRCs =    11 (0.22%)
Initial. V routing: Overflow =   263 Max =  6 (GRCs =  1) GRCs =   166 (3.25%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   251 Max =  6 (GRCs =  1) GRCs =   155 (3.03%)
Initial. M3         Overflow =     3 Max =  1 (GRCs =  2) GRCs =     7 (0.14%)
Initial. M4         Overflow =    12 Max =  2 (GRCs =  1) GRCs =    11 (0.22%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    32 Max = 20 (GRCs =  1) GRCs =     4 (0.08%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       42.2 18.2 1.60 13.5 1.58 6.49 5.22 3.44 2.46 0.98 2.25 0.08 0.02 1.74
M3       34.4 22.9 3.17 15.4 3.19 9.64 6.36 3.52 1.00 0.18 0.12 0.04 0.00 0.00
M4       58.7 21.5 2.68 9.66 0.86 2.13 2.25 0.63 0.23 0.06 1.04 0.00 0.00 0.22
M5       52.9 38.2 3.81 4.34 0.49 0.16 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       78.6 15.6 1.00 3.29 0.22 0.45 0.70 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M7       90.6 8.92 0.22 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.04 0.00 0.04
M8       97.2 2.25 0.06 0.22 0.00 0.04 0.04 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.9 14.1 1.39 5.14 0.70 2.09 1.61 0.84 0.41 0.13 0.41 0.02 0.00 0.22


Initial. Total Wire Length = 40331.59
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9843.99
Initial. Layer M3 wire length = 13853.04
Initial. Layer M4 wire length = 7035.79
Initial. Layer M5 wire length = 5740.96
Initial. Layer M6 wire length = 3173.83
Initial. Layer M7 wire length = 683.98
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 15926
Initial. Via VIA12SQ_C count = 6946
Initial. Via VIA23SQ_C count = 6429
Initial. Via VIA34SQ_C count = 1578
Initial. Via VIA45SQ_C count = 686
Initial. Via VIA56SQ_C count = 234
Initial. Via VIA67SQ_C count = 53
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   67  Alloctr   74  Proc 2428 
phase1. Routing result:
phase1. Both Dirs: Overflow =   170 Max = 20 GRCs =    97 (0.95%)
phase1. H routing: Overflow =    32 Max = 20 (GRCs =  1) GRCs =     4 (0.08%)
phase1. V routing: Overflow =   138 Max =  4 (GRCs =  4) GRCs =    93 (1.82%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   136 Max =  4 (GRCs =  4) GRCs =    90 (1.76%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     3 (0.06%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    32 Max = 20 (GRCs =  1) GRCs =     4 (0.08%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       43.5 17.6 1.72 14.5 1.58 6.32 4.64 3.46 2.21 0.88 2.27 0.04 0.00 1.06
M3       34.3 22.9 2.97 14.6 3.52 9.51 6.73 3.83 1.29 0.14 0.02 0.00 0.00 0.00
M4       55.7 22.2 2.54 9.80 1.06 2.90 2.93 0.67 0.27 0.00 1.84 0.00 0.00 0.02
M5       51.8 38.0 3.62 5.61 0.61 0.25 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       77.6 16.1 0.70 3.60 0.25 0.70 0.76 0.00 0.00 0.00 0.18 0.00 0.00 0.00
M7       91.0 8.71 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.04 0.00 0.04
M8       97.2 2.25 0.06 0.22 0.00 0.04 0.04 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.5 14.1 1.29 5.35 0.78 2.18 1.67 0.88 0.42 0.11 0.50 0.01 0.00 0.12


phase1. Total Wire Length = 40664.06
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 9155.78
phase1. Layer M3 wire length = 13940.71
phase1. Layer M4 wire length = 7647.42
phase1. Layer M5 wire length = 5947.56
phase1. Layer M6 wire length = 3343.77
phase1. Layer M7 wire length = 628.82
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 16541
phase1. Via VIA12SQ_C count = 6922
phase1. Via VIA23SQ_C count = 6462
phase1. Via VIA34SQ_C count = 2005
phase1. Via VIA45SQ_C count = 799
phase1. Via VIA56SQ_C count = 304
phase1. Via VIA67SQ_C count = 49
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   67  Alloctr   74  Proc 2428 
phase2. Routing result:
phase2. Both Dirs: Overflow =   114 Max = 10 GRCs =    87 (0.85%)
phase2. H routing: Overflow =    22 Max = 10 (GRCs =  2) GRCs =     4 (0.08%)
phase2. V routing: Overflow =    92 Max =  4 (GRCs =  1) GRCs =    83 (1.62%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    92 Max =  4 (GRCs =  1) GRCs =    83 (1.62%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =    22 Max = 10 (GRCs =  2) GRCs =     4 (0.08%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       43.8 19.5 2.29 16.3 1.66 5.87 4.68 2.09 0.33 0.06 2.35 0.00 0.00 0.94
M3       34.2 22.7 2.93 14.4 3.36 9.59 7.14 3.89 1.37 0.18 0.02 0.00 0.00 0.00
M4       55.6 22.1 2.58 9.94 0.98 2.93 2.80 0.76 0.33 0.02 1.86 0.00 0.00 0.00
M5       52.0 37.8 3.62 5.58 0.68 0.25 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       77.6 16.1 0.70 3.64 0.25 0.70 0.78 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M7       91.0 8.71 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.04 0.00 0.04
M8       97.2 2.25 0.06 0.22 0.00 0.04 0.04 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.5 14.3 1.36 5.54 0.77 2.14 1.71 0.75 0.22 0.03 0.52 0.00 0.00 0.11


phase2. Total Wire Length = 40711.28
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 9098.57
phase2. Layer M3 wire length = 13990.76
phase2. Layer M4 wire length = 7706.07
phase2. Layer M5 wire length = 5934.46
phase2. Layer M6 wire length = 3352.60
phase2. Layer M7 wire length = 628.82
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 16586
phase2. Via VIA12SQ_C count = 6920
phase2. Via VIA23SQ_C count = 6463
phase2. Via VIA34SQ_C count = 2044
phase2. Via VIA45SQ_C count = 802
phase2. Via VIA56SQ_C count = 308
phase2. Via VIA67SQ_C count = 49
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   67  Alloctr   74  Proc 2428 
phase3. Routing result:
phase3. Both Dirs: Overflow =   115 Max = 10 GRCs =    88 (0.86%)
phase3. H routing: Overflow =    22 Max = 10 (GRCs =  2) GRCs =     4 (0.08%)
phase3. V routing: Overflow =    93 Max =  4 (GRCs =  1) GRCs =    84 (1.64%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    93 Max =  4 (GRCs =  1) GRCs =    84 (1.64%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =    22 Max = 10 (GRCs =  2) GRCs =     4 (0.08%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       43.8 19.5 2.27 16.3 1.68 5.97 4.60 2.05 0.35 0.06 2.31 0.00 0.00 0.98
M3       34.2 22.7 2.93 14.4 3.36 9.57 7.04 3.93 1.41 0.18 0.02 0.00 0.00 0.00
M4       55.6 22.1 2.58 9.94 0.98 2.95 2.82 0.74 0.35 0.00 1.86 0.00 0.00 0.00
M5       52.0 37.8 3.62 5.58 0.68 0.25 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       77.6 16.1 0.70 3.64 0.25 0.70 0.78 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M7       91.0 8.71 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.06 0.04 0.00 0.04
M8       97.2 2.25 0.06 0.22 0.00 0.04 0.04 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.5 14.2 1.36 5.55 0.77 2.15 1.69 0.74 0.23 0.03 0.51 0.00 0.00 0.11


phase3. Total Wire Length = 40711.28
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 9098.57
phase3. Layer M3 wire length = 13990.76
phase3. Layer M4 wire length = 7706.07
phase3. Layer M5 wire length = 5934.46
phase3. Layer M6 wire length = 3352.60
phase3. Layer M7 wire length = 628.82
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 16586
phase3. Via VIA12SQ_C count = 6920
phase3. Via VIA23SQ_C count = 6463
phase3. Via VIA34SQ_C count = 2044
phase3. Via VIA45SQ_C count = 802
phase3. Via VIA56SQ_C count = 308
phase3. Via VIA67SQ_C count = 49
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   67  Alloctr   74  Proc 2428 

Congestion utilization per direction:
Average vertical track utilization   =  9.40 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  8.89 %
Peak    horizontal track utilization = 83.87 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   67  Alloctr   73  Proc 2428 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   67  Alloctr   73  Proc 2428 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   65  Alloctr   72  Proc 2428 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   66  Alloctr   73  Proc 2428 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Number of wires with overlap after iteration 0 = 18837 of 24142


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   77  Proc 2428 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   77  Proc 2428 

Number of wires with overlap after iteration 1 = 10957 of 17433


Wire length and via report:
---------------------------
Number of M1 wires: 1276                  : 0
Number of M2 wires: 8251                 VIA12SQ_C: 7302
Number of M3 wires: 5585                 VIA23SQ_C: 7886
Number of M4 wires: 1551                 VIA34SQ_C: 2371
Number of M5 wires: 566                  VIA45SQ_C: 854
Number of M6 wires: 179                  VIA56SQ_C: 311
Number of M7 wires: 25           VIA67SQ_C: 50
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 17433             vias: 18774

Total M1 wire length: 400.6
Total M2 wire length: 9187.5
Total M3 wire length: 14065.0
Total M4 wire length: 7938.2
Total M5 wire length: 5858.4
Total M6 wire length: 3245.9
Total M7 wire length: 626.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 41321.7

Longest M1 wire length: 1.6
Longest M2 wire length: 58.1
Longest M3 wire length: 78.6
Longest M4 wire length: 75.8
Longest M5 wire length: 90.1
Longest M6 wire length: 83.6
Longest M7 wire length: 58.5
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   66  Alloctr   73  Proc 2428 

        There were 72 out of 7226 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   81  Proc 2428 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2014, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/56 Partitions, Violations =   0
Routed  2/56 Partitions, Violations =   0
Routed  3/56 Partitions, Violations =   0
Routed  4/56 Partitions, Violations =   3
Routed  5/56 Partitions, Violations =   31
Routed  6/56 Partitions, Violations =   44
Routed  7/56 Partitions, Violations =   36
Routed  8/56 Partitions, Violations =   35
Routed  9/56 Partitions, Violations =   30
Routed  10/56 Partitions, Violations =  60
Routed  11/56 Partitions, Violations =  65
Routed  12/56 Partitions, Violations =  92
Routed  13/56 Partitions, Violations =  92
Routed  14/56 Partitions, Violations =  92
Routed  15/56 Partitions, Violations =  78
Routed  16/56 Partitions, Violations =  78
Routed  17/56 Partitions, Violations =  79
Routed  18/56 Partitions, Violations =  79
Routed  19/56 Partitions, Violations =  138
Routed  20/56 Partitions, Violations =  103
Routed  21/56 Partitions, Violations =  104
Routed  22/56 Partitions, Violations =  104
Routed  23/56 Partitions, Violations =  104
Routed  24/56 Partitions, Violations =  101
Routed  25/56 Partitions, Violations =  101
Routed  26/56 Partitions, Violations =  101
Routed  27/56 Partitions, Violations =  101
Routed  28/56 Partitions, Violations =  101
Routed  29/56 Partitions, Violations =  101
Routed  30/56 Partitions, Violations =  101
Routed  31/56 Partitions, Violations =  101
Routed  32/56 Partitions, Violations =  101
Routed  33/56 Partitions, Violations =  107
Routed  34/56 Partitions, Violations =  107
Routed  35/56 Partitions, Violations =  107
Routed  36/56 Partitions, Violations =  107
Routed  37/56 Partitions, Violations =  142
Routed  38/56 Partitions, Violations =  110
Routed  39/56 Partitions, Violations =  121
Routed  40/56 Partitions, Violations =  142
Routed  41/56 Partitions, Violations =  116
Routed  42/56 Partitions, Violations =  111
Routed  43/56 Partitions, Violations =  109
Routed  44/56 Partitions, Violations =  117
Routed  45/56 Partitions, Violations =  119
Routed  46/56 Partitions, Violations =  120
Routed  47/56 Partitions, Violations =  81
Routed  48/56 Partitions, Violations =  105
Routed  49/56 Partitions, Violations =  105
Routed  50/56 Partitions, Violations =  110
Routed  51/56 Partitions, Violations =  72
Routed  52/56 Partitions, Violations =  78
Routed  53/56 Partitions, Violations =  68
Routed  54/56 Partitions, Violations =  36
Routed  55/56 Partitions, Violations =  13
Routed  56/56 Partitions, Violations =  11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 5
        Less than minimum area : 1
        Same net spacing : 4
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:17 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:26
[Iter 0] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   82  Alloctr   89  Proc 2428 

End DR iteration 0 with 56 parts

Start DR iteration 1: non-uniform partition
Routed  1/9 Partitions, Violations =    10
Routed  2/9 Partitions, Violations =    13
Routed  3/9 Partitions, Violations =    13
Routed  4/9 Partitions, Violations =    12
Routed  5/9 Partitions, Violations =    10
Routed  6/9 Partitions, Violations =    8
Routed  7/9 Partitions, Violations =    8
Routed  8/9 Partitions, Violations =    7
Routed  9/9 Partitions, Violations =    6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 6

[Iter 1] Elapsed real time: 0:00:17 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[Iter 1] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   82  Alloctr   89  Proc 2428 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    1
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 2] Elapsed real time: 0:00:17 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[Iter 2] Stage (MB): Used   16  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   82  Alloctr   89  Proc 2428 

End DR iteration 2 with 3 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:17 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[DR] Stage (MB): Used    2  Alloctr    1  Proc    0 
[DR] Total (MB): Used   68  Alloctr   74  Proc 2428 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43423 micron
Total Number of Contacts =             18490
Total Number of Wires =                17921
Total Number of PtConns =              3724
Total Number of Routed Wires =       17921
Total Routed Wire Length =           42949 micron
Total Number of Routed Contacts =       18490
        Layer               M1 :        265 micron
        Layer               M2 :       9630 micron
        Layer               M3 :      14658 micron
        Layer               M4 :       8775 micron
        Layer               M5 :       5829 micron
        Layer               M6 :       3119 micron
        Layer               M7 :        906 micron
        Layer               M8 :        240 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA78SQ_C :         66
        Via     VIA67SQ_C(rot) :        110
        Via          VIA56SQ_C :        318
        Via          VIA45SQ_C :          7
        Via     VIA45SQ_C(rot) :        875
        Via          VIA34SQ_C :       2451
        Via     VIA34SQ_C(rot) :         11
        Via          VIA34LG_C :          9
        Via            VIA34SQ :          1
        Via       VIA34SQ(rot) :          2
        Via          VIA23SQ_C :         28
        Via     VIA23SQ_C(rot) :       7377
        Via            VIA23SQ :          8
        Via       VIA23SQ(rot) :          3
        Via          VIA23BAR1 :          1
        Via          VIA12SQ_C :       6142
        Via     VIA12SQ_C(rot) :        884
        Via   VIA12BAR1_C(rot) :          1
        Via   VIA12BAR2_C(rot) :          1
        Via            VIA12SQ :         17
        Via       VIA12SQ(rot) :        173
        Via          VIA12BAR1 :          1
        Via     VIA12BAR1(rot) :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18490 vias)
 
    Layer VIA1       =  0.00% (0      / 7223    vias)
        Un-optimized = 100.00% (7223    vias)
    Layer VIA2       =  0.00% (0      / 7417    vias)
        Un-optimized = 100.00% (7417    vias)
    Layer VIA3       =  0.00% (0      / 2474    vias)
        Un-optimized = 100.00% (2474    vias)
    Layer VIA4       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA5       =  0.00% (0      / 318     vias)
        Un-optimized = 100.00% (318     vias)
    Layer VIA6       =  0.00% (0      / 110     vias)
        Un-optimized = 100.00% (110     vias)
    Layer VIA7       =  0.00% (0      / 66      vias)
        Un-optimized = 100.00% (66      vias)
 
  Total double via conversion rate    =  0.00% (0 / 18490 vias)
 
    Layer VIA1       =  0.00% (0      / 7223    vias)
    Layer VIA2       =  0.00% (0      / 7417    vias)
    Layer VIA3       =  0.00% (0      / 2474    vias)
    Layer VIA4       =  0.00% (0      / 882     vias)
    Layer VIA5       =  0.00% (0      / 318     vias)
    Layer VIA6       =  0.00% (0      / 110     vias)
    Layer VIA7       =  0.00% (0      / 66      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18490 vias)
 
    Layer VIA1       =  0.00% (0      / 7223    vias)
        Un-optimized = 100.00% (7223    vias)
    Layer VIA2       =  0.00% (0      / 7417    vias)
        Un-optimized = 100.00% (7417    vias)
    Layer VIA3       =  0.00% (0      / 2474    vias)
        Un-optimized = 100.00% (2474    vias)
    Layer VIA4       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA5       =  0.00% (0      / 318     vias)
        Un-optimized = 100.00% (318     vias)
    Layer VIA6       =  0.00% (0      / 110     vias)
        Un-optimized = 100.00% (110     vias)
    Layer VIA7       =  0.00% (0      / 66      vias)
        Un-optimized = 100.00% (66      vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   81  Proc 2428 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 72 out of 7226 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   75  Alloctr   82  Proc 2428 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    9
Routed  2/4 Partitions, Violations =    20
Routed  3/4 Partitions, Violations =    23
Routed  4/4 Partitions, Violations =    25

RedundantVia finished with 25 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      25
        Diff net spacing : 11
        End of line enclosure : 10
        Less than minimum width : 3
        Same net spacing : 1


Total Wire Length =                    42908 micron
Total Number of Contacts =             18487
Total Number of Wires =                18623
Total Number of PtConns =              1482
Total Number of Routed Wires =       18623
Total Routed Wire Length =           42791 micron
Total Number of Routed Contacts =       18487
        Layer                 M1 :        267 micron
        Layer                 M2 :       9317 micron
        Layer                 M3 :      14537 micron
        Layer                 M4 :       8725 micron
        Layer                 M5 :       5809 micron
        Layer                 M6 :       3108 micron
        Layer                 M7 :        904 micron
        Layer                 M8 :        240 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          3
        Via     VIA78SQ(rot)_1x2 :          5
        Via          VIA78SQ_2x1 :         58
        Via     VIA67SQ(rot)_1x2 :        106
        Via          VIA67SQ_2x1 :          4
        Via     VIA56SQ(rot)_1x2 :         24
        Via          VIA56SQ_2x1 :        294
        Via       VIA45SQ_C(rot) :          3
        Via     VIA45SQ(rot)_1x2 :        821
        Via          VIA45SQ_2x1 :         58
        Via            VIA34SQ_C :         57
        Via        VIA34SQ_C_1x2 :          5
        Via     VIA34SQ(rot)_1x2 :        324
        Via          VIA34SQ_2x1 :       2088
        Via            VIA23SQ_C :          4
        Via       VIA23SQ_C(rot) :         82
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_1x2 :         15
        Via   VIA23SQ_C(rot)_2x1 :         52
        Via     VIA23SQ(rot)_1x2 :       5565
        Via          VIA23SQ_2x1 :       1686
        Via            VIA12SQ_C :        568
        Via       VIA12SQ_C(rot) :        131
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :         29
        Via            VIA12BAR1 :          1
        Via        VIA12SQ_C_1x2 :        388
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         15
        Via        VIA12SQ_C_2x1 :        340
        Via          VIA12SQ_1x2 :          3
        Via     VIA12SQ(rot)_2x1 :         38
        Via     VIA12SQ(rot)_1x2 :       2135
        Via          VIA12SQ_2x1 :       3442

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.25% (17608 / 18487 vias)
 
    Layer VIA1       = 89.89% (6493   / 7223    vias)
        Weight 1     = 89.89% (6493    vias)
        Un-optimized = 10.11% (730     vias)
    Layer VIA2       = 98.84% (7328   / 7414    vias)
        Weight 1     = 98.84% (7328    vias)
        Un-optimized =  1.16% (86      vias)
    Layer VIA3       = 97.70% (2417   / 2474    vias)
        Weight 1     = 97.70% (2417    vias)
        Un-optimized =  2.30% (57      vias)
    Layer VIA4       = 99.66% (879    / 882     vias)
        Weight 1     = 99.66% (879     vias)
        Un-optimized =  0.34% (3       vias)
    Layer VIA5       = 100.00% (318    / 318     vias)
        Weight 1     = 100.00% (318     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 95.45% (63     / 66      vias)
        Weight 1     = 95.45% (63      vias)
        Un-optimized =  4.55% (3       vias)
 
  Total double via conversion rate    = 95.25% (17608 / 18487 vias)
 
    Layer VIA1       = 89.89% (6493   / 7223    vias)
    Layer VIA2       = 98.84% (7328   / 7414    vias)
    Layer VIA3       = 97.70% (2417   / 2474    vias)
    Layer VIA4       = 99.66% (879    / 882     vias)
    Layer VIA5       = 100.00% (318    / 318     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 95.45% (63     / 66      vias)
 
  The optimized via conversion rate based on total routed via count = 95.25% (17608 / 18487 vias)
 
    Layer VIA1       = 89.89% (6493   / 7223    vias)
        Weight 1     = 89.89% (6493    vias)
        Un-optimized = 10.11% (730     vias)
    Layer VIA2       = 98.84% (7328   / 7414    vias)
        Weight 1     = 98.84% (7328    vias)
        Un-optimized =  1.16% (86      vias)
    Layer VIA3       = 97.70% (2417   / 2474    vias)
        Weight 1     = 97.70% (2417    vias)
        Un-optimized =  2.30% (57      vias)
    Layer VIA4       = 99.66% (879    / 882     vias)
        Weight 1     = 99.66% (879     vias)
        Un-optimized =  0.34% (3       vias)
    Layer VIA5       = 100.00% (318    / 318     vias)
        Weight 1     = 100.00% (318     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 95.45% (63     / 66      vias)
        Weight 1     = 95.45% (63      vias)
        Un-optimized =  4.55% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:16 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[RedundantVia] Stage (MB): Used   16  Alloctr   16  Proc   15 
[RedundantVia] Total (MB): Used   84  Alloctr   91  Proc 2444 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:34 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:43
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc   15 
[Dr init] Total (MB): Used   84  Alloctr   91  Proc 2444 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2014, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/11 Partitions, Violations =   13
Routed  2/11 Partitions, Violations =   12
Routed  3/11 Partitions, Violations =   12
Routed  4/11 Partitions, Violations =   10
Routed  5/11 Partitions, Violations =   10
Routed  6/11 Partitions, Violations =   6
Routed  7/11 Partitions, Violations =   3
Routed  8/11 Partitions, Violations =   3
Routed  9/11 Partitions, Violations =   2
Routed  10/11 Partitions, Violations =  1
Routed  11/11 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:34 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc   15 
[Iter 1] Total (MB): Used   92  Alloctr   99  Proc 2444 

End DR iteration 1 with 11 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:34 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[DR] Stage (MB): Used   11  Alloctr   11  Proc   15 
[DR] Total (MB): Used   78  Alloctr   85  Proc 2444 
[DR: Done] Elapsed real time: 0:00:34 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc   15 
[DR: Done] Total (MB): Used   70  Alloctr   77  Proc 2444 

        There were 72 out of 7226 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:34 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc   15 
[Dr init] Total (MB): Used   77  Alloctr   84  Proc 2444 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2014, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/56 Partitions, Violations =   0
Routed  2/56 Partitions, Violations =   0
Routed  3/56 Partitions, Violations =   0
Routed  4/56 Partitions, Violations =   0
Routed  5/56 Partitions, Violations =   1
Routed  6/56 Partitions, Violations =   1
Routed  7/56 Partitions, Violations =   10
Routed  8/56 Partitions, Violations =   10
Routed  9/56 Partitions, Violations =   15
Routed  10/56 Partitions, Violations =  15
Routed  11/56 Partitions, Violations =  19
Routed  12/56 Partitions, Violations =  19
Routed  13/56 Partitions, Violations =  23
Routed  14/56 Partitions, Violations =  26
Routed  15/56 Partitions, Violations =  24
Routed  16/56 Partitions, Violations =  27
Routed  17/56 Partitions, Violations =  26
Routed  18/56 Partitions, Violations =  21
Routed  19/56 Partitions, Violations =  26
Routed  20/56 Partitions, Violations =  19
Routed  21/56 Partitions, Violations =  19
Routed  22/56 Partitions, Violations =  18
Routed  23/56 Partitions, Violations =  18
Routed  24/56 Partitions, Violations =  18
Routed  25/56 Partitions, Violations =  33
Routed  26/56 Partitions, Violations =  31
Routed  27/56 Partitions, Violations =  32
Routed  28/56 Partitions, Violations =  32
Routed  29/56 Partitions, Violations =  32
Routed  30/56 Partitions, Violations =  33
Routed  31/56 Partitions, Violations =  38
Routed  32/56 Partitions, Violations =  39
Routed  33/56 Partitions, Violations =  39
Routed  34/56 Partitions, Violations =  39
Routed  35/56 Partitions, Violations =  46
Routed  36/56 Partitions, Violations =  46
Routed  37/56 Partitions, Violations =  46
Routed  38/56 Partitions, Violations =  44
Routed  39/56 Partitions, Violations =  44
Routed  40/56 Partitions, Violations =  44
Routed  41/56 Partitions, Violations =  78
Routed  42/56 Partitions, Violations =  79
Routed  43/56 Partitions, Violations =  81
Routed  44/56 Partitions, Violations =  83
Routed  45/56 Partitions, Violations =  83
Routed  46/56 Partitions, Violations =  118
Routed  47/56 Partitions, Violations =  118
Routed  48/56 Partitions, Violations =  117
Routed  49/56 Partitions, Violations =  117
Routed  50/56 Partitions, Violations =  116
Routed  51/56 Partitions, Violations =  116
Routed  52/56 Partitions, Violations =  134
Routed  53/56 Partitions, Violations =  157
Routed  54/56 Partitions, Violations =  167
Routed  55/56 Partitions, Violations =  175
Routed  56/56 Partitions, Violations =  166

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      179
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 27
        Diff net via-cut spacing : 32
        End of line enclosure : 53
        Short : 51
        Internal-only types : 16

[Iter 0] Elapsed real time: 0:01:34 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:02:18 total=0:02:19
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc   15 
[Iter 0] Total (MB): Used   85  Alloctr   92  Proc 2444 

End DR iteration 0 with 56 parts

Start DR iteration 1: non-uniform partition
Routed  1/32 Partitions, Violations =   161
Routed  2/32 Partitions, Violations =   161
Routed  3/32 Partitions, Violations =   160
Routed  4/32 Partitions, Violations =   147
Routed  5/32 Partitions, Violations =   147
Routed  6/32 Partitions, Violations =   148
Routed  7/32 Partitions, Violations =   148
Routed  8/32 Partitions, Violations =   148
Routed  9/32 Partitions, Violations =   155
Routed  10/32 Partitions, Violations =  156
Routed  11/32 Partitions, Violations =  120
Routed  12/32 Partitions, Violations =  122
Routed  13/32 Partitions, Violations =  122
Routed  14/32 Partitions, Violations =  121
Routed  15/32 Partitions, Violations =  155
Routed  16/32 Partitions, Violations =  150
Routed  17/32 Partitions, Violations =  152
Routed  18/32 Partitions, Violations =  143
Routed  19/32 Partitions, Violations =  132
Routed  20/32 Partitions, Violations =  142
Routed  21/32 Partitions, Violations =  142
Routed  22/32 Partitions, Violations =  141
Routed  23/32 Partitions, Violations =  141
Routed  24/32 Partitions, Violations =  141
Routed  25/32 Partitions, Violations =  141
Routed  26/32 Partitions, Violations =  141
Routed  27/32 Partitions, Violations =  141
Routed  28/32 Partitions, Violations =  142
Routed  29/32 Partitions, Violations =  142
Routed  30/32 Partitions, Violations =  141
Routed  31/32 Partitions, Violations =  142
Routed  32/32 Partitions, Violations =  143

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      146
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 19
        Diff net via-cut spacing : 31
        End of line enclosure : 37
        Short : 56
        Internal-only types : 3

[Iter 1] Elapsed real time: 0:01:42 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:02:27 total=0:02:27
[Iter 1] Stage (MB): Used   19  Alloctr   19  Proc   15 
[Iter 1] Total (MB): Used   85  Alloctr   92  Proc 2444 

End DR iteration 1 with 32 parts

Start DR iteration 2: non-uniform partition
Routed  1/18 Partitions, Violations =   105
Routed  2/18 Partitions, Violations =   103
Routed  3/18 Partitions, Violations =   136
Routed  4/18 Partitions, Violations =   135
Routed  5/18 Partitions, Violations =   135
Routed  6/18 Partitions, Violations =   134
Routed  7/18 Partitions, Violations =   139
Routed  8/18 Partitions, Violations =   136
Routed  9/18 Partitions, Violations =   135
Routed  10/18 Partitions, Violations =  135
Routed  11/18 Partitions, Violations =  138
Routed  12/18 Partitions, Violations =  136
Routed  13/18 Partitions, Violations =  137
Routed  14/18 Partitions, Violations =  132
Routed  15/18 Partitions, Violations =  134
Routed  16/18 Partitions, Violations =  135
Routed  17/18 Partitions, Violations =  136
Routed  18/18 Partitions, Violations =  135

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      144
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 23
        Diff net via-cut spacing : 31
        End of line enclosure : 25
        Short : 56
        Internal-only types : 9

[Iter 2] Elapsed real time: 0:01:50 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:02:37 total=0:02:38
[Iter 2] Stage (MB): Used   19  Alloctr   19  Proc   15 
[Iter 2] Total (MB): Used   85  Alloctr   92  Proc 2444 

End DR iteration 2 with 18 parts

Start DR iteration 3: non-uniform partition
Routed  1/15 Partitions, Violations =   109
Routed  2/15 Partitions, Violations =   109
Routed  3/15 Partitions, Violations =   84
Routed  4/15 Partitions, Violations =   72
Routed  5/15 Partitions, Violations =   60
Routed  6/15 Partitions, Violations =   60
Routed  7/15 Partitions, Violations =   56
Routed  8/15 Partitions, Violations =   19
Routed  9/15 Partitions, Violations =   20
Routed  10/15 Partitions, Violations =  14
Routed  11/15 Partitions, Violations =  6
Routed  12/15 Partitions, Violations =  6
Routed  13/15 Partitions, Violations =  3
Routed  14/15 Partitions, Violations =  0
Routed  15/15 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 3] Elapsed real time: 0:01:52 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:02:40 total=0:02:40
[Iter 3] Stage (MB): Used   19  Alloctr   19  Proc   15 
[Iter 3] Total (MB): Used   85  Alloctr   92  Proc 2444 

End DR iteration 3 with 15 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:52 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:02:40 total=0:02:40
[DR] Stage (MB): Used    4  Alloctr    4  Proc   15 
[DR] Total (MB): Used   71  Alloctr   78  Proc 2444 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43005 micron
Total Number of Contacts =             18525
Total Number of Wires =                19053
Total Number of PtConns =              1303
Total Number of Routed Wires =       19053
Total Routed Wire Length =           42902 micron
Total Number of Routed Contacts =       18525
        Layer                 M1 :        246 micron
        Layer                 M2 :       9121 micron
        Layer                 M3 :      14473 micron
        Layer                 M4 :       9050 micron
        Layer                 M5 :       5849 micron
        Layer                 M6 :       3121 micron
        Layer                 M7 :        907 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via     VIA78SQ(rot)_1x2 :          5
        Via          VIA78SQ_2x1 :         58
        Via     VIA67SQ(rot)_1x2 :        109
        Via          VIA67SQ_2x1 :          3
        Via     VIA56SQ(rot)_1x2 :         22
        Via          VIA56SQ_2x1 :        301
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA45SQ(rot)_1x2 :        886
        Via          VIA45SQ_2x1 :         51
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via     VIA34SQ(rot)_1x2 :        283
        Via          VIA34SQ_2x1 :       2341
        Via              VIA23SQ :          1
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_1x2 :         11
        Via   VIA23SQ_C(rot)_2x1 :         57
        Via     VIA23SQ(rot)_1x2 :       5643
        Via          VIA23SQ_2x1 :       1513
        Via            VIA12SQ_C :        397
        Via       VIA12SQ_C(rot) :         78
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        338
        Via   VIA12SQ_C(rot)_2x1 :        124
        Via   VIA12SQ_C(rot)_1x2 :         14
        Via        VIA12SQ_C_2x1 :        301
        Via          VIA12SQ_1x2 :          3
        Via     VIA12SQ(rot)_2x1 :         34
        Via     VIA12SQ(rot)_1x2 :       2071
        Via          VIA12SQ_2x1 :       3859

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.42% (18047 / 18525 vias)
 
    Layer VIA1       = 93.41% (6744   / 7220    vias)
        Weight 1     = 93.41% (6744    vias)
        Un-optimized =  6.59% (476     vias)
    Layer VIA2       = 99.99% (7234   / 7235    vias)
        Weight 1     = 99.99% (7234    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
        Weight 1     = 100.00% (2633    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
        Weight 1     = 100.00% (938     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
        Weight 1     = 100.00% (323     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
        Weight 1     = 100.00% (112     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
        Weight 1     = 98.44% (63      vias)
        Un-optimized =  1.56% (1       vias)
 
  Total double via conversion rate    = 97.42% (18047 / 18525 vias)
 
    Layer VIA1       = 93.41% (6744   / 7220    vias)
    Layer VIA2       = 99.99% (7234   / 7235    vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.42% (18047 / 18525 vias)
 
    Layer VIA1       = 93.41% (6744   / 7220    vias)
        Weight 1     = 93.41% (6744    vias)
        Un-optimized =  6.59% (476     vias)
    Layer VIA2       = 99.99% (7234   / 7235    vias)
        Weight 1     = 99.99% (7234    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
        Weight 1     = 100.00% (2633    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
        Weight 1     = 100.00% (938     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
        Weight 1     = 100.00% (323     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
        Weight 1     = 100.00% (112     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
        Weight 1     = 98.44% (63      vias)
        Un-optimized =  1.56% (1       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   84  Proc 2444 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 72 out of 7226 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   78  Alloctr   85  Proc 2444 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    3

RedundantVia finished with 3 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        End of line enclosure : 2
        Less than minimum width : 1


Total Wire Length =                    43001 micron
Total Number of Contacts =             18525
Total Number of Wires =                19068
Total Number of PtConns =              1300
Total Number of Routed Wires =       19068
Total Routed Wire Length =           42899 micron
Total Number of Routed Contacts =       18525
        Layer                 M1 :        246 micron
        Layer                 M2 :       9116 micron
        Layer                 M3 :      14473 micron
        Layer                 M4 :       9050 micron
        Layer                 M5 :       5849 micron
        Layer                 M6 :       3121 micron
        Layer                 M7 :        907 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          6
        Via          VIA78SQ_2x1 :         58
        Via     VIA67SQ(rot)_1x2 :        109
        Via          VIA67SQ_2x1 :          3
        Via     VIA56SQ(rot)_1x2 :         22
        Via          VIA56SQ_2x1 :        301
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA45SQ(rot)_1x2 :        886
        Via          VIA45SQ_2x1 :         51
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via     VIA34SQ(rot)_1x2 :        283
        Via          VIA34SQ_2x1 :       2341
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_1x2 :         11
        Via   VIA23SQ_C(rot)_2x1 :         58
        Via     VIA23SQ(rot)_1x2 :       5643
        Via          VIA23SQ_2x1 :       1513
        Via            VIA12SQ_C :        350
        Via       VIA12SQ_C(rot) :         73
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        345
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via   VIA12SQ_C(rot)_1x2 :         15
        Via        VIA12SQ_C_2x1 :        305
        Via          VIA12SQ_1x2 :          3
        Via     VIA12SQ(rot)_2x1 :         34
        Via     VIA12SQ(rot)_1x2 :       2086
        Via          VIA12SQ_2x1 :       3878

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.71% (18101 / 18525 vias)
 
    Layer VIA1       = 94.13% (6796   / 7220    vias)
        Weight 1     = 94.13% (6796    vias)
        Un-optimized =  5.87% (424     vias)
    Layer VIA2       = 100.00% (7235   / 7235    vias)
        Weight 1     = 100.00% (7235    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
        Weight 1     = 100.00% (2633    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
        Weight 1     = 100.00% (938     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
        Weight 1     = 100.00% (323     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
        Weight 1     = 100.00% (112     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.71% (18101 / 18525 vias)
 
    Layer VIA1       = 94.13% (6796   / 7220    vias)
    Layer VIA2       = 100.00% (7235   / 7235    vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.71% (18101 / 18525 vias)
 
    Layer VIA1       = 94.13% (6796   / 7220    vias)
        Weight 1     = 94.13% (6796    vias)
        Un-optimized =  5.87% (424     vias)
    Layer VIA2       = 100.00% (7235   / 7235    vias)
        Weight 1     = 100.00% (7235    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
        Weight 1     = 100.00% (2633    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
        Weight 1     = 100.00% (938     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
        Weight 1     = 100.00% (323     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
        Weight 1     = 100.00% (112     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   86  Alloctr   93  Proc 2444 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:54 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:02:42 total=0:02:42
[Dr init] Stage (MB): Used   20  Alloctr   19  Proc   15 
[Dr init] Total (MB): Used   86  Alloctr   93  Proc 2444 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2014, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:01:54 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:02:42 total=0:02:43
[Iter 1] Stage (MB): Used   28  Alloctr   27  Proc   15 
[Iter 1] Total (MB): Used   94  Alloctr  101  Proc 2444 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:01:54 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:02:42 total=0:02:43
[DR] Stage (MB): Used   13  Alloctr   13  Proc   15 
[DR] Total (MB): Used   79  Alloctr   86  Proc 2444 
[DR: Done] Elapsed real time: 0:01:54 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:02:42 total=0:02:43
[DR: Done] Stage (MB): Used    5  Alloctr    5  Proc   15 
[DR: Done] Total (MB): Used   72  Alloctr   79  Proc 2444 
[DR: Done] Elapsed real time: 0:01:54 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:02:42 total=0:02:43
[DR: Done] Stage (MB): Used    5  Alloctr    5  Proc   15 
[DR: Done] Total (MB): Used   72  Alloctr   79  Proc 2444 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    43001 micron
Total Number of Contacts =             18525
Total Number of Wires =                19068
Total Number of PtConns =              1300
Total Number of Routed Wires =       19068
Total Routed Wire Length =           42899 micron
Total Number of Routed Contacts =       18525
        Layer                 M1 :        246 micron
        Layer                 M2 :       9116 micron
        Layer                 M3 :      14473 micron
        Layer                 M4 :       9050 micron
        Layer                 M5 :       5849 micron
        Layer                 M6 :       3121 micron
        Layer                 M7 :        907 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          6
        Via          VIA78SQ_2x1 :         58
        Via     VIA67SQ(rot)_1x2 :        109
        Via          VIA67SQ_2x1 :          3
        Via     VIA56SQ(rot)_1x2 :         22
        Via          VIA56SQ_2x1 :        301
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA45SQ(rot)_1x2 :        886
        Via          VIA45SQ_2x1 :         51
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via     VIA34SQ(rot)_1x2 :        283
        Via          VIA34SQ_2x1 :       2341
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_1x2 :         11
        Via   VIA23SQ_C(rot)_2x1 :         58
        Via     VIA23SQ(rot)_1x2 :       5643
        Via          VIA23SQ_2x1 :       1513
        Via            VIA12SQ_C :        351
        Via       VIA12SQ_C(rot) :         73
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        345
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via   VIA12SQ_C(rot)_1x2 :         15
        Via        VIA12SQ_C_2x1 :        305
        Via          VIA12SQ_1x2 :          3
        Via     VIA12SQ(rot)_2x1 :         34
        Via     VIA12SQ(rot)_1x2 :       2086
        Via          VIA12SQ_2x1 :       3878

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.71% (18100 / 18525 vias)
 
    Layer VIA1       = 94.11% (6795   / 7220    vias)
        Weight 1     = 94.11% (6795    vias)
        Un-optimized =  5.89% (425     vias)
    Layer VIA2       = 100.00% (7235   / 7235    vias)
        Weight 1     = 100.00% (7235    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
        Weight 1     = 100.00% (2633    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
        Weight 1     = 100.00% (938     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
        Weight 1     = 100.00% (323     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
        Weight 1     = 100.00% (112     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.71% (18100 / 18525 vias)
 
    Layer VIA1       = 94.11% (6795   / 7220    vias)
    Layer VIA2       = 100.00% (7235   / 7235    vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.71% (18100 / 18525 vias)
 
    Layer VIA1       = 94.11% (6795   / 7220    vias)
        Weight 1     = 94.11% (6795    vias)
        Un-optimized =  5.89% (425     vias)
    Layer VIA2       = 100.00% (7235   / 7235    vias)
        Weight 1     = 100.00% (7235    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2633   / 2633    vias)
        Weight 1     = 100.00% (2633    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (938    / 938     vias)
        Weight 1     = 100.00% (938     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (323    / 323     vias)
        Weight 1     = 100.00% (323     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (112    / 112     vias)
        Weight 1     = 100.00% (112     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2014
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Thu Mar 14 06:33:28 2019
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Thu Mar 14 06:33:28 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:33:43 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.12
  Critical Path Slack:          31.78
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.22
  Critical Path Slack:          37.74
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              56.00
  Critical Path Length:          9.06
  Critical Path Slack:          35.63
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.90
  Critical Path Slack:          41.85
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1731
  Buf/Inv Cell Count:             286
  Buf Cell Count:                  94
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1617
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4269.365046
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            517.437190
  Total Buffer Area:           242.45
  Total Inverter Area:         274.98
  Macro/Black Box Area:      0.000000
  Net Area:               1555.002478
  Net XLength        :       21940.91
  Net YLength        :       21423.56
  -----------------------------------
  Cell Area:              5308.814020
  Design Area:            6863.816498
  Net Length        :        43364.48


  Design Rules
  -----------------------------------
  Total Number of Nets:          2014
  Nets With Violations:            32
  Max Trans Violations:             2
  Max Cap Violations:              32
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.49
  -----------------------------------------
  Overall Compile Time:                3.62
  Overall Compile Wall Clock Time:     3.69

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 32
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Mar 14 06:33:43 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 32
  Total moveable cell area: 5236.9
  Total fixed cell area: 71.9
  Total physical cell area: 5308.8
  Core area: (10000 10000 109864 108648)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5310.6      0.00       0.0      28.2 test_pe_comp/n273              0.00  
    0:00:02    5311.1      0.00       0.0      27.2 test_opt_reg_a/n2              0.00  

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5313.6      0.00       0.0      25.5 n23                            0.00  
    0:00:02    5313.6      0.00       0.0      25.5 n23                            0.00  
    0:00:02    5313.6      0.00       0.0      25.5 n23                            0.00  
    0:00:02    5313.6      0.00       0.0      25.5 n23                            0.00  
    0:00:02    5315.7      0.00       0.0      24.3 op_code[1]                     0.00  
    0:00:02    5317.7      0.00       0.0      24.1 n207                           0.00  
    0:00:02    5320.3      0.00       0.0      22.5 _1_net_                        0.00  
    0:00:02    5320.3      0.00       0.0      22.5 _1_net_                        0.00  
    0:00:02    5322.8      0.00       0.0      22.3 test_pe_comp/add_c_in[1]       0.00  
    0:00:02    5322.8      0.00       0.0      22.3 test_pe_comp/add_c_in[1]       0.00  
    0:00:02    5325.3      0.00       0.0      20.5 test_pe_comp/n16               0.00  
    0:00:02    5327.9      0.00       0.0      19.5 n26                            0.00  
    0:00:02    5327.9      0.00       0.0      19.5 n26                            0.00  
    0:00:02    5327.9      0.00       0.0      19.5 n26                            0.00  
    0:00:02    5330.4      0.00       0.0      17.2 op_b_ld                        0.00  
    0:00:02    5330.4      0.00       0.0      17.2 op_b_ld                        0.00  
    0:00:02    5333.0      0.00       0.0      16.4 test_opt_reg_c/n2              0.00  
    0:00:02    5335.5      0.00       0.0      15.6 test_opt_reg_a/res[10]         0.00  
    0:00:02    5335.5      0.00       0.0      15.6 test_opt_reg_a/res[10]         0.00  
    0:00:02    5335.5      0.00       0.0      15.6 test_opt_reg_a/res[10]         0.00  
    0:00:02    5335.5      0.00       0.0      15.6 test_opt_reg_a/res[10]         0.00  
    0:00:02    5335.5      0.00       0.0      15.6 test_opt_reg_a/res[10]         0.00  
    0:00:02    5337.5      0.00       0.0      14.9 op_code[3]                     0.00  
    0:00:02    5337.5      0.00       0.0      14.9 op_code[3]                     0.00  
    0:00:02    5340.1      0.00       0.0      12.6 test_pe_comp/n13               0.00  
    0:00:02    5342.6      0.00       0.0      12.1 test_pe_comp/test_shifter/n160      0.00  
    0:00:02    5345.2      0.00       0.0      10.6 n31                            0.00  
    0:00:02    5345.2      0.00       0.0      10.6 n31                            0.00  
    0:00:02    5345.2      0.00       0.0      10.6 n31                            0.00  
    0:00:02    5347.2      0.00       0.0       9.8 test_opt_reg_c/reg_data[9]      0.00  
    0:00:02    5347.2      0.00       0.0       9.8 test_opt_reg_c/reg_data[9]      0.00  
    0:00:02    5349.2      0.00       0.0       9.7 test_debug_data/n29            0.00  
    0:00:02    5351.8      0.00       0.0       6.4 n32                            0.00  
    0:00:02    5351.8      0.00       0.0       6.4 n32                            0.00  
    0:00:02    5351.8      0.00       0.0       6.4 n32                            0.00  
    0:00:02    5353.8      0.00       0.0       6.2 test_opt_reg_c/reg_data[11]      0.00  
    0:00:02    5353.8      0.00       0.0       6.2 test_opt_reg_c/reg_data[11]      0.00  
    0:00:02    5355.8      0.00       0.0       5.9 test_debug_data/n24            0.00  
    0:00:02    5358.4      0.00       0.0       5.3 test_opt_reg_file/n9           0.00  
    0:00:02    5360.4      0.00       0.0       4.8 test_pe_comp/GEN_ADD[0].full_add/res[15]      0.00  
    0:00:02    5360.4      0.00       0.0       4.8 test_pe_comp/GEN_ADD[0].full_add/res[15]      0.00  
    0:00:02    5360.4      0.00       0.0       4.8 test_pe_comp/GEN_ADD[0].full_add/res[15]      0.00  
    0:00:02    5362.9      0.00       0.0       4.6 test_pe_comp/n313              0.00  
    0:00:02    5362.9      0.00       0.0       4.6 test_pe_comp/n313              0.00  
    0:00:02    5362.9      0.00       0.0       4.6 test_pe_comp/n313              0.00  
    0:00:02    5362.9      0.00       0.0       4.6 test_pe_comp/n313              0.00  
    0:00:02    5365.0      0.00       0.0       4.0 test_opt_reg_c/reg_data[13]      0.00  
    0:00:02    5365.0      0.00       0.0       4.0 test_opt_reg_c/reg_data[13]      0.00  
    0:00:02    5367.0      0.00       0.0       3.5 test_debug_data/n27            0.00  
    0:00:02    5369.6      0.00       0.0       3.2 test_pe_comp/n17               0.00  
    0:00:02    5372.1      0.00       0.0       2.6 test_opt_reg_a/n5              0.00  
    0:00:02    5374.6      0.00       0.0       2.3 test_opt_reg_file/n10          0.00  
    0:00:03    5376.7      0.00       0.0       1.8 test_pe_comp/n9                0.00  
    0:00:03    5378.7      0.00       0.0       0.8 test_pe_comp/test_mult_add/n125      0.00  
    0:00:03    5381.2      0.00       0.0       0.0 test_pe_comp/n339              0.00  
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03    5379.2      0.00       0.0       0.0                                0.00  
    0:00:03    5379.2      0.00       0.0       0.0                                0.00  
    0:00:03    5377.2      0.00       0.0       0.0                                0.00  
    0:00:03    5377.2      0.00       0.0       0.0                                0.00  
Information: route_opt running in 2 threads . (ROPT-031)
    0:00:03    5375.9      0.00       0.0       0.0                                0.00  
    0:00:03    5375.7      0.00       0.0       0.0                                0.00  
    0:00:03    5375.4      0.00       0.0       0.0                                0.00  
    0:00:03    5375.1      0.00       0.0       0.0                                0.00  
    0:00:03    5374.6      0.00       0.0       0.0                                0.00  
    0:00:03    5373.4      0.00       0.0       0.0                                0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    276 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:33:46 2019
****************************************
Std cell utilization: 54.54%  (21143/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.21%  (20860/(38763-283))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        21143    sites, (non-fixed:20860  fixed:283)
                      1759     cells, (non-fixed:1745   fixed:14)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      283      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       77 
Avg. std cell width:  1.82 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:33:46 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 108 (out of 1745) illegal cells need to be legalized.
Legalizing 108 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:33:46 2019
****************************************

avg cell displacement:    0.440 um ( 0.26 row height)
max cell displacement:    1.679 um ( 1.00 row height)
std deviation:            0.299 um ( 0.18 row height)
number of cell moved:       118 cells (out of 1745 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    276 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(119864,118648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(119864,118648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Successfully merge 2 nets of total 2 nets.
Updating the database ...
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Split 30 nets of total 30 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Mar 14 06:33:59 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Mar 14 06:33:59 2019
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   63  Alloctr   69  Proc 2444 
Num of eco nets = 2042
Num of open eco nets = 233
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   63  Alloctr   69  Proc 2444 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   67  Alloctr   74  Proc 2444 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,119.86,118.65)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   69  Alloctr   75  Proc 2444 
Net statistics:
Total number of nets     = 2042
Number of nets to route  = 233
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
Number of nets with max-layer-mode hard = 13
213 nets are partially connected,
 of which 213 are detail routed and 0 are global routed.
1809 nets are fully connected,
 of which 1809 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   69  Alloctr   76  Proc 2444 
Average gCell capacity  6.95     on layer (1)    M1
Average gCell capacity  9.57     on layer (2)    M2
Average gCell capacity  9.92     on layer (3)    M3
Average gCell capacity  9.60     on layer (4)    M4
Average gCell capacity  9.90     on layer (5)    M5
Average gCell capacity  9.60     on layer (6)    M6
Average gCell capacity  9.92     on layer (7)    M7
Average gCell capacity  8.17     on layer (8)    M8
Average gCell capacity  0.51     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.86         on layer (1)    M1
Average number of tracks per gCell 10.17         on layer (2)    M2
Average number of tracks per gCell 10.20         on layer (3)    M3
Average number of tracks per gCell 10.17         on layer (4)    M4
Average number of tracks per gCell 10.20         on layer (5)    M5
Average number of tracks per gCell 10.17         on layer (6)    M6
Average number of tracks per gCell 10.20         on layer (7)    M7
Average number of tracks per gCell 10.17         on layer (8)    M8
Average number of tracks per gCell 0.99  on layer (9)    M9
Average number of tracks per gCell 0.38  on layer (10)   MRDL
Number of gCells = 51120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   70  Alloctr   76  Proc 2444 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   70  Alloctr   76  Proc 2444 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   70  Alloctr   76  Proc 2444 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   70  Alloctr   76  Proc 2444 
Initial. Routing result:
Initial. Both Dirs: Overflow =   144 Max = 10 GRCs =   130 (1.27%)
Initial. H routing: Overflow =    14 Max = 10 (GRCs =  1) GRCs =     7 (0.14%)
Initial. V routing: Overflow =   129 Max =  5 (GRCs =  1) GRCs =   123 (2.41%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   104 Max =  5 (GRCs =  1) GRCs =   100 (1.96%)
Initial. M3         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     3 (0.06%)
Initial. M4         Overflow =    24 Max =  2 (GRCs =  2) GRCs =    23 (0.45%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    13 Max = 10 (GRCs =  1) GRCs =     4 (0.08%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.08 0.02 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M2       47.8 24.9 2.52 14.9 1.23 3.25 2.11 0.29 0.08 0.02 1.49 0.14 0.06 1.02
M3       35.1 23.4 3.25 16.0 3.52 7.96 6.14 2.90 1.31 0.08 0.16 0.02 0.00 0.00
M4       55.4 20.7 2.03 9.70 1.10 3.66 3.25 1.31 0.59 0.04 1.68 0.00 0.00 0.43
M5       53.1 37.6 3.91 4.58 0.51 0.23 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       78.7 15.5 0.65 3.19 0.20 0.55 0.78 0.00 0.00 0.00 0.27 0.00 0.00 0.00
M7       91.1 8.61 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.10 0.06 0.00 0.02
M8       97.2 2.29 0.06 0.22 0.00 0.04 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.3 14.7 1.39 5.39 0.72 1.74 1.36 0.50 0.22 0.02 0.43 0.02 0.01 0.16


Initial. Total Wire Length = 57.49
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 17.35
Initial. Layer M3 wire length = 40.14
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 173
Initial. Via VIA12SQ_C count = 94
Initial. Via VIA23SQ_C count = 79
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   70  Alloctr   76  Proc 2444 
phase1. Routing result:
phase1. Both Dirs: Overflow =   137 Max = 10 GRCs =   124 (1.21%)
phase1. H routing: Overflow =    13 Max = 10 (GRCs =  1) GRCs =     5 (0.10%)
phase1. V routing: Overflow =   123 Max =  5 (GRCs =  1) GRCs =   119 (2.33%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   100 Max =  5 (GRCs =  1) GRCs =    97 (1.90%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M4         Overflow =    23 Max =  2 (GRCs =  2) GRCs =    22 (0.43%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    13 Max = 10 (GRCs =  1) GRCs =     4 (0.08%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.08 0.02 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M2       48.3 25.4 2.39 14.5 1.25 3.07 1.94 0.29 0.08 0.02 1.49 0.12 0.06 0.98
M3       35.2 23.8 3.29 16.3 3.48 7.79 6.16 2.64 0.94 0.10 0.10 0.00 0.00 0.00
M4       55.5 20.7 2.01 9.88 1.04 3.54 3.31 1.23 0.53 0.04 1.66 0.00 0.00 0.41
M5       53.1 37.6 3.91 4.56 0.51 0.23 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       78.7 15.5 0.67 3.19 0.20 0.53 0.78 0.00 0.00 0.00 0.27 0.00 0.00 0.00
M7       91.1 8.61 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.10 0.06 0.00 0.02
M8       97.2 2.29 0.06 0.22 0.00 0.04 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.4 14.8 1.37 5.39 0.72 1.68 1.35 0.46 0.17 0.02 0.43 0.02 0.01 0.16


phase1. Total Wire Length = 70.23
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 30.13
phase1. Layer M3 wire length = 40.10
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 173
phase1. Via VIA12SQ_C count = 94
phase1. Via VIA23SQ_C count = 79
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   70  Alloctr   76  Proc 2444 
phase2. Routing result:
phase2. Both Dirs: Overflow =   135 Max = 10 GRCs =   121 (1.18%)
phase2. H routing: Overflow =    13 Max = 10 (GRCs =  1) GRCs =     4 (0.08%)
phase2. V routing: Overflow =   122 Max =  5 (GRCs =  1) GRCs =   117 (2.29%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    98 Max =  5 (GRCs =  1) GRCs =    95 (1.86%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =    23 Max =  2 (GRCs =  2) GRCs =    22 (0.43%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =    13 Max = 10 (GRCs =  1) GRCs =     4 (0.08%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.08 0.02 0.02 0.00 0.02 0.00 0.00 0.00 0.00 0.04 0.00 0.00 0.00
M2       49.0 25.4 2.31 14.1 1.21 3.01 1.92 0.29 0.08 0.02 1.45 0.12 0.06 0.98
M3       35.5 24.1 3.42 16.2 3.36 7.90 5.77 2.54 0.96 0.08 0.08 0.00 0.00 0.00
M4       55.7 20.7 2.07 9.72 1.04 3.66 3.21 1.19 0.53 0.04 1.66 0.00 0.00 0.41
M5       53.1 37.6 3.91 4.54 0.51 0.23 0.02 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       78.7 15.5 0.65 3.19 0.20 0.53 0.78 0.00 0.00 0.00 0.27 0.00 0.00 0.00
M7       91.1 8.61 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.10 0.06 0.00 0.02
M8       97.2 2.29 0.06 0.22 0.00 0.04 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    73.5 14.8 1.38 5.30 0.70 1.70 1.29 0.45 0.17 0.02 0.42 0.02 0.01 0.16


phase2. Total Wire Length = 70.23
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 30.13
phase2. Layer M3 wire length = 40.10
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 173
phase2. Via VIA12SQ_C count = 94
phase2. Via VIA23SQ_C count = 79
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   70  Alloctr   76  Proc 2444 

Congestion utilization per direction:
Average vertical track utilization   =  8.24 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  8.23 %
Peak    horizontal track utilization = 74.19 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2444 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   69  Alloctr   76  Proc 2444 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   74  Proc 2444 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: GR] Stage (MB): Used   65  Alloctr   70  Proc    0 
[ECO: GR] Total (MB): Used   68  Alloctr   74  Proc 2444 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   64  Alloctr   70  Proc 2444 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Number of wires with overlap after iteration 0 = 934 of 1148


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used   68  Alloctr   74  Proc 2451 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used   68  Alloctr   74  Proc 2451 

Number of wires with overlap after iteration 1 = 652 of 871


Wire length and via report:
---------------------------
Number of M1 wires: 335                   : 0
Number of M2 wires: 306                  VIA12SQ_C: 354
Number of M3 wires: 207                  VIA23SQ_C: 329
Number of M4 wires: 12           VIA34SQ_C: 36
Number of M5 wires: 11           VIA45SQ_C: 22
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 871               vias: 741

Total M1 wire length: 46.4
Total M2 wire length: 65.2
Total M3 wire length: 115.0
Total M4 wire length: 8.0
Total M5 wire length: 6.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 241.3

Longest M1 wire length: 0.8
Longest M2 wire length: 1.4
Longest M3 wire length: 1.8
Longest M4 wire length: 2.1
Longest M5 wire length: 1.2
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    7 
[Track Assign: Done] Total (MB): Used   64  Alloctr   70  Proc 2451 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[ECO: CDR] Stage (MB): Used   60  Alloctr   66  Proc    7 
[ECO: CDR] Total (MB): Used   64  Alloctr   70  Proc 2451 

        There were 72 out of 7282 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/56 Partitions, Violations =   0
Routed  2/56 Partitions, Violations =   0
Routed  3/56 Partitions, Violations =   0
Routed  4/56 Partitions, Violations =   0
Routed  5/56 Partitions, Violations =   0
Routed  6/56 Partitions, Violations =   0
Routed  7/56 Partitions, Violations =   0
Routed  8/56 Partitions, Violations =   3
Routed  9/56 Partitions, Violations =   3
Routed  10/56 Partitions, Violations =  3
Routed  11/56 Partitions, Violations =  3
Routed  12/56 Partitions, Violations =  3
Routed  13/56 Partitions, Violations =  3
Routed  14/56 Partitions, Violations =  3
Routed  15/56 Partitions, Violations =  3
Routed  16/56 Partitions, Violations =  3
Routed  17/56 Partitions, Violations =  3
Routed  18/56 Partitions, Violations =  3
Routed  19/56 Partitions, Violations =  3
Routed  20/56 Partitions, Violations =  3
Routed  21/56 Partitions, Violations =  3
Routed  22/56 Partitions, Violations =  10
Routed  23/56 Partitions, Violations =  10
Routed  24/56 Partitions, Violations =  7
Routed  25/56 Partitions, Violations =  7
Routed  26/56 Partitions, Violations =  7
Routed  27/56 Partitions, Violations =  13
Routed  28/56 Partitions, Violations =  13
Routed  29/56 Partitions, Violations =  13
Routed  30/56 Partitions, Violations =  13
Routed  31/56 Partitions, Violations =  13
Routed  32/56 Partitions, Violations =  1
Routed  33/56 Partitions, Violations =  1
Routed  34/56 Partitions, Violations =  1
Routed  35/56 Partitions, Violations =  1
Routed  36/56 Partitions, Violations =  1
Routed  37/56 Partitions, Violations =  1
Routed  38/56 Partitions, Violations =  1
Routed  39/56 Partitions, Violations =  1
Routed  40/56 Partitions, Violations =  1
Routed  41/56 Partitions, Violations =  1
Routed  42/56 Partitions, Violations =  1
Routed  43/56 Partitions, Violations =  3
Routed  44/56 Partitions, Violations =  3
Routed  45/56 Partitions, Violations =  3
Routed  46/56 Partitions, Violations =  1
Routed  47/56 Partitions, Violations =  1
Routed  48/56 Partitions, Violations =  1
Routed  49/56 Partitions, Violations =  1
Routed  50/56 Partitions, Violations =  1
Routed  51/56 Partitions, Violations =  1
Routed  52/56 Partitions, Violations =  1
Routed  53/56 Partitions, Violations =  1
Routed  54/56 Partitions, Violations =  1
Routed  55/56 Partitions, Violations =  1
Routed  56/56 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      101
        @@@@ Total number of instance ports with antenna violations =   0

        Same net spacing : 1
        Internal Soft Spacing types : 100

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   80  Alloctr   86  Proc 2451 

End DR iteration 0 with 56 parts

Start DR iteration 1: non-uniform partition
Routed  1/25 Partitions, Violations =   1
Routed  2/25 Partitions, Violations =   1
Routed  3/25 Partitions, Violations =   1
Routed  4/25 Partitions, Violations =   1
Routed  5/25 Partitions, Violations =   1
Routed  6/25 Partitions, Violations =   1
Routed  7/25 Partitions, Violations =   0
Routed  8/25 Partitions, Violations =   0
Routed  9/25 Partitions, Violations =   0
Routed  10/25 Partitions, Violations =  0
Routed  11/25 Partitions, Violations =  0
Routed  12/25 Partitions, Violations =  0
Routed  13/25 Partitions, Violations =  0
Routed  14/25 Partitions, Violations =  0
Routed  15/25 Partitions, Violations =  0
Routed  16/25 Partitions, Violations =  0
Routed  17/25 Partitions, Violations =  4
Routed  18/25 Partitions, Violations =  4
Routed  19/25 Partitions, Violations =  4
Routed  20/25 Partitions, Violations =  4
Routed  21/25 Partitions, Violations =  4
Routed  22/25 Partitions, Violations =  4
Routed  23/25 Partitions, Violations =  4
Routed  24/25 Partitions, Violations =  4
Routed  25/25 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      74
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 70

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   80  Alloctr   86  Proc 2451 

End DR iteration 1 with 25 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


Begin revisit internal-only type DRCs ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used   80  Alloctr   86  Proc 2451 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43127 micron
Total Number of Contacts =             18592
Total Number of Wires =                19063
Total Number of PtConns =              1719
Total Number of Routed Wires =       19063
Total Routed Wire Length =           42996 micron
Total Number of Routed Contacts =       18592
        Layer                 M1 :        251 micron
        Layer                 M2 :       9130 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9097 micron
        Layer                 M5 :       5846 micron
        Layer                 M6 :       3130 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          6
        Via       VIA67SQ_C(rot) :          1
        Via     VIA67SQ(rot)_1x2 :        106
        Via          VIA67SQ_2x1 :          3
        Via            VIA56SQ_C :         10
        Via          VIA56SQ_2x1 :        293
        Via     VIA56SQ(rot)_1x2 :         22
        Via       VIA45SQ_C(rot) :         26
        Via     VIA45SQ(rot)_1x2 :        852
        Via          VIA45SQ_2x1 :         47
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :        116
        Via          VIA34SQ_2x1 :       2229
        Via     VIA34SQ(rot)_1x2 :        274
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :          1
        Via       VIA23SQ_C(rot) :        481
        Via     VIA23SQ(rot)_1x2 :       5272
        Via          VIA23SQ_2x1 :       1430
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_1x2 :         11
        Via   VIA23SQ_C(rot)_2x1 :         55
        Via            VIA12SQ_C :        782
        Via       VIA12SQ_C(rot) :        139
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          7
        Via          VIA12SQ_2x1 :       3604
        Via     VIA12SQ(rot)_1x2 :       1940
        Via     VIA12SQ(rot)_2x1 :         31
        Via          VIA12SQ_1x2 :          4
        Via        VIA12SQ_C_2x1 :        298
        Via   VIA12SQ_C(rot)_1x2 :         14
        Via   VIA12SQ_C(rot)_2x1 :        122
        Via        VIA12SQ_C_1x2 :        336

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 91.58% (17027 / 18592 vias)
 
    Layer VIA1       = 87.24% (6349   / 7278    vias)
        Weight 1     = 87.24% (6349    vias)
        Un-optimized = 12.76% (929     vias)
    Layer VIA2       = 93.36% (6778   / 7260    vias)
        Weight 1     = 93.36% (6778    vias)
        Un-optimized =  6.64% (482     vias)
    Layer VIA3       = 95.59% (2513   / 2629    vias)
        Weight 1     = 95.59% (2513    vias)
        Un-optimized =  4.41% (116     vias)
    Layer VIA4       = 97.19% (900    / 926     vias)
        Weight 1     = 97.19% (900     vias)
        Un-optimized =  2.81% (26      vias)
    Layer VIA5       = 96.92% (315    / 325     vias)
        Weight 1     = 96.92% (315     vias)
        Un-optimized =  3.08% (10      vias)
    Layer VIA6       = 99.09% (109    / 110     vias)
        Weight 1     = 99.09% (109     vias)
        Un-optimized =  0.91% (1       vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
        Weight 1     = 98.44% (63      vias)
        Un-optimized =  1.56% (1       vias)
 
  Total double via conversion rate    = 91.58% (17027 / 18592 vias)
 
    Layer VIA1       = 87.24% (6349   / 7278    vias)
    Layer VIA2       = 93.36% (6778   / 7260    vias)
    Layer VIA3       = 95.59% (2513   / 2629    vias)
    Layer VIA4       = 97.19% (900    / 926     vias)
    Layer VIA5       = 96.92% (315    / 325     vias)
    Layer VIA6       = 99.09% (109    / 110     vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 91.58% (17027 / 18592 vias)
 
    Layer VIA1       = 87.24% (6349   / 7278    vias)
        Weight 1     = 87.24% (6349    vias)
        Un-optimized = 12.76% (929     vias)
    Layer VIA2       = 93.36% (6778   / 7260    vias)
        Weight 1     = 93.36% (6778    vias)
        Un-optimized =  6.64% (482     vias)
    Layer VIA3       = 95.59% (2513   / 2629    vias)
        Weight 1     = 95.59% (2513    vias)
        Un-optimized =  4.41% (116     vias)
    Layer VIA4       = 97.19% (900    / 926     vias)
        Weight 1     = 97.19% (900     vias)
        Un-optimized =  2.81% (26      vias)
    Layer VIA5       = 96.92% (315    / 325     vias)
        Weight 1     = 96.92% (315     vias)
        Un-optimized =  3.08% (10      vias)
    Layer VIA6       = 99.09% (109    / 110     vias)
        Weight 1     = 99.09% (109     vias)
        Un-optimized =  0.91% (1       vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
        Weight 1     = 98.44% (63      vias)
        Un-optimized =  1.56% (1       vias)
 



Begin timing optimization in DR ...


        There were 72 out of 7282 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Dr init] Stage (MB): Used    9  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   79  Proc 2451 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   73  Alloctr   79  Proc 2451 
[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   66  Alloctr   73  Proc 2451 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   73  Proc 2451 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43127 micron
Total Number of Contacts =             18592
Total Number of Wires =                19063
Total Number of PtConns =              1719
Total Number of Routed Wires =       19063
Total Routed Wire Length =           42996 micron
Total Number of Routed Contacts =       18592
        Layer                 M1 :        251 micron
        Layer                 M2 :       9130 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9097 micron
        Layer                 M5 :       5846 micron
        Layer                 M6 :       3130 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          6
        Via       VIA67SQ_C(rot) :          1
        Via     VIA67SQ(rot)_1x2 :        106
        Via          VIA67SQ_2x1 :          3
        Via            VIA56SQ_C :         10
        Via          VIA56SQ_2x1 :        293
        Via     VIA56SQ(rot)_1x2 :         22
        Via       VIA45SQ_C(rot) :         26
        Via     VIA45SQ(rot)_1x2 :        852
        Via          VIA45SQ_2x1 :         47
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :        116
        Via          VIA34SQ_2x1 :       2229
        Via     VIA34SQ(rot)_1x2 :        274
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :          1
        Via       VIA23SQ_C(rot) :        481
        Via     VIA23SQ(rot)_1x2 :       5272
        Via          VIA23SQ_2x1 :       1430
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_1x2 :         11
        Via   VIA23SQ_C(rot)_2x1 :         55
        Via            VIA12SQ_C :        782
        Via       VIA12SQ_C(rot) :        139
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          7
        Via          VIA12SQ_2x1 :       3604
        Via     VIA12SQ(rot)_1x2 :       1940
        Via     VIA12SQ(rot)_2x1 :         31
        Via          VIA12SQ_1x2 :          4
        Via        VIA12SQ_C_2x1 :        298
        Via   VIA12SQ_C(rot)_1x2 :         14
        Via   VIA12SQ_C(rot)_2x1 :        122
        Via        VIA12SQ_C_1x2 :        336

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 91.58% (17027 / 18592 vias)
 
    Layer VIA1       = 87.24% (6349   / 7278    vias)
        Weight 1     = 87.24% (6349    vias)
        Un-optimized = 12.76% (929     vias)
    Layer VIA2       = 93.36% (6778   / 7260    vias)
        Weight 1     = 93.36% (6778    vias)
        Un-optimized =  6.64% (482     vias)
    Layer VIA3       = 95.59% (2513   / 2629    vias)
        Weight 1     = 95.59% (2513    vias)
        Un-optimized =  4.41% (116     vias)
    Layer VIA4       = 97.19% (900    / 926     vias)
        Weight 1     = 97.19% (900     vias)
        Un-optimized =  2.81% (26      vias)
    Layer VIA5       = 96.92% (315    / 325     vias)
        Weight 1     = 96.92% (315     vias)
        Un-optimized =  3.08% (10      vias)
    Layer VIA6       = 99.09% (109    / 110     vias)
        Weight 1     = 99.09% (109     vias)
        Un-optimized =  0.91% (1       vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
        Weight 1     = 98.44% (63      vias)
        Un-optimized =  1.56% (1       vias)
 
  Total double via conversion rate    = 91.58% (17027 / 18592 vias)
 
    Layer VIA1       = 87.24% (6349   / 7278    vias)
    Layer VIA2       = 93.36% (6778   / 7260    vias)
    Layer VIA3       = 95.59% (2513   / 2629    vias)
    Layer VIA4       = 97.19% (900    / 926     vias)
    Layer VIA5       = 96.92% (315    / 325     vias)
    Layer VIA6       = 99.09% (109    / 110     vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 91.58% (17027 / 18592 vias)
 
    Layer VIA1       = 87.24% (6349   / 7278    vias)
        Weight 1     = 87.24% (6349    vias)
        Un-optimized = 12.76% (929     vias)
    Layer VIA2       = 93.36% (6778   / 7260    vias)
        Weight 1     = 93.36% (6778    vias)
        Un-optimized =  6.64% (482     vias)
    Layer VIA3       = 95.59% (2513   / 2629    vias)
        Weight 1     = 95.59% (2513    vias)
        Un-optimized =  4.41% (116     vias)
    Layer VIA4       = 97.19% (900    / 926     vias)
        Weight 1     = 97.19% (900     vias)
        Un-optimized =  2.81% (26      vias)
    Layer VIA5       = 96.92% (315    / 325     vias)
        Weight 1     = 96.92% (315     vias)
        Un-optimized =  3.08% (10      vias)
    Layer VIA6       = 99.09% (109    / 110     vias)
        Weight 1     = 99.09% (109     vias)
        Un-optimized =  0.91% (1       vias)
    Layer VIA7       = 98.44% (63     / 64      vias)
        Weight 1     = 98.44% (63      vias)
        Un-optimized =  1.56% (1       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   79  Proc 2451 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 72 out of 7282 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   74  Alloctr   80  Proc 2451 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        End of line enclosure : 1


Total Wire Length =                    43101 micron
Total Number of Contacts =             18592
Total Number of Wires =                19074
Total Number of PtConns =              1611
Total Number of Routed Wires =       19074
Total Routed Wire Length =           42984 micron
Total Number of Routed Contacts =       18592
        Layer                 M1 :        252 micron
        Layer                 M2 :       9111 micron
        Layer                 M3 :      14523 micron
        Layer                 M4 :       9096 micron
        Layer                 M5 :       5845 micron
        Layer                 M6 :       3130 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        874
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2331
        Via     VIA34SQ(rot)_1x2 :        287
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5654
        Via          VIA23SQ_2x1 :       1524
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        360
        Via       VIA12SQ_C(rot) :         81
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3868
        Via     VIA12SQ(rot)_1x2 :       2100
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4
        Via        VIA12SQ_C_2x1 :        326
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        355

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   82  Alloctr   88  Proc 2451 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Dr init] Stage (MB): Used   18  Alloctr   17  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   88  Proc 2451 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   96  Proc 2451 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   75  Alloctr   82  Proc 2451 

Nets that have been changed:
Net 1 = test_pe_comp/test_mult_add/n767
Net 2 = test_pe_comp/test_mult_add/n771
Net 3 = test_pe_comp/test_mult_add/n774
Net 4 = test_pe_comp/test_mult_add/n782
Net 5 = ENCLK_G2B1I1
Net 6 = clk_G1B2I1
Net 7 = n117
Net 8 = n118
Net 9 = n119
Net 10 = n120
Net 11 = n121
Net 12 = n122
Net 13 = n123
Net 14 = n124
Net 15 = test_pe_comp/n313
Net 16 = test_pe_comp/n315
Net 17 = test_pe_comp/n317
Net 18 = test_pe_comp/n321
Net 19 = test_pe_comp/n326
Net 20 = test_pe_comp/n327
Net 21 = test_pe_comp/n331
Net 22 = test_pe_comp/n332
Net 23 = test_pe_comp/n333
Net 24 = test_pe_comp/n334
Net 25 = test_pe_comp/n335
Net 26 = test_pe_comp/n337
Net 27 = test_pe_comp/n338
Net 28 = test_pe_comp/n339
Net 29 = test_pe_comp/n344
Net 30 = test_pe_comp/n346
Net 31 = test_pe_comp/test_shifter/n160
Net 32 = n21
Net 33 = n22
Net 34 = n23
Net 35 = n24
Net 36 = n25
Net 37 = n26
Net 38 = n27
Net 39 = n28
Net 40 = n29
Net 41 = n30
Net 42 = n31
Net 43 = n32
Net 44 = n33
Net 45 = n34
Net 46 = n35
Net 47 = n36
Net 48 = n37
Net 49 = test_opt_reg_c/n5
Net 50 = test_opt_reg_c/n6
Net 51 = test_opt_reg_c/n7
Net 52 = test_opt_reg_c/n8
Net 53 = test_opt_reg_file/n8
Net 54 = test_opt_reg_file/n10
Net 55 = test_opt_reg_a/n5
Net 56 = test_opt_reg_a/n6
Net 57 = test_debug_data/n37
Net 58 = test_pe_comp/n306
Net 59 = test_pe_comp/n307
Net 60 = test_pe_comp/n309
Net 61 = n66
Net 62 = n1
Net 63 = n2
Net 64 = n3
Net 65 = n7
Net 66 = n9
Net 67 = n15
Net 68 = n16
Net 69 = read_data[0]
Net 70 = n179
Net 71 = n173
Net 72 = n167
Net 73 = n166
Net 74 = test_opt_reg_c/n17
Net 75 = test_opt_reg_c/n18
Net 76 = test_opt_reg_c/n19
Net 77 = n216
Net 78 = n214
Net 79 = read_data[8]
Net 80 = op_code[8]
Net 81 = n207
Net 82 = op_code[7]
Net 83 = n203
Net 84 = n205
Net 85 = n200
Net 86 = n199
Net 87 = op_code[15]
Net 88 = n245
Net 89 = n244
Net 90 = n233
Net 91 = n232
Net 92 = n231
Net 93 = n226
Net 94 = test_opt_reg_c/n16
Net 95 = inp_code[14]
Net 96 = op_code[10]
Net 97 = n260
Net 98 = op_code[12]
Net 99 = n256
Net 100 = op_code[14]
.... and 531 other nets
Total number of changed nets = 631 (out of 2042)

[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   74  Proc 2451 
[ECO: DR] Elapsed real time: 0:00:15 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:19
[ECO: DR] Stage (MB): Used   64  Alloctr   70  Proc    7 
[ECO: DR] Total (MB): Used   67  Alloctr   74  Proc 2451 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    43101 micron
Total Number of Contacts =             18592
Total Number of Wires =                19074
Total Number of PtConns =              1611
Total Number of Routed Wires =       19074
Total Routed Wire Length =           42984 micron
Total Number of Routed Contacts =       18592
        Layer                 M1 :        252 micron
        Layer                 M2 :       9111 micron
        Layer                 M3 :      14523 micron
        Layer                 M4 :       9096 micron
        Layer                 M5 :       5845 micron
        Layer                 M6 :       3130 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        874
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2331
        Via     VIA34SQ(rot)_1x2 :        287
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5654
        Via          VIA23SQ_2x1 :       1524
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        360
        Via       VIA12SQ_C(rot) :         81
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3868
        Via     VIA12SQ(rot)_1x2 :       2100
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4
        Via        VIA12SQ_C_2x1 :        326
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        355

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2042
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    43101 micron
Total Number of Contacts =             18592
Total Number of Wires =                19074
Total Number of PtConns =              1611
Total Number of Routed Wires =       19074
Total Routed Wire Length =           42984 micron
Total Number of Routed Contacts =       18592
        Layer                 M1 :        252 micron
        Layer                 M2 :       9111 micron
        Layer                 M3 :      14523 micron
        Layer                 M4 :       9096 micron
        Layer                 M5 :       5845 micron
        Layer                 M6 :       3130 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        874
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2331
        Via     VIA34SQ(rot)_1x2 :        287
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5654
        Via          VIA23SQ_2x1 :       1524
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        360
        Via       VIA12SQ_C(rot) :         81
        Via         VIA12SQ(rot) :          1
        Via          VIA12SQ_2x1 :       3868
        Via     VIA12SQ(rot)_1x2 :       2100
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4
        Via        VIA12SQ_C_2x1 :        326
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        355

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 631 nets
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:18 total=0:00:20
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    7 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2451 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Mar 14 06:34:15 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:34:30 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.13
  Critical Path Slack:          31.77
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.93
  Critical Path Slack:          35.76
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          7.84
  Critical Path Slack:          41.91
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1759
  Buf/Inv Cell Count:             314
  Buf Cell Count:                 122
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1645
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4333.917623
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            580.973191
  Total Buffer Area:           306.75
  Total Inverter Area:         274.22
  Macro/Black Box Area:      0.000000
  Net Area:               1557.530996
  Net XLength        :       22009.82
  Net YLength        :       21470.38
  -----------------------------------
  Cell Area:              5373.366598
  Design Area:            6930.897594
  Net Length        :        43480.20


  Design Rules
  -----------------------------------
  Total Number of Nets:          2042
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.62
  -----------------------------------------
  Overall Compile Time:                5.95
  Overall Compile Wall Clock Time:     5.25

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Mar 14 06:34:31 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5301.4
  Total fixed cell area: 71.9
  Total physical cell area: 5373.4
  Core area: (10000 10000 109864 108648)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    276 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:34:32 2019
****************************************
Std cell utilization: 54.54%  (21143/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.21%  (20860/(38763-283))
(Non-fixed only)
Chip area:            38763    sites, bbox (10.00 10.00 109.86 108.65) um
Std cell area:        21143    sites, (non-fixed:20860  fixed:283)
                      1759     cells, (non-fixed:1745   fixed:14)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      283      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       77 
Avg. std cell width:  1.82 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:34:32 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 1745) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 06:34:32 2019
****************************************

No cell displacement.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    276 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(119864,118648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(119864,118648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Mar 14 06:34:34 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Mar 14 06:34:35 2019
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:01 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Extraction] Total (MB): Used   63  Alloctr   69  Proc 2451 
Num of eco nets = 2042
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   60  Alloctr   65  Proc    0 
[ECO: Init] Total (MB): Used   63  Alloctr   70  Proc 2451 

        There were 72 out of 7282 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      58

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   80  Alloctr   86  Proc 2451 

Total Wire Length =                    43102 micron
Total Number of Contacts =             18592
Total Number of Wires =                19054
Total Number of PtConns =              1631
Total Number of Routed Wires =       19054
Total Routed Wire Length =           42985 micron
Total Number of Routed Contacts =       18592
        Layer                 M1 :        252 micron
        Layer                 M2 :       9112 micron
        Layer                 M3 :      14523 micron
        Layer                 M4 :       9096 micron
        Layer                 M5 :       5845 micron
        Layer                 M6 :       3130 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        874
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2331
        Via     VIA34SQ(rot)_1x2 :        287
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1524
        Via     VIA23SQ(rot)_1x2 :       5654
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        360
        Via       VIA12SQ_C(rot) :         81
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        326
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        355
        Via          VIA12SQ_2x1 :       3868
        Via     VIA12SQ(rot)_1x2 :       2100
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.60% (18146 / 18592 vias)
 
    Layer VIA1       = 93.93% (6836   / 7278    vias)
        Weight 1     = 93.93% (6836    vias)
        Un-optimized =  6.07% (442     vias)
    Layer VIA2       = 99.96% (7257   / 7260    vias)
        Weight 1     = 99.96% (7257    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2628   / 2629    vias)
        Weight 1     = 99.96% (2628    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (926    / 926     vias)
        Weight 1     = 100.00% (926     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   80  Alloctr   86  Proc 2451 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/20 Partitions, Violations =   0
Routed  2/20 Partitions, Violations =   0
Routed  3/20 Partitions, Violations =   0
Routed  4/20 Partitions, Violations =   0
Routed  5/20 Partitions, Violations =   0
Routed  6/20 Partitions, Violations =   0
Routed  7/20 Partitions, Violations =   0
Routed  8/20 Partitions, Violations =   0
Routed  9/20 Partitions, Violations =   0
Routed  10/20 Partitions, Violations =  0
Routed  11/20 Partitions, Violations =  0
Routed  12/20 Partitions, Violations =  0
Routed  13/20 Partitions, Violations =  0
Routed  14/20 Partitions, Violations =  0
Routed  15/20 Partitions, Violations =  0
Routed  16/20 Partitions, Violations =  0
Routed  17/20 Partitions, Violations =  0
Routed  18/20 Partitions, Violations =  0
Routed  19/20 Partitions, Violations =  0
Routed  20/20 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      39
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 39

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   80  Alloctr   86  Proc 2451 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   0
Routed  2/15 Partitions, Violations =   0
Routed  3/15 Partitions, Violations =   0
Routed  4/15 Partitions, Violations =   0
Routed  5/15 Partitions, Violations =   0
Routed  6/15 Partitions, Violations =   0
Routed  7/15 Partitions, Violations =   0
Routed  8/15 Partitions, Violations =   0
Routed  9/15 Partitions, Violations =   0
Routed  10/15 Partitions, Violations =  0
Routed  11/15 Partitions, Violations =  0
Routed  12/15 Partitions, Violations =  0
Routed  13/15 Partitions, Violations =  0
Routed  14/15 Partitions, Violations =  0
Routed  15/15 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      39
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 39

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   80  Alloctr   86  Proc 2451 

End DR iteration 1 with 15 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43100 micron
Total Number of Contacts =             18585
Total Number of Wires =                19034
Total Number of PtConns =              1641
Total Number of Routed Wires =       19034
Total Routed Wire Length =           42982 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9099 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        301
        Via     VIA56SQ(rot)_1x2 :         23
        Via       VIA45SQ_C(rot) :          2
        Via     VIA45SQ(rot)_1x2 :        870
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         12
        Via          VIA34SQ_2x1 :       2324
        Via     VIA34SQ(rot)_1x2 :        285
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         59
        Via          VIA23SQ_2x1 :       1517
        Via     VIA23SQ(rot)_1x2 :       5598
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        407
        Via       VIA12SQ_C(rot) :         83
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        323
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        354
        Via          VIA12SQ_2x1 :       3832
        Via     VIA12SQ(rot)_1x2 :       2091
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.96% (18020 / 18585 vias)
 
    Layer VIA1       = 93.25% (6787   / 7278    vias)
        Weight 1     = 93.25% (6787    vias)
        Un-optimized =  6.75% (491     vias)
    Layer VIA2       = 99.19% (7194   / 7253    vias)
        Weight 1     = 99.19% (7194    vias)
        Un-optimized =  0.81% (59      vias)
    Layer VIA3       = 99.54% (2619   / 2631    vias)
        Weight 1     = 99.54% (2619    vias)
        Un-optimized =  0.46% (12      vias)
    Layer VIA4       = 99.78% (922    / 924     vias)
        Weight 1     = 99.78% (922     vias)
        Un-optimized =  0.22% (2       vias)
    Layer VIA5       = 99.69% (324    / 325     vias)
        Weight 1     = 99.69% (324     vias)
        Un-optimized =  0.31% (1       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.96% (18020 / 18585 vias)
 
    Layer VIA1       = 93.25% (6787   / 7278    vias)
    Layer VIA2       = 99.19% (7194   / 7253    vias)
    Layer VIA3       = 99.54% (2619   / 2631    vias)
    Layer VIA4       = 99.78% (922    / 924     vias)
    Layer VIA5       = 99.69% (324    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 96.96% (18020 / 18585 vias)
 
    Layer VIA1       = 93.25% (6787   / 7278    vias)
        Weight 1     = 93.25% (6787    vias)
        Un-optimized =  6.75% (491     vias)
    Layer VIA2       = 99.19% (7194   / 7253    vias)
        Weight 1     = 99.19% (7194    vias)
        Un-optimized =  0.81% (59      vias)
    Layer VIA3       = 99.54% (2619   / 2631    vias)
        Weight 1     = 99.54% (2619    vias)
        Un-optimized =  0.46% (12      vias)
    Layer VIA4       = 99.78% (922    / 924     vias)
        Weight 1     = 99.78% (922     vias)
        Un-optimized =  0.22% (2       vias)
    Layer VIA5       = 99.69% (324    / 325     vias)
        Weight 1     = 99.69% (324     vias)
        Un-optimized =  0.31% (1       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 



Begin timing optimization in DR ...


        There were 72 out of 7282 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   79  Proc 2451 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   73  Alloctr   79  Proc 2451 
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   66  Alloctr   72  Proc 2451 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   66  Alloctr   72  Proc 2451 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43100 micron
Total Number of Contacts =             18585
Total Number of Wires =                19034
Total Number of PtConns =              1641
Total Number of Routed Wires =       19034
Total Routed Wire Length =           42982 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9099 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via            VIA56SQ_C :          1
        Via          VIA56SQ_2x1 :        301
        Via     VIA56SQ(rot)_1x2 :         23
        Via       VIA45SQ_C(rot) :          2
        Via     VIA45SQ(rot)_1x2 :        870
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         12
        Via          VIA34SQ_2x1 :       2324
        Via     VIA34SQ(rot)_1x2 :        285
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         59
        Via          VIA23SQ_2x1 :       1517
        Via     VIA23SQ(rot)_1x2 :       5598
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        407
        Via       VIA12SQ_C(rot) :         83
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        323
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        354
        Via          VIA12SQ_2x1 :       3832
        Via     VIA12SQ(rot)_1x2 :       2091
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.96% (18020 / 18585 vias)
 
    Layer VIA1       = 93.25% (6787   / 7278    vias)
        Weight 1     = 93.25% (6787    vias)
        Un-optimized =  6.75% (491     vias)
    Layer VIA2       = 99.19% (7194   / 7253    vias)
        Weight 1     = 99.19% (7194    vias)
        Un-optimized =  0.81% (59      vias)
    Layer VIA3       = 99.54% (2619   / 2631    vias)
        Weight 1     = 99.54% (2619    vias)
        Un-optimized =  0.46% (12      vias)
    Layer VIA4       = 99.78% (922    / 924     vias)
        Weight 1     = 99.78% (922     vias)
        Un-optimized =  0.22% (2       vias)
    Layer VIA5       = 99.69% (324    / 325     vias)
        Weight 1     = 99.69% (324     vias)
        Un-optimized =  0.31% (1       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 96.96% (18020 / 18585 vias)
 
    Layer VIA1       = 93.25% (6787   / 7278    vias)
    Layer VIA2       = 99.19% (7194   / 7253    vias)
    Layer VIA3       = 99.54% (2619   / 2631    vias)
    Layer VIA4       = 99.78% (922    / 924     vias)
    Layer VIA5       = 99.69% (324    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 96.96% (18020 / 18585 vias)
 
    Layer VIA1       = 93.25% (6787   / 7278    vias)
        Weight 1     = 93.25% (6787    vias)
        Un-optimized =  6.75% (491     vias)
    Layer VIA2       = 99.19% (7194   / 7253    vias)
        Weight 1     = 99.19% (7194    vias)
        Un-optimized =  0.81% (59      vias)
    Layer VIA3       = 99.54% (2619   / 2631    vias)
        Weight 1     = 99.54% (2619    vias)
        Un-optimized =  0.46% (12      vias)
    Layer VIA4       = 99.78% (922    / 924     vias)
        Weight 1     = 99.78% (922     vias)
        Un-optimized =  0.22% (2       vias)
    Layer VIA5       = 99.69% (324    / 325     vias)
        Weight 1     = 99.69% (324     vias)
        Un-optimized =  0.31% (1       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   79  Proc 2451 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 72 out of 7282 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   74  Alloctr   80  Proc 2451 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    3

RedundantVia finished with 3 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        End of line enclosure : 2
        Less than minimum width : 1


Total Wire Length =                    43096 micron
Total Number of Contacts =             18585
Total Number of Wires =                19037
Total Number of PtConns =              1628
Total Number of Routed Wires =       19037
Total Routed Wire Length =           42980 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9097 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5646
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        355
        Via       VIA12SQ_C(rot) :         82
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        330
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        354
        Via          VIA12SQ_2x1 :       3867
        Via     VIA12SQ(rot)_1x2 :       2101
        Via     VIA12SQ(rot)_2x1 :         34
        Via          VIA12SQ_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.63% (18145 / 18585 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
        Weight 1     = 93.98% (6840    vias)
        Un-optimized =  6.02% (438     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.63% (18145 / 18585 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.63% (18145 / 18585 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
        Weight 1     = 93.98% (6840    vias)
        Un-optimized =  6.02% (438     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   82  Alloctr   88  Proc 2451 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:06 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   88  Proc 2451 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   90  Alloctr   96  Proc 2451 

End DR iteration 1 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   75  Alloctr   82  Proc 2451 

Nets that have been changed:
Net 1 = clk_G1B2I1
Net 2 = n117
Net 3 = n119
Net 4 = n121
Net 5 = n124
Net 6 = test_pe_comp/n311
Net 7 = test_pe_comp/n313
Net 8 = n22
Net 9 = n24
Net 10 = n25
Net 11 = n27
Net 12 = n29
Net 13 = n30
Net 14 = n33
Net 15 = n34
Net 16 = n35
Net 17 = n36
Net 18 = n66
Net 19 = n1
Net 20 = n3
Net 21 = n5
Net 22 = n9
Net 23 = n15
Net 24 = n179
Net 25 = n166
Net 26 = test_opt_reg_c/n17
Net 27 = test_opt_reg_c/n19
Net 28 = n216
Net 29 = op_code[8]
Net 30 = op_code[7]
Net 31 = op_code[15]
Net 32 = n244
Net 33 = n233
Net 34 = inp_code[14]
Net 35 = op_code[10]
Net 36 = n260
Net 37 = op_code[12]
Net 38 = op_code[14]
Net 39 = op_code[13]
Net 40 = n268
Net 41 = op_a_reg[13]
Net 42 = op_a_reg[11]
Net 43 = op_a_reg[10]
Net 44 = op_a_reg[9]
Net 45 = op_a_reg[7]
Net 46 = op_a_reg[4]
Net 47 = op_a_reg[3]
Net 48 = op_a_reg[2]
Net 49 = inp_code[1]
Net 50 = op_a_reg[15]
Net 51 = n265
Net 52 = inp_code[15]
Net 53 = inp_code[2]
Net 54 = op_b_reg[15]
Net 55 = op_b_reg[3]
Net 56 = op_b_reg[2]
Net 57 = op_b_reg[0]
Net 58 = op_b_val[6]
Net 59 = op_b_val[3]
Net 60 = data1[0]
Net 61 = op_b_reg[14]
Net 62 = op_b_reg[13]
Net 63 = op_b_reg[10]
Net 64 = op_b_reg[7]
Net 65 = op_b_reg[6]
Net 66 = op_b_reg[5]
Net 67 = op_b_reg[1]
Net 68 = test_pe_comp/n347
Net 69 = op_c_reg[8]
Net 70 = op_c_reg[7]
Net 71 = op_c_reg[6]
Net 72 = op_c_reg[2]
Net 73 = op_c_reg[1]
Net 74 = op_c_reg[0]
Net 75 = op_c_reg[15]
Net 76 = op_c_reg[12]
Net 77 = inp_code[13]
Net 78 = _3_net_
Net 79 = inp_code[10]
Net 80 = inp_code[11]
Net 81 = op_d_p_reg
Net 82 = test_pe_comp/n37
Net 83 = test_pe_comp/n30
Net 84 = test_pe_comp/n15
Net 85 = test_pe_comp/n5
Net 86 = op_f_p_reg
Net 87 = test_pe_comp/test_shifter/n165
Net 88 = op_code[4]
Net 89 = op_code[3]
Net 90 = test_pe_comp/n72
Net 91 = op_code[1]
Net 92 = test_pe_comp/n69
Net 93 = test_pe_comp/n67
Net 94 = test_pe_comp/n68
Net 95 = test_pe_comp/n48
Net 96 = test_pe_comp/n38
Net 97 = test_pe_comp/n92
Net 98 = test_pe_comp/n89
Net 99 = test_pe_comp/n88
Net 100 = test_pe_comp/n148
.... and 222 other nets
Total number of changed nets = 322 (out of 2042)

[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   74  Proc 2451 
[ECO: DR] Elapsed real time: 0:00:09 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: DR] Stage (MB): Used   64  Alloctr   69  Proc    0 
[ECO: DR] Total (MB): Used   67  Alloctr   74  Proc 2451 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    43097 micron
Total Number of Contacts =             18585
Total Number of Wires =                19036
Total Number of PtConns =              1628
Total Number of Routed Wires =       19036
Total Routed Wire Length =           42980 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9097 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5646
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        356
        Via       VIA12SQ_C(rot) :         82
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        330
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        354
        Via          VIA12SQ_2x1 :       3867
        Via     VIA12SQ(rot)_1x2 :       2101
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2042
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    43097 micron
Total Number of Contacts =             18585
Total Number of Wires =                19036
Total Number of PtConns =              1628
Total Number of Routed Wires =       19036
Total Routed Wire Length =           42980 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9097 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5646
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        356
        Via       VIA12SQ_C(rot) :         82
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_2x1 :        330
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via        VIA12SQ_C_1x2 :        354
        Via          VIA12SQ_2x1 :       3867
        Via     VIA12SQ(rot)_1x2 :       2101
        Via     VIA12SQ(rot)_2x1 :         33
        Via          VIA12SQ_1x2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 322 nets
[ECO: End] Elapsed real time: 0:00:09 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2451 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Mar 14 06:34:44 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:34:58 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.13
  Critical Path Slack:          31.77
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.93
  Critical Path Slack:          35.76
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          7.84
  Critical Path Slack:          41.91
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1759
  Buf/Inv Cell Count:             314
  Buf Cell Count:                 122
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1645
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4333.917623
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            580.973191
  Total Buffer Area:           306.75
  Total Inverter Area:         274.22
  Macro/Black Box Area:      0.000000
  Net Area:               1557.530996
  Net XLength        :       22008.17
  Net YLength        :       21467.83
  -----------------------------------
  Cell Area:              5373.366598
  Design Area:            6930.897594
  Net Length        :        43476.00


  Design Rules
  -----------------------------------
  Total Number of Nets:          2042
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.68
  -----------------------------------------
  Overall Compile Time:                6.25
  Overall Compile Wall Clock Time:     5.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0


Start checking for open nets ... 

Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2042 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   69  Proc 2509 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
Removed 3 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   78  Alloctr   84  Proc 2509 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   78  Alloctr   85  Proc 2509 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43097 micron
Total Number of Contacts =             18585
Total Number of Wires =                19033
Total Number of PtConns =              1631
Total Number of Routed Wires =       19033
Total Routed Wire Length =           42980 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9097 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5646
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        356
        Via       VIA12SQ_C(rot) :         82
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        354
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via        VIA12SQ_C_2x1 :        330
        Via     VIA12SQ(rot)_1x2 :       2101
        Via          VIA12SQ_2x1 :       3867
        Via          VIA12SQ_1x2 :          4
        Via     VIA12SQ(rot)_2x1 :         33

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: connected 28 power ports and 28 ground ports
Create error cell test_pe_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:35:12 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.13
  Critical Path Slack:          31.77
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.93
  Critical Path Slack:          35.76
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          7.84
  Critical Path Slack:          41.91
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1759
  Buf/Inv Cell Count:             314
  Buf Cell Count:                 122
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1645
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4333.917623
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            580.973191
  Total Buffer Area:           306.75
  Total Inverter Area:         274.22
  Macro/Black Box Area:      0.000000
  Net Area:               1557.530996
  Net XLength        :       22008.16
  Net YLength        :       21467.84
  -----------------------------------
  Cell Area:              5373.366598
  Design Area:            6930.897594
  Net Length        :        43475.99


  Design Rules
  -----------------------------------
  Total Number of Nets:          2042
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.68
  -----------------------------------------
  Overall Compile Time:                6.25
  Overall Compile Wall Clock Time:     5.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Only Hold fix                         : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:35:12 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.13
  Critical Path Slack:          31.77
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.93
  Critical Path Slack:          35.76
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          7.84
  Critical Path Slack:          41.91
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1759
  Buf/Inv Cell Count:             314
  Buf Cell Count:                 122
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1645
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4333.917623
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            580.973191
  Total Buffer Area:           306.75
  Total Inverter Area:         274.22
  Macro/Black Box Area:      0.000000
  Net Area:               1557.530996
  Net XLength        :       22008.16
  Net YLength        :       21467.84
  -----------------------------------
  Cell Area:              5373.366598
  Design Area:            6930.897594
  Net Length        :        43475.99


  Design Rules
  -----------------------------------
  Total Number of Nets:          2042
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.68
  -----------------------------------------
  Overall Compile Time:                6.25
  Overall Compile Wall Clock Time:     5.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Only Design Rule fix                  : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:35:13 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.13
  Critical Path Slack:          31.77
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.93
  Critical Path Slack:          35.76
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          7.84
  Critical Path Slack:          41.91
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1759
  Buf/Inv Cell Count:             314
  Buf Cell Count:                 122
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1645
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4333.917623
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            580.973191
  Total Buffer Area:           306.75
  Total Inverter Area:         274.22
  Macro/Black Box Area:      0.000000
  Net Area:               1557.530996
  Net XLength        :       22008.16
  Net YLength        :       21467.84
  -----------------------------------
  Cell Area:              5373.366598
  Design Area:            6930.897594
  Net Length        :        43475.99


  Design Rules
  -----------------------------------
  Total Number of Nets:          2042
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.68
  -----------------------------------------
  Overall Compile Time:                6.25
  Overall Compile Wall Clock Time:     5.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0


Start checking for open nets ... 

Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2042 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   63  Alloctr   70  Proc 2726 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
Removed 3 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   78  Alloctr   85  Proc 2726 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   78  Alloctr   85  Proc 2726 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43097 micron
Total Number of Contacts =             18585
Total Number of Wires =                19033
Total Number of PtConns =              1631
Total Number of Routed Wires =       19033
Total Routed Wire Length =           42980 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9097 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5646
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        356
        Via       VIA12SQ_C(rot) :         82
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        354
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via        VIA12SQ_C_2x1 :        330
        Via     VIA12SQ(rot)_1x2 :       2101
        Via          VIA12SQ_2x1 :       3867
        Via          VIA12SQ_1x2 :          4
        Via     VIA12SQ(rot)_2x1 :         33

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: connected 0 power ports and 0 ground ports

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_route. (UIG-5)
1
icc_shell> verify_pg_nets
Cell test_pe.err existed already. Delete it ...
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
1
icc_shell> start_gui
 + VUE INFO: Please click Verification->Hercules VUE in LayoutWindow menu
to launch VUE.

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2348

Information: Loaded Hercules extension from /cad/synopsys/hercules/B-2008.09-SP4 (GUI-024)
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> verify_lvs -max_error 200

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U511 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U352 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U344 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U507 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U585 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U581 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U519 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U515 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U499 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U589 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U577 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U573 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U356 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U307 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U527 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U523 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U503 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U440 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U569 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U360 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U531 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U303 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U444 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U313 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U340 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U495 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U565 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U364 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U535 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U597 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U593 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U319 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U338 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U412 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U287 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U368 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U301 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U493 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U448 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U539 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U605 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U601 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U561 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U260 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U325 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U609 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U410 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U452 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U543 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U613 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U91 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U329 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U206 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U617 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U372 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U456 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U621 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U477 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U625 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U296 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U473 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U194 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U281 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U460 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U390 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U376 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U254 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U216 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U69 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U394 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U237 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U268 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U264 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U241 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U178 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U626 CO doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U220 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U224 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U166 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U134 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U10 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U153 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U162 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U63 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U20 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U140 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U111 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U119 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U75 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/U2 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/debug_val_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_d/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_f/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_e/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[1] QN doesn't connect to any net.

** Total Floating ports are 185.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> 
Information: Opened "test_pe_lvs.err;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
icc_shell> gui_stop
icc_shell> source ./06_dfm.tcl VA selected:  

ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    1759 placeable cells
    0 cover cells
    145 IO cells/pins
    1904 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    276 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 59 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <SHFILL128_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL128_RVT!1
    The last filler cell name is xofiller!SHFILL128_RVT!27
    27 filler cells with master <SHFILL128_RVT> were inserted
Filling cell with master <SHFILL64_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL64_RVT!1
    The last filler cell name is xofiller!SHFILL64_RVT!64
    64 filler cells with master <SHFILL64_RVT> were inserted
Filling cell with master <SHFILL3_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL3_RVT!1
    The last filler cell name is xofiller!SHFILL3_RVT!3011
    3011 filler cells with master <SHFILL3_RVT> were inserted
Filling cell with master <SHFILL2_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL2_RVT!1
    The last filler cell name is xofiller!SHFILL2_RVT!309
    309 filler cells with master <SHFILL2_RVT> were inserted
Filling cell with master <SHFILL1_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL1_RVT!1
    The last filler cell name is xofiller!SHFILL1_RVT!417
    417 filler cells with master <SHFILL1_RVT> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   62  Alloctr   69  Proc 2736 

Begin Filler DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 65
Partition 2, Fillers with Violations = 54
Partition 3, Fillers with Violations = 46
Partition 4, Fillers with Violations = 60
[End Removing Filler Cells] Elapsed real time: 0:00:02 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End Removing Filler Cells] Total (MB): Used   64  Alloctr   70  Proc 2736 
Updating the database ...
Delete xofiller!SHFILL128_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!3 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!4 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!6 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!7 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!8 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!10 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!13 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!22 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!24 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!25 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!26 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!27 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!1 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!25 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!26 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!36 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!38 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!39 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!43 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!44 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!45 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!46 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!47 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!52 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!55 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!63 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!64 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!16 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!34 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!35 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!36 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!37 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!38 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!67 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!68 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!69 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!70 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!71 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!72 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!73 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!78 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!79 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!80 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!81 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!82 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!106 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!107 due to Diff net via-cut spacing violation
Reporting for the first 50 deleted cells
Deleted 225 cell instances
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Warning: Plan group SHFILL128_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL64_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL3_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL2_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL1_RVT has RNL_attribute. Skipping. (APLUI-016)
Information: Report for STD metal fillers before removal: 
              Number of filler cells with metal: 3603 
             Number of irremovable filler cells with metal: 0 
             Total leakage power of filler cells with metal: 0.000000 pW 
             Total area of filler cells with metal: 3613.715088 um^2 (APL-087)
Information: decoupling capacitor insertion has fullfilled thepower and area constraints. (APL-061)
Information: Report for STD metal fillers after removal: 
              Number of filler cells with metal: 3603 
             Number of irremovable filler cells with metal: 0 
             Total leakage power of filler cells with metal: 0.000000 pW 
             Total area of filler cells with metal: 3613.715088 um^2 (APL-087)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                7206 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  7206 (MW-339)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 06:42:46 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.13
  Critical Path Slack:          31.77
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.93
  Critical Path Slack:          35.76
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              54.00
  Critical Path Length:          7.84
  Critical Path Slack:          41.91
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        837
  Leaf Cell Count:               1759
  Buf/Inv Cell Count:             314
  Buf Cell Count:                 122
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:      1645
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4333.917623
  Noncombinational Area:  1039.448974
  Buf/Inv Area:            580.973191
  Total Buffer Area:           306.75
  Total Inverter Area:         274.22
  Macro/Black Box Area:      0.000000
  Net Area:               1557.530996
  Net XLength        :       22008.16
  Net YLength        :       21467.84
  -----------------------------------
  Cell Area:              5373.366598
  Design Area:            6930.897594
  Net Length        :        43475.99


  Design Rules
  -----------------------------------
  Total Number of Nets:          2042
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                5.68
  -----------------------------------------
  Overall Compile Time:                6.25
  Overall Compile Wall Clock Time:     5.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    5362 placeable cells
    0 cover cells
    145 IO cells/pins
    5507 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    276 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 59 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <SHFILL128_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL128_RVT!2
    The last filler cell name is xofiller!SHFILL128_RVT!27
    14 filler cells with master <SHFILL128_RVT> were inserted
Filling cell with master <SHFILL64_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL64_RVT!1
    The last filler cell name is xofiller!SHFILL64_RVT!64
    16 filler cells with master <SHFILL64_RVT> were inserted
Filling cell with master <SHFILL3_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL3_RVT!16
    The last filler cell name is xofiller!SHFILL3_RVT!2976
    195 filler cells with master <SHFILL3_RVT> were inserted
Filling cell with master <SHFILL2_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL2_RVT> were inserted
Filling cell with master <SHFILL1_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL1_RVT> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   63  Alloctr   69  Proc 2781 

Begin Filler DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 65
Partition 2, Fillers with Violations = 54
Partition 3, Fillers with Violations = 46
Partition 4, Fillers with Violations = 60
[End Removing Filler Cells] Elapsed real time: 0:00:02 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End Removing Filler Cells] Total (MB): Used   64  Alloctr   70  Proc 2781 
Updating the database ...
Delete xofiller!SHFILL128_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!3 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!4 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!6 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!7 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!8 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!10 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!13 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!22 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!24 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!25 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!26 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!27 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!1 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!25 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!26 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!36 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!38 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!39 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!43 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!44 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!45 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!46 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!47 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!52 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!55 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!63 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!64 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!16 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!34 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!35 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!36 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!37 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!38 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!67 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!68 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!69 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!70 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!71 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!72 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!73 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!78 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!79 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!80 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!81 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!82 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!106 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!107 due to Diff net via-cut spacing violation
Reporting for the first 50 deleted cells
Deleted 225 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
********** Well Filler (IntraRow) ***********
INFO: maximum spacing = 15.00
      any gap larger than that spacing will NOT be filled
90 well rectangle created
Successful.
************** End of Well Filler ***********
Information: connected 0 power ports and 0 ground ports
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   64  Alloctr   70  Proc 2723 
Num of eco nets = 2042
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   61  Alloctr   66  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   71  Proc 2723 

        There were 72 out of 7282 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        false               
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      54

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   81  Alloctr   87  Proc 2723 

Total Wire Length =                    43097 micron
Total Number of Contacts =             18585
Total Number of Wires =                19033
Total Number of PtConns =              1631
Total Number of Routed Wires =       19033
Total Routed Wire Length =           42980 micron
Total Number of Routed Contacts =       18585
        Layer                 M1 :        252 micron
        Layer                 M2 :       9097 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9102 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5646
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        356
        Via       VIA12SQ_C(rot) :         82
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        354
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via        VIA12SQ_C_2x1 :        330
        Via     VIA12SQ(rot)_1x2 :       2101
        Via          VIA12SQ_2x1 :       3867
        Via          VIA12SQ_1x2 :          4
        Via     VIA12SQ(rot)_2x1 :         33

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.63% (18144 / 18585 vias)
 
    Layer VIA1       = 93.97% (6839   / 7278    vias)
        Weight 1     = 93.97% (6839    vias)
        Un-optimized =  6.03% (439     vias)
    Layer VIA2       = 99.99% (7252   / 7253    vias)
        Weight 1     = 99.99% (7252    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   81  Alloctr   87  Proc 2723 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/18 Partitions, Violations =   0
Routed  2/18 Partitions, Violations =   0
Routed  3/18 Partitions, Violations =   0
Routed  4/18 Partitions, Violations =   0
Routed  5/18 Partitions, Violations =   0
Routed  6/18 Partitions, Violations =   0
Routed  7/18 Partitions, Violations =   0
Routed  8/18 Partitions, Violations =   0
Routed  9/18 Partitions, Violations =   0
Routed  10/18 Partitions, Violations =  0
Routed  11/18 Partitions, Violations =  0
Routed  12/18 Partitions, Violations =  0
Routed  13/18 Partitions, Violations =  0
Routed  14/18 Partitions, Violations =  4
Routed  15/18 Partitions, Violations =  4
Routed  16/18 Partitions, Violations =  4
Routed  17/18 Partitions, Violations =  4
Routed  18/18 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      58
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 54

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   81  Alloctr   87  Proc 2723 

End DR iteration 0 with 18 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   4
Routed  2/15 Partitions, Violations =   4
Routed  3/15 Partitions, Violations =   4
Routed  4/15 Partitions, Violations =   0
Routed  5/15 Partitions, Violations =   0
Routed  6/15 Partitions, Violations =   0
Routed  7/15 Partitions, Violations =   0
Routed  8/15 Partitions, Violations =   0
Routed  9/15 Partitions, Violations =   0
Routed  10/15 Partitions, Violations =  0
Routed  11/15 Partitions, Violations =  0
Routed  12/15 Partitions, Violations =  0
Routed  13/15 Partitions, Violations =  0
Routed  14/15 Partitions, Violations =  0
Routed  15/15 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      51
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 51

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   81  Alloctr   87  Proc 2723 

End DR iteration 1 with 15 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    43097 micron
Total Number of Contacts =             18582
Total Number of Wires =                19022
Total Number of PtConns =              1642
Total Number of Routed Wires =       19022
Total Routed Wire Length =           42980 micron
Total Number of Routed Contacts =       18582
        Layer                 M1 :        252 micron
        Layer                 M2 :       9099 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9101 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via       VIA45SQ_C(rot) :          1
        Via     VIA45SQ(rot)_1x2 :        871
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          9
        Via          VIA34SQ_2x1 :       2325
        Via     VIA34SQ(rot)_1x2 :        287
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :         54
        Via          VIA23SQ_2x1 :       1521
        Via     VIA23SQ(rot)_1x2 :       5596
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        379
        Via       VIA12SQ_C(rot) :         85
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        354
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via        VIA12SQ_C_2x1 :        329
        Via     VIA12SQ(rot)_1x2 :       2096
        Via          VIA12SQ_2x1 :       3846
        Via          VIA12SQ_1x2 :          4
        Via     VIA12SQ(rot)_2x1 :         33

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.15% (18052 / 18582 vias)
 
    Layer VIA1       = 93.60% (6812   / 7278    vias)
        Weight 1     = 93.60% (6812    vias)
        Un-optimized =  6.40% (466     vias)
    Layer VIA2       = 99.26% (7196   / 7250    vias)
        Weight 1     = 99.26% (7196    vias)
        Un-optimized =  0.74% (54      vias)
    Layer VIA3       = 99.66% (2622   / 2631    vias)
        Weight 1     = 99.66% (2622    vias)
        Un-optimized =  0.34% (9       vias)
    Layer VIA4       = 99.89% (923    / 924     vias)
        Weight 1     = 99.89% (923     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.15% (18052 / 18582 vias)
 
    Layer VIA1       = 93.60% (6812   / 7278    vias)
    Layer VIA2       = 99.26% (7196   / 7250    vias)
    Layer VIA3       = 99.66% (2622   / 2631    vias)
    Layer VIA4       = 99.89% (923    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.15% (18052 / 18582 vias)
 
    Layer VIA1       = 93.60% (6812   / 7278    vias)
        Weight 1     = 93.60% (6812    vias)
        Un-optimized =  6.40% (466     vias)
    Layer VIA2       = 99.26% (7196   / 7250    vias)
        Weight 1     = 99.26% (7196    vias)
        Un-optimized =  0.74% (54      vias)
    Layer VIA3       = 99.66% (2622   / 2631    vias)
        Weight 1     = 99.66% (2622    vias)
        Un-optimized =  0.34% (9       vias)
    Layer VIA4       = 99.89% (923    / 924     vias)
        Weight 1     = 99.89% (923     vias)
        Un-optimized =  0.11% (1       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        false               
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   79  Proc 2723 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 72 out of 7282 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   73  Alloctr   80  Proc 2723 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    3

RedundantVia finished with 3 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        End of line enclosure : 1
        Same net spacing : 2


Total Wire Length =                    43095 micron
Total Number of Contacts =             18582
Total Number of Wires =                19027
Total Number of PtConns =              1633
Total Number of Routed Wires =       19027
Total Routed Wire Length =           42978 micron
Total Number of Routed Contacts =       18582
        Layer                 M1 :        252 micron
        Layer                 M2 :       9097 micron
        Layer                 M3 :      14527 micron
        Layer                 M4 :       9101 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          1
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5643
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        351
        Via       VIA12SQ_C(rot) :         84
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        355
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via        VIA12SQ_C_2x1 :        331
        Via     VIA12SQ(rot)_1x2 :       2101
        Via          VIA12SQ_2x1 :       3866
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         33

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.64% (18143 / 18582 vias)
 
    Layer VIA1       = 94.00% (6841   / 7278    vias)
        Weight 1     = 94.00% (6841    vias)
        Un-optimized =  6.00% (437     vias)
    Layer VIA2       = 99.99% (7249   / 7250    vias)
        Weight 1     = 99.99% (7249    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.64% (18143 / 18582 vias)
 
    Layer VIA1       = 94.00% (6841   / 7278    vias)
    Layer VIA2       = 99.99% (7249   / 7250    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.64% (18143 / 18582 vias)
 
    Layer VIA1       = 94.00% (6841   / 7278    vias)
        Weight 1     = 94.00% (6841    vias)
        Un-optimized =  6.00% (437     vias)
    Layer VIA2       = 99.99% (7249   / 7250    vias)
        Weight 1     = 99.99% (7249    vias)
        Un-optimized =  0.01% (1       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   81  Alloctr   88  Proc 2723 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Dr init] Total (MB): Used   81  Alloctr   88  Proc 2723 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2042, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   96  Proc 2723 

End DR iteration 1 with 2 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used   75  Alloctr   81  Proc 2723 

Nets that have been changed:
Net 1 = test_pe_comp/test_mult_add/n776
Net 2 = test_pe_comp/test_mult_add/n782
Net 3 = clk_G1B2I1
Net 4 = n117
Net 5 = n119
Net 6 = n121
Net 7 = n124
Net 8 = test_pe_comp/n344
Net 9 = n22
Net 10 = n24
Net 11 = n25
Net 12 = n27
Net 13 = n29
Net 14 = n30
Net 15 = n33
Net 16 = n34
Net 17 = n35
Net 18 = n36
Net 19 = n1
Net 20 = n3
Net 21 = n5
Net 22 = n9
Net 23 = n15
Net 24 = n179
Net 25 = n166
Net 26 = test_opt_reg_c/n17
Net 27 = test_opt_reg_c/n19
Net 28 = n214
Net 29 = op_code[8]
Net 30 = op_code[7]
Net 31 = op_code[15]
Net 32 = n244
Net 33 = inp_code[14]
Net 34 = op_code[10]
Net 35 = n260
Net 36 = op_code[12]
Net 37 = op_code[14]
Net 38 = op_code[13]
Net 39 = n268
Net 40 = op_a_reg[13]
Net 41 = op_a_reg[11]
Net 42 = op_a_reg[10]
Net 43 = op_a_reg[9]
Net 44 = op_a_reg[7]
Net 45 = op_a_reg[4]
Net 46 = op_a_reg[3]
Net 47 = op_a_reg[2]
Net 48 = inp_code[1]
Net 49 = op_a_reg[15]
Net 50 = n267
Net 51 = n265
Net 52 = inp_code[15]
Net 53 = inp_code[2]
Net 54 = op_b_reg[15]
Net 55 = op_b_reg[3]
Net 56 = op_b_reg[2]
Net 57 = op_b_reg[0]
Net 58 = data1[0]
Net 59 = op_b_reg[14]
Net 60 = op_b_reg[13]
Net 61 = op_b_reg[10]
Net 62 = op_b_reg[7]
Net 63 = op_b_reg[6]
Net 64 = op_b_reg[5]
Net 65 = op_b_reg[1]
Net 66 = test_pe_comp/n347
Net 67 = op_c_reg[8]
Net 68 = op_c_reg[7]
Net 69 = op_c_reg[6]
Net 70 = op_c_reg[2]
Net 71 = op_c_reg[1]
Net 72 = op_c_reg[0]
Net 73 = op_c_reg[12]
Net 74 = inp_code[13]
Net 75 = _3_net_
Net 76 = inp_code[10]
Net 77 = inp_code[11]
Net 78 = op_d_p_reg
Net 79 = test_pe_comp/n352
Net 80 = test_pe_comp/n37
Net 81 = test_pe_comp/n30
Net 82 = test_pe_comp/n15
Net 83 = test_pe_comp/n5
Net 84 = op_f_p_reg
Net 85 = test_pe_comp/test_shifter/n165
Net 86 = op_code[4]
Net 87 = op_code[3]
Net 88 = test_pe_comp/n72
Net 89 = op_code[1]
Net 90 = test_pe_comp/n69
Net 91 = test_pe_comp/n67
Net 92 = test_pe_comp/n68
Net 93 = test_pe_comp/n53
Net 94 = test_pe_comp/n48
Net 95 = test_pe_comp/n92
Net 96 = test_pe_comp/n89
Net 97 = test_pe_comp/n148
Net 98 = test_pe_comp/n141
Net 99 = test_pe_comp/n135
Net 100 = test_pe_comp/n131
.... and 204 other nets
Total number of changed nets = 304 (out of 2042)

[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   73  Proc 2723 
[ECO: DR] Elapsed real time: 0:00:09 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: DR] Stage (MB): Used   63  Alloctr   68  Proc    0 
[ECO: DR] Total (MB): Used   67  Alloctr   73  Proc 2723 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    43096 micron
Total Number of Contacts =             18582
Total Number of Wires =                19024
Total Number of PtConns =              1633
Total Number of Routed Wires =       19024
Total Routed Wire Length =           42979 micron
Total Number of Routed Contacts =       18582
        Layer                 M1 :        252 micron
        Layer                 M2 :       9096 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9101 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5641
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        351
        Via       VIA12SQ_C(rot) :         85
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        355
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via        VIA12SQ_C_2x1 :        331
        Via     VIA12SQ(rot)_1x2 :       2101
        Via          VIA12SQ_2x1 :       3865
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         33

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.62% (18140 / 18582 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
        Weight 1     = 93.98% (6840    vias)
        Un-optimized =  6.02% (438     vias)
    Layer VIA2       = 99.96% (7247   / 7250    vias)
        Weight 1     = 99.96% (7247    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.62% (18140 / 18582 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
    Layer VIA2       = 99.96% (7247   / 7250    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.62% (18140 / 18582 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
        Weight 1     = 93.98% (6840    vias)
        Un-optimized =  6.02% (438     vias)
    Layer VIA2       = 99.96% (7247   / 7250    vias)
        Weight 1     = 99.96% (7247    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2042
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    43096 micron
Total Number of Contacts =             18582
Total Number of Wires =                19024
Total Number of PtConns =              1633
Total Number of Routed Wires =       19024
Total Routed Wire Length =           42979 micron
Total Number of Routed Contacts =       18582
        Layer                 M1 :        252 micron
        Layer                 M2 :       9096 micron
        Layer                 M3 :      14528 micron
        Layer                 M4 :       9101 micron
        Layer                 M5 :       5843 micron
        Layer                 M6 :       3131 micron
        Layer                 M7 :        906 micron
        Layer                 M8 :        238 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         57
        Via     VIA78SQ(rot)_1x2 :          7
        Via     VIA67SQ(rot)_1x2 :        107
        Via          VIA67SQ_2x1 :          3
        Via          VIA56SQ_2x1 :        302
        Via     VIA56SQ(rot)_1x2 :         23
        Via     VIA45SQ(rot)_1x2 :        872
        Via          VIA45SQ_2x1 :         51
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :          1
        Via          VIA34SQ_2x1 :       2332
        Via     VIA34SQ(rot)_1x2 :        288
        Via          VIA34SQ_1x2 :          1
        Via        VIA34SQ_C_1x2 :          8
        Via        VIA34SQ_C_2x1 :          1
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1527
        Via     VIA23SQ(rot)_1x2 :       5641
        Via   VIA23SQ_C(rot)_1x2 :         10
        Via        VIA23SQ_C_2x1 :          1
        Via        VIA23SQ_C_1x2 :         12
        Via   VIA23SQ_C(rot)_2x1 :         56
        Via            VIA12SQ_C :        351
        Via       VIA12SQ_C(rot) :         85
        Via         VIA12SQ(rot) :          2
        Via        VIA12SQ_C_1x2 :        355
        Via   VIA12SQ_C(rot)_2x1 :        134
        Via   VIA12SQ_C(rot)_1x2 :         16
        Via        VIA12SQ_C_2x1 :        331
        Via     VIA12SQ(rot)_1x2 :       2101
        Via          VIA12SQ_2x1 :       3865
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         33

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.62% (18140 / 18582 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
        Weight 1     = 93.98% (6840    vias)
        Un-optimized =  6.02% (438     vias)
    Layer VIA2       = 99.96% (7247   / 7250    vias)
        Weight 1     = 99.96% (7247    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.62% (18140 / 18582 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
    Layer VIA2       = 99.96% (7247   / 7250    vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
 
  The optimized via conversion rate based on total routed via count = 97.62% (18140 / 18582 vias)
 
    Layer VIA1       = 93.98% (6840   / 7278    vias)
        Weight 1     = 93.98% (6840    vias)
        Un-optimized =  6.02% (438     vias)
    Layer VIA2       = 99.96% (7247   / 7250    vias)
        Weight 1     = 99.96% (7247    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 99.96% (2630   / 2631    vias)
        Weight 1     = 99.96% (2630    vias)
        Un-optimized =  0.04% (1       vias)
    Layer VIA4       = 100.00% (924    / 924     vias)
        Weight 1     = 100.00% (924     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (325    / 325     vias)
        Weight 1     = 100.00% (325     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (110    / 110     vias)
        Weight 1     = 100.00% (110     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (64     / 64      vias)
        Weight 1     = 100.00% (64      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 304 nets
[ECO: End] Elapsed real time: 0:00:09 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2723 
Information: RC extraction has been freed. (PSYN-503)
Information: connected 0 power ports and 0 ground ports
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Warning: physcell 'xofiller!SHFILL3_RVT!1324' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!1604' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!759' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL2_RVT!41' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!1296' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!379' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL1_RVT!390' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL1_RVT!145' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!573' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!278' is of the wrong type. (UID-119)
Warning: ...3593 additional objects are of the wrong type. (UID-119)
Warning: Ignoring 3603 out of 5383 objects in collection '_sel1954' because they are not of type cell. (UID-445)
Removing port 'read_data[30]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[31]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[22]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[23]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[25]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[26]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[27]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[28]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[29]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[14]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[15]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[16]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[17]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[18]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[19]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[20]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[21]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[6]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[7]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[8]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[9]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[10]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[11]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[12]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[13]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[1]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[2]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[3]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[4]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[5]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[25]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[26]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[27]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[28]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[29]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[30]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[31]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[16]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[17]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[18]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[19]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[20]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[21]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[22]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[23]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[30]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[31]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[22]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[23]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[25]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[26]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[27]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[28]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[29]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[14]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[15]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[16]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[17]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[18]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[19]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[20]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[21]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[8]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[9]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[10]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[11]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[12]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[13]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[24]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[25]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[26]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[27]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[28]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[29]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[30]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[31]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[16]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[17]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[18]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[19]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[20]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[21]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[22]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[23]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[8]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[9]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[10]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[11]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[12]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[13]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[14]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[15]' from design 'test_lut_DataWidth1_0'
Removing port 'carry_out[0]' from design 'test_pe_comp_unq1_0'
Removing port 'op_code[7]' from design 'test_pe_comp_unq1_0'
Design has 0 tie high net(s):


Design has 10 tie low net(s):

  net test_opt_reg_file/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_file/data_in_reg_reg[0][15]/SI
      test_opt_reg_file/data_in_reg_reg[0][11]/SI
      test_opt_reg_file/data_in_reg_reg[0][12]/SE
      test_opt_reg_file/data_in_reg_reg[0][12]/SI
      test_opt_reg_file/data_in_reg_reg[0][13]/SE
      test_opt_reg_file/data_in_reg_reg[0][13]/SI
      test_opt_reg_file/data_in_reg_reg[0][14]/SE
      test_opt_reg_file/data_in_reg_reg[0][14]/SI
      test_opt_reg_file/data_in_reg_reg[0][15]/SE
      test_opt_reg_file/data_in_reg_reg[0][7]/SI
      test_opt_reg_file/data_in_reg_reg[0][8]/SE
      test_opt_reg_file/data_in_reg_reg[0][8]/SI
      test_opt_reg_file/data_in_reg_reg[0][9]/SE
      test_opt_reg_file/data_in_reg_reg[0][9]/SI
      test_opt_reg_file/data_in_reg_reg[0][10]/SE
      test_opt_reg_file/data_in_reg_reg[0][10]/SI
      test_opt_reg_file/data_in_reg_reg[0][11]/SE
      test_opt_reg_file/data_in_reg_reg[0][3]/SI
      test_opt_reg_file/data_in_reg_reg[0][4]/SE
      test_opt_reg_file/data_in_reg_reg[0][4]/SI
      test_opt_reg_file/data_in_reg_reg[0][5]/SE
      test_opt_reg_file/data_in_reg_reg[0][5]/SI
      test_opt_reg_file/data_in_reg_reg[0][6]/SE
      test_opt_reg_file/data_in_reg_reg[0][6]/SI
      test_opt_reg_file/data_in_reg_reg[0][7]/SE
      test_opt_reg_file/clk_gate_data_in_reg_reg[0]/TE
      test_opt_reg_file/data_in_reg_reg[0][0]/SE
      test_opt_reg_file/data_in_reg_reg[0][0]/SI
      test_opt_reg_file/data_in_reg_reg[0][1]/SE
      test_opt_reg_file/data_in_reg_reg[0][1]/SI
      test_opt_reg_file/data_in_reg_reg[0][2]/SE
      test_opt_reg_file/data_in_reg_reg[0][2]/SI
      test_opt_reg_file/data_in_reg_reg[0][3]/SE

  net test_opt_reg_a/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_a/data_in_reg_reg[15]/SI
      test_opt_reg_a/data_in_reg_reg[11]/SI
      test_opt_reg_a/data_in_reg_reg[12]/SE
      test_opt_reg_a/data_in_reg_reg[12]/SI
      test_opt_reg_a/data_in_reg_reg[13]/SE
      test_opt_reg_a/data_in_reg_reg[13]/SI
      test_opt_reg_a/data_in_reg_reg[14]/SE
      test_opt_reg_a/data_in_reg_reg[14]/SI
      test_opt_reg_a/data_in_reg_reg[15]/SE
      test_opt_reg_a/data_in_reg_reg[7]/SI
      test_opt_reg_a/data_in_reg_reg[8]/SE
      test_opt_reg_a/data_in_reg_reg[8]/SI
      test_opt_reg_a/data_in_reg_reg[9]/SE
      test_opt_reg_a/data_in_reg_reg[9]/SI
      test_opt_reg_a/data_in_reg_reg[10]/SE
      test_opt_reg_a/data_in_reg_reg[10]/SI
      test_opt_reg_a/data_in_reg_reg[11]/SE
      test_opt_reg_a/data_in_reg_reg[3]/SI
      test_opt_reg_a/data_in_reg_reg[4]/SE
      test_opt_reg_a/data_in_reg_reg[4]/SI
      test_opt_reg_a/data_in_reg_reg[5]/SE
      test_opt_reg_a/data_in_reg_reg[5]/SI
      test_opt_reg_a/data_in_reg_reg[6]/SE
      test_opt_reg_a/data_in_reg_reg[6]/SI
      test_opt_reg_a/data_in_reg_reg[7]/SE
      test_opt_reg_a/clk_gate_data_in_reg_reg/TE
      test_opt_reg_a/data_in_reg_reg[0]/SE
      test_opt_reg_a/data_in_reg_reg[0]/SI
      test_opt_reg_a/data_in_reg_reg[1]/SE
      test_opt_reg_a/data_in_reg_reg[1]/SI
      test_opt_reg_a/data_in_reg_reg[2]/SE
      test_opt_reg_a/data_in_reg_reg[2]/SI
      test_opt_reg_a/data_in_reg_reg[3]/SE

  net test_opt_reg_c/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_c/data_in_reg_reg[15]/SI
      test_opt_reg_c/data_in_reg_reg[11]/SI
      test_opt_reg_c/data_in_reg_reg[12]/SE
      test_opt_reg_c/data_in_reg_reg[12]/SI
      test_opt_reg_c/data_in_reg_reg[13]/SE
      test_opt_reg_c/data_in_reg_reg[13]/SI
      test_opt_reg_c/data_in_reg_reg[14]/SE
      test_opt_reg_c/data_in_reg_reg[14]/SI
      test_opt_reg_c/data_in_reg_reg[15]/SE
      test_opt_reg_c/data_in_reg_reg[7]/SI
      test_opt_reg_c/data_in_reg_reg[8]/SE
      test_opt_reg_c/data_in_reg_reg[8]/SI
      test_opt_reg_c/data_in_reg_reg[9]/SE
      test_opt_reg_c/data_in_reg_reg[9]/SI
      test_opt_reg_c/data_in_reg_reg[10]/SE
      test_opt_reg_c/data_in_reg_reg[10]/SI
      test_opt_reg_c/data_in_reg_reg[11]/SE
      test_opt_reg_c/data_in_reg_reg[3]/SI
      test_opt_reg_c/data_in_reg_reg[4]/SE
      test_opt_reg_c/data_in_reg_reg[4]/SI
      test_opt_reg_c/data_in_reg_reg[5]/SE
      test_opt_reg_c/data_in_reg_reg[5]/SI
      test_opt_reg_c/data_in_reg_reg[6]/SE
      test_opt_reg_c/data_in_reg_reg[6]/SI
      test_opt_reg_c/data_in_reg_reg[7]/SE
      test_opt_reg_c/clk_gate_data_in_reg_reg/TE
      test_opt_reg_c/data_in_reg_reg[0]/SE
      test_opt_reg_c/data_in_reg_reg[0]/SI
      test_opt_reg_c/data_in_reg_reg[1]/SE
      test_opt_reg_c/data_in_reg_reg[1]/SI
      test_opt_reg_c/data_in_reg_reg[2]/SE
      test_opt_reg_c/data_in_reg_reg[2]/SI
      test_opt_reg_c/data_in_reg_reg[3]/SE

  net test_debug_data/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_debug_data/debug_val_reg[15]/SI
      test_debug_data/debug_val_reg[11]/SI
      test_debug_data/debug_val_reg[12]/SE
      test_debug_data/debug_val_reg[12]/SI
      test_debug_data/debug_val_reg[13]/SE
      test_debug_data/debug_val_reg[13]/SI
      test_debug_data/debug_val_reg[14]/SE
      test_debug_data/debug_val_reg[14]/SI
      test_debug_data/debug_val_reg[15]/SE
      test_debug_data/debug_val_reg[7]/SI
      test_debug_data/debug_val_reg[8]/SE
      test_debug_data/debug_val_reg[8]/SI
      test_debug_data/debug_val_reg[9]/SE
      test_debug_data/debug_val_reg[9]/SI
      test_debug_data/debug_val_reg[10]/SE
      test_debug_data/debug_val_reg[10]/SI
      test_debug_data/debug_val_reg[11]/SE
      test_debug_data/debug_val_reg[3]/SI
      test_debug_data/debug_val_reg[4]/SE
      test_debug_data/debug_val_reg[4]/SI
      test_debug_data/debug_val_reg[5]/SE
      test_debug_data/debug_val_reg[5]/SI
      test_debug_data/debug_val_reg[6]/SE
      test_debug_data/debug_val_reg[6]/SI
      test_debug_data/debug_val_reg[7]/SE
      test_debug_data/clk_gate_debug_val_reg/TE
      test_debug_data/debug_val_reg[0]/SE
      test_debug_data/debug_val_reg[0]/SI
      test_debug_data/debug_val_reg[1]/SE
      test_debug_data/debug_val_reg[1]/SI
      test_debug_data/debug_val_reg[2]/SE
      test_debug_data/debug_val_reg[2]/SI
      test_debug_data/debug_val_reg[3]/SE

  net test_lut/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_lut/GEN_LUT[0].lut_reg[7]/SI
      test_lut/GEN_LUT[0].lut_reg[3]/SI
      test_lut/GEN_LUT[0].lut_reg[4]/SE
      test_lut/GEN_LUT[0].lut_reg[4]/SI
      test_lut/GEN_LUT[0].lut_reg[5]/SE
      test_lut/GEN_LUT[0].lut_reg[5]/SI
      test_lut/GEN_LUT[0].lut_reg[6]/SE
      test_lut/GEN_LUT[0].lut_reg[6]/SI
      test_lut/GEN_LUT[0].lut_reg[7]/SE
      test_lut/clk_gate_GEN_LUT[0].lut_reg/TE
      test_lut/GEN_LUT[0].lut_reg[0]/SE
      test_lut/GEN_LUT[0].lut_reg[0]/SI
      test_lut/GEN_LUT[0].lut_reg[1]/SE
      test_lut/GEN_LUT[0].lut_reg[1]/SI
      test_lut/GEN_LUT[0].lut_reg[2]/SE
      test_lut/GEN_LUT[0].lut_reg[2]/SI
      test_lut/GEN_LUT[0].lut_reg[3]/SE

  net SNPS_LOGIC0 connects with following port(s) or pin(s):
      op_code_reg[15]/SE
      op_code_reg[15]/SI
      op_code_reg[11]/SE
      op_code_reg[11]/SI
      op_code_reg[12]/SE
      op_code_reg[12]/SI
      op_code_reg[13]/SE
      op_code_reg[13]/SI
      op_code_reg[14]/SE
      op_code_reg[14]/SI
      op_code_reg[7]/SE
      op_code_reg[7]/SI
      op_code_reg[8]/SE
      op_code_reg[8]/SI
      op_code_reg[9]/SE
      op_code_reg[9]/SI
      op_code_reg[10]/SE
      op_code_reg[10]/SI
      op_code_reg[3]/SE
      op_code_reg[3]/SI
      op_code_reg[4]/SE
      op_code_reg[4]/SI
      op_code_reg[5]/SE
      op_code_reg[5]/SI
      op_code_reg[6]/SE
      op_code_reg[6]/SI
      inp_code_reg[15]/SE
      inp_code_reg[15]/SI
      op_code_reg[0]/SE
      op_code_reg[0]/SI
      op_code_reg[1]/SE
      op_code_reg[1]/SI
      op_code_reg[2]/SE
      op_code_reg[2]/SI
      inp_code_reg[11]/SE
      inp_code_reg[11]/SI
      inp_code_reg[12]/SE
      inp_code_reg[12]/SI
      inp_code_reg[13]/SE
      inp_code_reg[13]/SI
      inp_code_reg[14]/SE
      inp_code_reg[14]/SI
      inp_code_reg[7]/SE
      inp_code_reg[7]/SI
      inp_code_reg[8]/SE
      inp_code_reg[8]/SI
      inp_code_reg[9]/SE
      inp_code_reg[9]/SI
      inp_code_reg[10]/SE
      inp_code_reg[10]/SI
      inp_code_reg[3]/SE
      inp_code_reg[3]/SI
      inp_code_reg[4]/SE
      inp_code_reg[4]/SI
      inp_code_reg[5]/SE
      inp_code_reg[5]/SI
      inp_code_reg[6]/SE
      inp_code_reg[6]/SI
      inp_code_reg[0]/SE
      inp_code_reg[0]/SI
      inp_code_reg[1]/SE
      inp_code_reg[1]/SI
      inp_code_reg[2]/SE
      inp_code_reg[2]/SI
      clk_gate_op_code_reg/TE

  net test_opt_reg_f/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_f/data_in_reg_reg[0]/SE
      test_opt_reg_f/data_in_reg_reg[0]/SI

  net test_opt_reg_e/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_e/data_in_reg_reg[0]/SE
      test_opt_reg_e/data_in_reg_reg[0]/SI

  net test_opt_reg_d/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_d/data_in_reg_reg[0]/SE
      test_opt_reg_d/data_in_reg_reg[0]/SI

  net test_debug_bit/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_debug_bit/debug_val_reg[0]/SE
      test_debug_bit/debug_val_reg[0]/SI



-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> verify_lvs -max_error 200

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U511 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U352 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U344 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U507 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U585 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U581 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U519 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U515 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U499 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U589 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U577 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U573 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U356 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U307 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U527 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U523 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U503 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U440 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U569 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U360 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U531 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U303 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U444 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U313 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U340 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U495 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U565 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U364 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U535 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U597 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U593 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U319 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U338 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U412 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U368 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U287 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U301 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U493 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U448 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U539 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U605 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U601 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U561 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U260 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U325 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U609 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U410 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U452 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U543 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U613 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U91 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U329 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U206 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U617 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U372 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U456 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U621 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U625 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U477 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U296 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U194 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U473 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U281 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U460 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U390 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U376 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U254 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U216 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U69 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U394 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U268 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U237 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U264 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U241 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U178 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U626 CO doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U220 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U224 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U166 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U134 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U10 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U153 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U162 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U63 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U20 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U111 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U140 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U119 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U75 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/U2 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/debug_val_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_d/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_f/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_e/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[1] QN doesn't connect to any net.

** Total Floating ports are 185.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> 
Information: Opened "test_pe_lvs.err;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
icc_shell> gui_stop
icc_shell> source ./07_streamout.tcl
Warning: No cell objects matched 'bond_pad_vddpst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vddpst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vddpst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vddpst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vsspst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vsspst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vsspst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vsspst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vdd' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vdd' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vss' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vss' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_clk' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_clk' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_reset' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_reset' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_a' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_a' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_x' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_x' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_y' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_y' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Information: Updating database...
Information: Updating top database 'test_pe.CEL;1'. (MWDC-255)
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
Processing module test_opt_reg_DataWidth16_3
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
Processing module test_opt_reg_file_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
Processing module test_opt_reg_DataWidth16_2
Processing module SNPS_CLOCK_GATE_HIGH_test_pe_0
Processing module test_debug_reg_DataWidth1_0
Processing module SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
Processing module test_debug_reg_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
Processing module test_lut_DataWidth1_0
Processing module test_shifter_unq1_DataWidth16_0
Processing module test_mult_add_DataWidth16_0
Processing module test_cmpr_0
Processing module test_full_add_DataWidth16_3
Processing module test_full_add_DataWidth16_2
Processing module test_pe_comp_unq1_0
Processing module test_opt_reg_DataWidth1_5
Processing module test_opt_reg_DataWidth1_4
Processing module test_opt_reg_DataWidth1_3
Processing module test_pe
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
Processing module test_opt_reg_DataWidth16_3
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
Processing module test_opt_reg_file_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
Processing module test_opt_reg_DataWidth16_2
Processing module SNPS_CLOCK_GATE_HIGH_test_pe_0
Processing module test_debug_reg_DataWidth1_0
Processing module SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
Processing module test_debug_reg_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
Processing module test_lut_DataWidth1_0
Processing module test_shifter_unq1_DataWidth16_0
Processing module test_mult_add_DataWidth16_0
Processing module test_cmpr_0
Processing module test_full_add_DataWidth16_3
Processing module test_full_add_DataWidth16_2
Processing module test_pe_comp_unq1_0
Processing module test_opt_reg_DataWidth1_5
Processing module test_opt_reg_DataWidth1_4
Processing module test_opt_reg_DataWidth1_3
Processing module test_pe
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: design is either fully routed or in placement stage.
Writing SPEF to ./test_pe.spef.max ...
Writing SPEF to ./test_pe.spef.min ...
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
icc_shell> save_mw_cel {test_pe_lvs.err;1}
Information: Saved design named test_pe. (UIG-5)
Removing physical design 'test_pe'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is uW. (IFS-007)
Information: Opened "test_pe.CEL;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_gdsout.map> specified through -map_layer is used during stream out!
Warning: Ignore invalid line 1 : #########################################################################################
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 2 : # SAED 32/28nm 1p9m gds mapping file                                                   #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 3 : #                                                                                      #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 4 : # Revision History:                                                                    #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 5 : # Rev.         date            what                                                    #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 6 : # -------------------------------------------------------------------------------------        #       
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 7 : # 1.0          02/Feb/2011     (First draft)                                           #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 8 : # 1.1          31/Jan/2012     Added (Mx text) layers                                  #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 9 : #########################################################################################
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 10 : #layerName    layerPurpose    layerNo.        layerDataType
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 11 : NWELL  drawing        1 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 12 : DNW    drawing        2 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 13 : DIFF   drawing        3 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 14 : PIMP   drawing        4 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 15 : NIMP   drawing        5 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 16 : DIFF_18        drawing        6 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 17 : PAD    drawing        7 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 18 : ESD_25         drawing        8 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 19 : SBLK   drawing        9 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 20 : PO     drawing        10 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 21 : M1     drawing        11 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 22 : VIA1     drawing      12 0 
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 23 : M2     drawing        13 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 24 : VIA2   drawing        14 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 25 : M3     drawing        15 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 26 : VIA3   drawing        16 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 27 : M4     drawing        17 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 28 : VIA4   drawing        18 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 29 : M5     drawing        19 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 30 : VIA5   drawing        20 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 31 : M6     drawing        21 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 32 : VIA6   drawing        22 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 33 : M7     drawing        23 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 34 : VIA7   drawing        24 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 35 : M8     drawing        25 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 36 : VIA8   drawing        26 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 37 : M9     drawing        27 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 38 : CO     drawing        28 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 39 : HVTIMP   drawing      29 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 40 : LVTIMP   drawing      30 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 41 : M1PIN  drawing        31 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 42 : M2PIN  drawing        32 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 43 : M3PIN  drawing        33 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 44 : M4PIN  drawing        34 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 45 : M5PIN  drawing        35 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 46 : M6PIN  drawing        36 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 47 : M7PIN  drawing        37 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 48 : M8PIN  drawing        38 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 49 : M9PIN  drawing        39 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 50 : M1     text           31 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 51 : M2     text           32 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 52 : M3     text           33 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 53 : M4     text           34 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 54 : M5     text           35 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 55 : M6     text           36 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 56 : M7     text           37 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 57 : M8     text           38 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 58 : M9     text           39 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 59 : MRDL     drawing      41 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 60 : VIARDL         drawing        42 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 61 : MRPIN  drawing        43 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 62 : HOTNWL   drawing      44 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 63 : DIOD   drawing        46 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 64 : BJTMY    drawing      47 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 65 : RNW    drawing        48 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 66 : RMARK  drawing        49 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 67 : LOGO   drawing        51 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 68 : IP     drawing        52 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 69 : PrBoundary     drawing        50 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 70 : RM1    drawing        53 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 71 : RM2    drawing        54 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 72 : RM3    drawing        55 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 73 : RM4    drawing        56 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 74 : RM5    drawing        57 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 75 : RM6    drawing        58 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 76 : RM7    drawing        59 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 77 : RM8    drawing        60 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 78 : RM9    drawing        61 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 79 : DM1EXCL        drawing        64 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 80 : DM2EXCL        drawing        65 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 81 : DM3EXCL        drawing        66 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 82 : DM4EXCL        drawing        67 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 83 : DM5EXCL        drawing        68 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 84 : DM6EXCL        drawing        69 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 85 : DM7EXCL        drawing        70 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 86 : DM8EXCL        drawing        71 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 87 : DM9EXCL        drawing        72 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 88 : DIFFEXCL drawing      73 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 89 : POEXCL         drawing        74 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 90 : DIFF_25        drawing        75 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 91 : CBMMARK  drawing   76 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 92 : CTMMARK  drawing   77 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 93 : METDMY   drawing   78 0 in layer mapping file. (MWSTRM-063)
Outputting Cell NAND2X0_RVT.CEL
Outputting Cell NAND3X0_RVT.CEL
Outputting Cell NBUFFX2_HVT.CEL
Outputting Cell OAI221X1_HVT.CEL
Outputting Cell NBUFFX4_HVT.CEL
Outputting Cell OAI222X1_HVT.CEL
Outputting Cell NBUFFX2_LVT.CEL
Outputting Cell NBUFFX8_HVT.CEL
Outputting Cell NBUFFX4_LVT.CEL
Outputting Cell NBUFFX8_LVT.CEL
Outputting Cell CGLPPRX2_LVT.CEL
Outputting Cell CGLPPRX8_LVT.CEL
Outputting Cell SHFILL1_RVT.CEL
Outputting Cell SHFILL2_RVT.CEL
Outputting Cell SHFILL3_RVT.CEL
Outputting Cell NBUFFX16_HVT.CEL
Outputting Cell NBUFFX16_LVT.CEL
Outputting Cell SHFILL64_RVT.CEL
Outputting Cell SDFFARX1_HVT.CEL
Outputting Cell SDFFARX2_HVT.CEL
Outputting Cell SDFFARX2_LVT.CEL
Outputting Cell SHFILL128_RVT.CEL
Outputting Cell test_pe.CEL
Outputting Cell AO21X1_HVT.CEL
Outputting Cell AO22X1_HVT.CEL
Outputting Cell AO21X2_HVT.CEL
Outputting Cell AO22X2_HVT.CEL
Outputting Cell AO22X1_LVT.CEL
Outputting Cell AO22X2_LVT.CEL
Outputting Cell AND2X1_HVT.CEL
Outputting Cell AND3X1_HVT.CEL
Outputting Cell AND2X2_HVT.CEL
Outputting Cell AND4X1_HVT.CEL
Outputting Cell AND2X4_HVT.CEL
Outputting Cell AND3X4_HVT.CEL
Outputting Cell AND2X2_LVT.CEL
Outputting Cell AND2X4_LVT.CEL
Outputting Cell INVX0_HVT.CEL
Outputting Cell INVX2_HVT.CEL
Outputting Cell INVX4_HVT.CEL
Outputting Cell INVX0_LVT.CEL
Outputting Cell INVX1_LVT.CEL
Outputting Cell INVX2_LVT.CEL
Outputting Cell INVX8_HVT.CEL
Outputting Cell AO221X1_HVT.CEL
Outputting Cell AO222X1_HVT.CEL
Outputting Cell INVX0_RVT.CEL
Outputting Cell OR2X1_HVT.CEL
Outputting Cell INVX1_RVT.CEL
Outputting Cell OR3X1_HVT.CEL
Outputting Cell OR2X2_HVT.CEL
Outputting Cell INVX8_LVT.CEL
Outputting Cell INVX2_RVT.CEL
Outputting Cell OR4X1_HVT.CEL
Outputting Cell OR2X4_HVT.CEL
Outputting Cell OR3X4_HVT.CEL
Outputting Cell FADDX1_HVT.CEL
Outputting Cell FADDX2_LVT.CEL
Outputting Cell HADDX1_HVT.CEL
Outputting Cell AOI22X1_HVT.CEL
Outputting Cell AOI22X2_HVT.CEL
Outputting Cell OA21X1_HVT.CEL
Outputting Cell OA22X1_HVT.CEL
Outputting Cell OA21X1_LVT.CEL
Outputting Cell INVX16_LVT.CEL
Outputting Cell NOR2X0_HVT.CEL
Outputting Cell AOI222X1_HVT.CEL
Outputting Cell NOR3X0_HVT.CEL
Outputting Cell NOR4X1_HVT.CEL
Outputting Cell NOR2X4_HVT.CEL
Outputting Cell NOR3X4_HVT.CEL
Outputting Cell OA221X1_HVT.CEL
Outputting Cell OA222X1_HVT.CEL
Outputting Cell OA222X2_LVT.CEL
Outputting Cell OAI21X1_HVT.CEL
Outputting Cell OAI22X1_HVT.CEL
Outputting Cell NAND2X0_HVT.CEL
Outputting Cell NAND3X0_HVT.CEL
Outputting Cell NAND4X0_HVT.CEL
Outputting Cell NAND2X2_HVT.CEL
Outputting Cell NAND3X2_HVT.CEL
Outputting Cell NAND2X4_HVT.CEL
Outputting Cell NAND2X0_LVT.CEL
Outputting Cell MUX21X1_HVT.CEL
Outputting Cell NAND3X0_LVT.CEL
Outputting Cell NAND3X4_HVT.CEL
Outputting Cell MUX21X2_HVT.CEL
Outputting Cell MUX41X1_HVT.CEL
====> TOTAL CELLS OUTPUT: 88 <====
Outputting Contact $$VIA12SQ_C
Outputting Contact $$VIA12SQ
Outputting Contact $$VIA23SQ_C
Outputting Contact $$VIA34SQ_C
Outputting Contact $$VIA89_C
Outputting Contact $$VIA9RDL
Outputting Contact $$VIA89_C_250_250_4_1
Outputting Contact $$VIA89_C_250_250_8_1
Outputting Contact $$VIA89_C_250_250_12_24
Outputting Contact $$VIA89_C_250_250_12_12
Outputting Contact $$VIA89_C_250_250_3_1
Outputting Contact $$VIA89_C_250_250_24_1
Outputting Contact $$VIA89_C_250_250_2_1
Outputting Contact $$VIA78SQ_C_120_120_25_1
Outputting Contact $$VIA78SQ_C_120_120_50_1
Outputting Contact $$VIA67SQ_C_120_120_50_1
Outputting Contact $$VIA67SQ_C_120_120_25_1
Outputting Contact $$VIA56SQ_C_120_120_50_1
Outputting Contact $$VIA56SQ_C_120_120_25_1
Outputting Contact $$VIA45SQ_C_120_120_50_1
Outputting Contact $$VIA45SQ_C_120_120_25_1
Outputting Contact $$VIA34SQ_C_120_120_50_1
Outputting Contact $$VIA34SQ_C_120_120_25_1
Outputting Contact $$VIA23SQ_C_120_120_50_1
Outputting Contact $$VIA23SQ_C_120_120_25_1
Outputting Contact $$VIA12SQ_C_120_120_50_1
Outputting Contact $$VIA12SQ_C_120_120_25_1
Outputting Contact $$VIA45SQ_C_120_120_1_2
Outputting Contact $$VIA34SQ_120_120_1_2
Outputting Contact $$VIA34SQ_C_120_120_2_1
Outputting Contact $$VIA78SQ_120_120_2_1
Outputting Contact $$VIA67SQ_120_120_2_1
Outputting Contact $$VIA34SQ_C_120_120_1_2
Outputting Contact $$VIA23SQ_C_120_120_1_2
Outputting Contact $$VIA23SQ_C_120_120_2_1
Outputting Contact $$VIA56SQ_120_120_2_1
Outputting Contact $$VIA45SQ_120_120_2_1
Outputting Contact $$VIA12SQ_120_120_1_2
Outputting Contact $$VIA12SQ_C_120_120_1_2
Outputting Contact $$VIA12SQ_C_120_120_2_1
Outputting Contact $$VIA34SQ_120_120_2_1
Outputting Contact $$VIA23SQ_120_120_2_1
Outputting Contact $$VIA12SQ_120_120_2_1
write_gds completed successfully!
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> gui_stop
icc_shell> quit

Thank you...

