
tank_level_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008358  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08008468  08008468  00018468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800891c  0800891c  00020264  2**0
                  CONTENTS
  4 .ARM          00000000  0800891c  0800891c  00020264  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800891c  0800891c  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800891c  0800891c  0001891c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008924  08008924  00018924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  08008928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  20000264  08008b8c  00020264  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  08008b8c  00020500  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed2c  00000000  00000000  0002028d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002436  00000000  00000000  0002efb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  000313f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000db8  00000000  00000000  00032280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fe0  00000000  00000000  00033038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e6f6  00000000  00000000  0004c018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091fd9  00000000  00000000  0005a70e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ec6e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fec  00000000  00000000  000ec73c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000264 	.word	0x20000264
 800012c:	00000000 	.word	0x00000000
 8000130:	08008450 	.word	0x08008450

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000268 	.word	0x20000268
 800014c:	08008450 	.word	0x08008450

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001b2:	2afd      	cmp	r2, #253	; 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	; 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	; 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_frsub>:
 8000c90:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c94:	e002      	b.n	8000c9c <__addsf3>
 8000c96:	bf00      	nop

08000c98 <__aeabi_fsub>:
 8000c98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c9c <__addsf3>:
 8000c9c:	0042      	lsls	r2, r0, #1
 8000c9e:	bf1f      	itttt	ne
 8000ca0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ca4:	ea92 0f03 	teqne	r2, r3
 8000ca8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb0:	d06a      	beq.n	8000d88 <__addsf3+0xec>
 8000cb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cb6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cba:	bfc1      	itttt	gt
 8000cbc:	18d2      	addgt	r2, r2, r3
 8000cbe:	4041      	eorgt	r1, r0
 8000cc0:	4048      	eorgt	r0, r1
 8000cc2:	4041      	eorgt	r1, r0
 8000cc4:	bfb8      	it	lt
 8000cc6:	425b      	neglt	r3, r3
 8000cc8:	2b19      	cmp	r3, #25
 8000cca:	bf88      	it	hi
 8000ccc:	4770      	bxhi	lr
 8000cce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cda:	bf18      	it	ne
 8000cdc:	4240      	negne	r0, r0
 8000cde:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ce2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ce6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cea:	bf18      	it	ne
 8000cec:	4249      	negne	r1, r1
 8000cee:	ea92 0f03 	teq	r2, r3
 8000cf2:	d03f      	beq.n	8000d74 <__addsf3+0xd8>
 8000cf4:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cfc:	eb10 000c 	adds.w	r0, r0, ip
 8000d00:	f1c3 0320 	rsb	r3, r3, #32
 8000d04:	fa01 f103 	lsl.w	r1, r1, r3
 8000d08:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__addsf3+0x78>
 8000d0e:	4249      	negs	r1, r1
 8000d10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d14:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d18:	d313      	bcc.n	8000d42 <__addsf3+0xa6>
 8000d1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d1e:	d306      	bcc.n	8000d2e <__addsf3+0x92>
 8000d20:	0840      	lsrs	r0, r0, #1
 8000d22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d26:	f102 0201 	add.w	r2, r2, #1
 8000d2a:	2afe      	cmp	r2, #254	; 0xfe
 8000d2c:	d251      	bcs.n	8000dd2 <__addsf3+0x136>
 8000d2e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d36:	bf08      	it	eq
 8000d38:	f020 0001 	biceq.w	r0, r0, #1
 8000d3c:	ea40 0003 	orr.w	r0, r0, r3
 8000d40:	4770      	bx	lr
 8000d42:	0049      	lsls	r1, r1, #1
 8000d44:	eb40 0000 	adc.w	r0, r0, r0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	bf28      	it	cs
 8000d4c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d50:	d2ed      	bcs.n	8000d2e <__addsf3+0x92>
 8000d52:	fab0 fc80 	clz	ip, r0
 8000d56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d62:	bfaa      	itet	ge
 8000d64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d68:	4252      	neglt	r2, r2
 8000d6a:	4318      	orrge	r0, r3
 8000d6c:	bfbc      	itt	lt
 8000d6e:	40d0      	lsrlt	r0, r2
 8000d70:	4318      	orrlt	r0, r3
 8000d72:	4770      	bx	lr
 8000d74:	f092 0f00 	teq	r2, #0
 8000d78:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d7c:	bf06      	itte	eq
 8000d7e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d82:	3201      	addeq	r2, #1
 8000d84:	3b01      	subne	r3, #1
 8000d86:	e7b5      	b.n	8000cf4 <__addsf3+0x58>
 8000d88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d90:	bf18      	it	ne
 8000d92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d96:	d021      	beq.n	8000ddc <__addsf3+0x140>
 8000d98:	ea92 0f03 	teq	r2, r3
 8000d9c:	d004      	beq.n	8000da8 <__addsf3+0x10c>
 8000d9e:	f092 0f00 	teq	r2, #0
 8000da2:	bf08      	it	eq
 8000da4:	4608      	moveq	r0, r1
 8000da6:	4770      	bx	lr
 8000da8:	ea90 0f01 	teq	r0, r1
 8000dac:	bf1c      	itt	ne
 8000dae:	2000      	movne	r0, #0
 8000db0:	4770      	bxne	lr
 8000db2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000db6:	d104      	bne.n	8000dc2 <__addsf3+0x126>
 8000db8:	0040      	lsls	r0, r0, #1
 8000dba:	bf28      	it	cs
 8000dbc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dc6:	bf3c      	itt	cc
 8000dc8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dcc:	4770      	bxcc	lr
 8000dce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dd2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dda:	4770      	bx	lr
 8000ddc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000de0:	bf16      	itet	ne
 8000de2:	4608      	movne	r0, r1
 8000de4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000de8:	4601      	movne	r1, r0
 8000dea:	0242      	lsls	r2, r0, #9
 8000dec:	bf06      	itte	eq
 8000dee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000df2:	ea90 0f01 	teqeq	r0, r1
 8000df6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_ui2f>:
 8000dfc:	f04f 0300 	mov.w	r3, #0
 8000e00:	e004      	b.n	8000e0c <__aeabi_i2f+0x8>
 8000e02:	bf00      	nop

08000e04 <__aeabi_i2f>:
 8000e04:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e08:	bf48      	it	mi
 8000e0a:	4240      	negmi	r0, r0
 8000e0c:	ea5f 0c00 	movs.w	ip, r0
 8000e10:	bf08      	it	eq
 8000e12:	4770      	bxeq	lr
 8000e14:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e18:	4601      	mov	r1, r0
 8000e1a:	f04f 0000 	mov.w	r0, #0
 8000e1e:	e01c      	b.n	8000e5a <__aeabi_l2f+0x2a>

08000e20 <__aeabi_ul2f>:
 8000e20:	ea50 0201 	orrs.w	r2, r0, r1
 8000e24:	bf08      	it	eq
 8000e26:	4770      	bxeq	lr
 8000e28:	f04f 0300 	mov.w	r3, #0
 8000e2c:	e00a      	b.n	8000e44 <__aeabi_l2f+0x14>
 8000e2e:	bf00      	nop

08000e30 <__aeabi_l2f>:
 8000e30:	ea50 0201 	orrs.w	r2, r0, r1
 8000e34:	bf08      	it	eq
 8000e36:	4770      	bxeq	lr
 8000e38:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	d502      	bpl.n	8000e44 <__aeabi_l2f+0x14>
 8000e3e:	4240      	negs	r0, r0
 8000e40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e44:	ea5f 0c01 	movs.w	ip, r1
 8000e48:	bf02      	ittt	eq
 8000e4a:	4684      	moveq	ip, r0
 8000e4c:	4601      	moveq	r1, r0
 8000e4e:	2000      	moveq	r0, #0
 8000e50:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e54:	bf08      	it	eq
 8000e56:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e5a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e5e:	fabc f28c 	clz	r2, ip
 8000e62:	3a08      	subs	r2, #8
 8000e64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e68:	db10      	blt.n	8000e8c <__aeabi_l2f+0x5c>
 8000e6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e6e:	4463      	add	r3, ip
 8000e70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e74:	f1c2 0220 	rsb	r2, r2, #32
 8000e78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e80:	eb43 0002 	adc.w	r0, r3, r2
 8000e84:	bf08      	it	eq
 8000e86:	f020 0001 	biceq.w	r0, r0, #1
 8000e8a:	4770      	bx	lr
 8000e8c:	f102 0220 	add.w	r2, r2, #32
 8000e90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e94:	f1c2 0220 	rsb	r2, r2, #32
 8000e98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000ea0:	eb43 0002 	adc.w	r0, r3, r2
 8000ea4:	bf08      	it	eq
 8000ea6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eaa:	4770      	bx	lr

08000eac <__gesf2>:
 8000eac:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000eb0:	e006      	b.n	8000ec0 <__cmpsf2+0x4>
 8000eb2:	bf00      	nop

08000eb4 <__lesf2>:
 8000eb4:	f04f 0c01 	mov.w	ip, #1
 8000eb8:	e002      	b.n	8000ec0 <__cmpsf2+0x4>
 8000eba:	bf00      	nop

08000ebc <__cmpsf2>:
 8000ebc:	f04f 0c01 	mov.w	ip, #1
 8000ec0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ec4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ec8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ecc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ed0:	bf18      	it	ne
 8000ed2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ed6:	d011      	beq.n	8000efc <__cmpsf2+0x40>
 8000ed8:	b001      	add	sp, #4
 8000eda:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ede:	bf18      	it	ne
 8000ee0:	ea90 0f01 	teqne	r0, r1
 8000ee4:	bf58      	it	pl
 8000ee6:	ebb2 0003 	subspl.w	r0, r2, r3
 8000eea:	bf88      	it	hi
 8000eec:	17c8      	asrhi	r0, r1, #31
 8000eee:	bf38      	it	cc
 8000ef0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ef4:	bf18      	it	ne
 8000ef6:	f040 0001 	orrne.w	r0, r0, #1
 8000efa:	4770      	bx	lr
 8000efc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f00:	d102      	bne.n	8000f08 <__cmpsf2+0x4c>
 8000f02:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f06:	d105      	bne.n	8000f14 <__cmpsf2+0x58>
 8000f08:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f0c:	d1e4      	bne.n	8000ed8 <__cmpsf2+0x1c>
 8000f0e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f12:	d0e1      	beq.n	8000ed8 <__cmpsf2+0x1c>
 8000f14:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <__aeabi_cfrcmple>:
 8000f1c:	4684      	mov	ip, r0
 8000f1e:	4608      	mov	r0, r1
 8000f20:	4661      	mov	r1, ip
 8000f22:	e7ff      	b.n	8000f24 <__aeabi_cfcmpeq>

08000f24 <__aeabi_cfcmpeq>:
 8000f24:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f26:	f7ff ffc9 	bl	8000ebc <__cmpsf2>
 8000f2a:	2800      	cmp	r0, #0
 8000f2c:	bf48      	it	mi
 8000f2e:	f110 0f00 	cmnmi.w	r0, #0
 8000f32:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f34 <__aeabi_fcmpeq>:
 8000f34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f38:	f7ff fff4 	bl	8000f24 <__aeabi_cfcmpeq>
 8000f3c:	bf0c      	ite	eq
 8000f3e:	2001      	moveq	r0, #1
 8000f40:	2000      	movne	r0, #0
 8000f42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f46:	bf00      	nop

08000f48 <__aeabi_fcmplt>:
 8000f48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f4c:	f7ff ffea 	bl	8000f24 <__aeabi_cfcmpeq>
 8000f50:	bf34      	ite	cc
 8000f52:	2001      	movcc	r0, #1
 8000f54:	2000      	movcs	r0, #0
 8000f56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5a:	bf00      	nop

08000f5c <__aeabi_fcmple>:
 8000f5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f60:	f7ff ffe0 	bl	8000f24 <__aeabi_cfcmpeq>
 8000f64:	bf94      	ite	ls
 8000f66:	2001      	movls	r0, #1
 8000f68:	2000      	movhi	r0, #0
 8000f6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f6e:	bf00      	nop

08000f70 <__aeabi_fcmpge>:
 8000f70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f74:	f7ff ffd2 	bl	8000f1c <__aeabi_cfrcmple>
 8000f78:	bf94      	ite	ls
 8000f7a:	2001      	movls	r0, #1
 8000f7c:	2000      	movhi	r0, #0
 8000f7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f82:	bf00      	nop

08000f84 <__aeabi_fcmpgt>:
 8000f84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f88:	f7ff ffc8 	bl	8000f1c <__aeabi_cfrcmple>
 8000f8c:	bf34      	ite	cc
 8000f8e:	2001      	movcc	r0, #1
 8000f90:	2000      	movcs	r0, #0
 8000f92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f96:	bf00      	nop

08000f98 <__aeabi_f2uiz>:
 8000f98:	0042      	lsls	r2, r0, #1
 8000f9a:	d20e      	bcs.n	8000fba <__aeabi_f2uiz+0x22>
 8000f9c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fa0:	d30b      	bcc.n	8000fba <__aeabi_f2uiz+0x22>
 8000fa2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fa6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000faa:	d409      	bmi.n	8000fc0 <__aeabi_f2uiz+0x28>
 8000fac:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fb4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fb8:	4770      	bx	lr
 8000fba:	f04f 0000 	mov.w	r0, #0
 8000fbe:	4770      	bx	lr
 8000fc0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fc4:	d101      	bne.n	8000fca <__aeabi_f2uiz+0x32>
 8000fc6:	0242      	lsls	r2, r0, #9
 8000fc8:	d102      	bne.n	8000fd0 <__aeabi_f2uiz+0x38>
 8000fca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fce:	4770      	bx	lr
 8000fd0:	f04f 0000 	mov.w	r0, #0
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <_Z18FIRFilterFlow_InitP13FIRFilterFlow>:

#include "FlowSensor.h"


void FIRFilterFlow_Init(FIRFilterFlow *fir)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
 8000fe6:	2b1e      	cmp	r3, #30
 8000fe8:	d809      	bhi.n	8000ffe <_Z18FIRFilterFlow_InitP13FIRFilterFlow+0x26>
    fir->buf[n] = 0.0f;
 8000fea:	7bfa      	ldrb	r2, [r7, #15]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f04f 0100 	mov.w	r1, #0
 8000ff2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 8000ff6:	7bfb      	ldrb	r3, [r7, #15]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	73fb      	strb	r3, [r7, #15]
 8000ffc:	e7f2      	b.n	8000fe4 <_Z18FIRFilterFlow_InitP13FIRFilterFlow+0xc>
  fir->bufIndex = 0;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  fir->out = 0.0f;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f04f 0200 	mov.w	r2, #0
 800100c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr
	...

0800101c <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf>:


float FIRFilterFlow_Update(FIRFilterFlow *fir, float inp)
{
 800101c:	b590      	push	{r4, r7, lr}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  fir->buf[fir->bufIndex] = inp;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800102c:	4619      	mov	r1, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

  fir->bufIndex++;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800103c:	3301      	adds	r3, #1
 800103e:	b2da      	uxtb	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  if(fir->bufIndex == FILTER_NUM_COEFFS)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800104c:	2b1f      	cmp	r3, #31
 800104e:	d103      	bne.n	8001058 <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf+0x3c>
    fir->bufIndex = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  fir->out = 0.0f;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f04f 0200 	mov.w	r2, #0
 800105e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  uint8_t sumIndex = fir->bufIndex;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001068:	73fb      	strb	r3, [r7, #15]

  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 800106a:	2300      	movs	r3, #0
 800106c:	73bb      	strb	r3, [r7, #14]
 800106e:	7bbb      	ldrb	r3, [r7, #14]
 8001070:	2b1e      	cmp	r3, #30
 8001072:	d824      	bhi.n	80010be <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf+0xa2>
  {
    if (sumIndex > 0) sumIndex--;
 8001074:	7bfb      	ldrb	r3, [r7, #15]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf+0x66>
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	3b01      	subs	r3, #1
 800107e:	73fb      	strb	r3, [r7, #15]
 8001080:	e001      	b.n	8001086 <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf+0x6a>
    else sumIndex = FILTER_NUM_COEFFS - 1;
 8001082:	231e      	movs	r3, #30
 8001084:	73fb      	strb	r3, [r7, #15]
    fir->out += FIR_COEFFS[n] * fir->buf[sumIndex];
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800108c:	7bbb      	ldrb	r3, [r7, #14]
 800108e:	4a0f      	ldr	r2, [pc, #60]	; (80010cc <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf+0xb0>)
 8001090:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001094:	7bfa      	ldrb	r2, [r7, #15]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109c:	4619      	mov	r1, r3
 800109e:	f7ff f85f 	bl	8000160 <__aeabi_fmul>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4619      	mov	r1, r3
 80010a6:	4620      	mov	r0, r4
 80010a8:	f7ff fdf8 	bl	8000c9c <__addsf3>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 80010b6:	7bbb      	ldrb	r3, [r7, #14]
 80010b8:	3301      	adds	r3, #1
 80010ba:	73bb      	strb	r3, [r7, #14]
 80010bc:	e7d7      	b.n	800106e <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf+0x52>
  }

  return fir->out;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80

}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd90      	pop	{r4, r7, pc}
 80010cc:	20000000 	.word	0x20000000

080010d0 <_ZN10FlowSensorC1Ev>:


FlowSensor::FlowSensor(){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	FIRFilterFlow_Init(&lpf);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ff7c 	bl	8000fd8 <_Z18FIRFilterFlow_InitP13FIRFilterFlow>
}
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <_ZN10FlowSensor10getFlowRawEv>:


float FlowSensor::getFlowRaw()
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	return flow_raw;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bc80      	pop	{r7}
 8001100:	4770      	bx	lr

08001102 <_ZN10FlowSensor15getFlowFilteredEv>:

float FlowSensor::getFlowFiltered()
{
 8001102:	b480      	push	{r7}
 8001104:	b083      	sub	sp, #12
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
	return flow_filtered;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr
 800111a:	0000      	movs	r0, r0
 800111c:	0000      	movs	r0, r0
	...

08001120 <_ZN10FlowSensor10readSensorEi>:


void FlowSensor::readSensor(int numPulses)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	flow_raw = numPulses/0.55;
 800112a:	6838      	ldr	r0, [r7, #0]
 800112c:	f7ff fa1e 	bl	800056c <__aeabi_i2d>
 8001130:	a30f      	add	r3, pc, #60	; (adr r3, 8001170 <_ZN10FlowSensor10readSensorEi+0x50>)
 8001132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001136:	f7ff fbad 	bl	8000894 <__aeabi_ddiv>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4610      	mov	r0, r2
 8001140:	4619      	mov	r1, r3
 8001142:	f7ff fd55 	bl	8000bf0 <__aeabi_d2f>
 8001146:	4602      	mov	r2, r0
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	flow_filtered = FIRFilterFlow_Update(&lpf, flow_raw);
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001156:	4619      	mov	r1, r3
 8001158:	4610      	mov	r0, r2
 800115a:	f7ff ff5f 	bl	800101c <_Z20FIRFilterFlow_UpdateP13FIRFilterFlowf>
 800115e:	4602      	mov	r2, r0
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	9999999a 	.word	0x9999999a
 8001174:	3fe19999 	.word	0x3fe19999

08001178 <_ZL14DWT_Delay_Initv>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800117c:	4b16      	ldr	r3, [pc, #88]	; (80011d8 <_ZL14DWT_Delay_Initv+0x60>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	4a15      	ldr	r2, [pc, #84]	; (80011d8 <_ZL14DWT_Delay_Initv+0x60>)
 8001182:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001186:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001188:	4b13      	ldr	r3, [pc, #76]	; (80011d8 <_ZL14DWT_Delay_Initv+0x60>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	4a12      	ldr	r2, [pc, #72]	; (80011d8 <_ZL14DWT_Delay_Initv+0x60>)
 800118e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001192:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <_ZL14DWT_Delay_Initv+0x64>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a10      	ldr	r2, [pc, #64]	; (80011dc <_ZL14DWT_Delay_Initv+0x64>)
 800119a:	f023 0301 	bic.w	r3, r3, #1
 800119e:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80011a0:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <_ZL14DWT_Delay_Initv+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0d      	ldr	r2, [pc, #52]	; (80011dc <_ZL14DWT_Delay_Initv+0x64>)
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80011ac:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <_ZL14DWT_Delay_Initv+0x64>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 80011b2:	bf00      	nop
  __NOP();
 80011b4:	bf00      	nop
  __NOP();
 80011b6:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 80011b8:	4b08      	ldr	r3, [pc, #32]	; (80011dc <_ZL14DWT_Delay_Initv+0x64>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	bf14      	ite	ne
 80011c0:	2301      	movne	r3, #1
 80011c2:	2300      	moveq	r3, #0
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <_ZL14DWT_Delay_Initv+0x56>
  {
    return 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e000      	b.n	80011d0 <_ZL14DWT_Delay_Initv+0x58>
  }
  else
  {
    return 1;
 80011ce:	2301      	movs	r3, #1
  }
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr
 80011d8:	e000edf0 	.word	0xe000edf0
 80011dc:	e0001000 	.word	0xe0001000

080011e0 <_ZL12DWT_Delay_usm>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <_ZL12DWT_Delay_usm+0x48>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80011ee:	f002 ff19 	bl	8004024 <HAL_RCC_GetHCLKFreq>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4a0d      	ldr	r2, [pc, #52]	; (800122c <_ZL12DWT_Delay_usm+0x4c>)
 80011f6:	fba2 2303 	umull	r2, r3, r2, r3
 80011fa:	0c9b      	lsrs	r3, r3, #18
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	fb02 f303 	mul.w	r3, r2, r3
 8001202:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <_ZL12DWT_Delay_usm+0x48>)
 8001206:	685a      	ldr	r2, [r3, #4]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	1ad2      	subs	r2, r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	429a      	cmp	r2, r3
 8001210:	bf34      	ite	cc
 8001212:	2301      	movcc	r3, #1
 8001214:	2300      	movcs	r3, #0
 8001216:	b2db      	uxtb	r3, r3
 8001218:	2b00      	cmp	r3, #0
 800121a:	d000      	beq.n	800121e <_ZL12DWT_Delay_usm+0x3e>
 800121c:	e7f2      	b.n	8001204 <_ZL12DWT_Delay_usm+0x24>
}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	e0001000 	.word	0xe0001000
 800122c:	431bde83 	.word	0x431bde83

08001230 <_ZL19lcd16x2_enablePulsev>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001234:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <_ZL19lcd16x2_enablePulsev+0x34>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <_ZL19lcd16x2_enablePulsev+0x38>)
 800123a:	8811      	ldrh	r1, [r2, #0]
 800123c:	2201      	movs	r2, #1
 800123e:	4618      	mov	r0, r3
 8001240:	f002 fadd 	bl	80037fe <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 8001244:	2014      	movs	r0, #20
 8001246:	f7ff ffcb 	bl	80011e0 <_ZL12DWT_Delay_usm>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <_ZL19lcd16x2_enablePulsev+0x34>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a06      	ldr	r2, [pc, #24]	; (8001268 <_ZL19lcd16x2_enablePulsev+0x38>)
 8001250:	8811      	ldrh	r1, [r2, #0]
 8001252:	2200      	movs	r2, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f002 fad2 	bl	80037fe <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 800125a:	203c      	movs	r0, #60	; 0x3c
 800125c:	f7ff ffc0 	bl	80011e0 <_ZL12DWT_Delay_usm>
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20000280 	.word	0x20000280
 8001268:	20000286 	.word	0x20000286

0800126c <_ZL10lcd16x2_rsb>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 8001276:	4b06      	ldr	r3, [pc, #24]	; (8001290 <_ZL10lcd16x2_rsb+0x24>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a06      	ldr	r2, [pc, #24]	; (8001294 <_ZL10lcd16x2_rsb+0x28>)
 800127c:	8811      	ldrh	r1, [r2, #0]
 800127e:	79fa      	ldrb	r2, [r7, #7]
 8001280:	4618      	mov	r0, r3
 8001282:	f002 fabc 	bl	80037fe <HAL_GPIO_WritePin>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000280 	.word	0x20000280
 8001294:	20000284 	.word	0x20000284

08001298 <_ZL13lcd16x2_writeh>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	f003 030f 	and.w	r3, r3, #15
 80012a8:	73fb      	strb	r3, [r7, #15]
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	091b      	lsrs	r3, r3, #4
 80012ae:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 80012b0:	4b5f      	ldr	r3, [pc, #380]	; (8001430 <_ZL13lcd16x2_writeh+0x198>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d05a      	beq.n	800136e <_ZL13lcd16x2_writeh+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80012b8:	4b5e      	ldr	r3, [pc, #376]	; (8001434 <_ZL13lcd16x2_writeh+0x19c>)
 80012ba:	6818      	ldr	r0, [r3, #0]
 80012bc:	4b5e      	ldr	r3, [pc, #376]	; (8001438 <_ZL13lcd16x2_writeh+0x1a0>)
 80012be:	8819      	ldrh	r1, [r3, #0]
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	461a      	mov	r2, r3
 80012ca:	f002 fa98 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80012ce:	4b59      	ldr	r3, [pc, #356]	; (8001434 <_ZL13lcd16x2_writeh+0x19c>)
 80012d0:	6818      	ldr	r0, [r3, #0]
 80012d2:	4b5a      	ldr	r3, [pc, #360]	; (800143c <_ZL13lcd16x2_writeh+0x1a4>)
 80012d4:	8819      	ldrh	r1, [r3, #0]
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	461a      	mov	r2, r3
 80012e0:	f002 fa8d 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80012e4:	4b53      	ldr	r3, [pc, #332]	; (8001434 <_ZL13lcd16x2_writeh+0x19c>)
 80012e6:	6818      	ldr	r0, [r3, #0]
 80012e8:	4b55      	ldr	r3, [pc, #340]	; (8001440 <_ZL13lcd16x2_writeh+0x1a8>)
 80012ea:	8819      	ldrh	r1, [r3, #0]
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	461a      	mov	r2, r3
 80012f6:	f002 fa82 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80012fa:	4b4e      	ldr	r3, [pc, #312]	; (8001434 <_ZL13lcd16x2_writeh+0x19c>)
 80012fc:	6818      	ldr	r0, [r3, #0]
 80012fe:	4b51      	ldr	r3, [pc, #324]	; (8001444 <_ZL13lcd16x2_writeh+0x1ac>)
 8001300:	8819      	ldrh	r1, [r3, #0]
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	f003 0308 	and.w	r3, r3, #8
 8001308:	b2db      	uxtb	r3, r3
 800130a:	461a      	mov	r2, r3
 800130c:	f002 fa77 	bl	80037fe <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001310:	4b4d      	ldr	r3, [pc, #308]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	4b4d      	ldr	r3, [pc, #308]	; (800144c <_ZL13lcd16x2_writeh+0x1b4>)
 8001316:	8819      	ldrh	r1, [r3, #0]
 8001318:	7bbb      	ldrb	r3, [r7, #14]
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	b2db      	uxtb	r3, r3
 8001320:	461a      	mov	r2, r3
 8001322:	f002 fa6c 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001326:	4b48      	ldr	r3, [pc, #288]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 8001328:	6818      	ldr	r0, [r3, #0]
 800132a:	4b49      	ldr	r3, [pc, #292]	; (8001450 <_ZL13lcd16x2_writeh+0x1b8>)
 800132c:	8819      	ldrh	r1, [r3, #0]
 800132e:	7bbb      	ldrb	r3, [r7, #14]
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	b2db      	uxtb	r3, r3
 8001336:	461a      	mov	r2, r3
 8001338:	f002 fa61 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800133c:	4b42      	ldr	r3, [pc, #264]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 800133e:	6818      	ldr	r0, [r3, #0]
 8001340:	4b44      	ldr	r3, [pc, #272]	; (8001454 <_ZL13lcd16x2_writeh+0x1bc>)
 8001342:	8819      	ldrh	r1, [r3, #0]
 8001344:	7bbb      	ldrb	r3, [r7, #14]
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	b2db      	uxtb	r3, r3
 800134c:	461a      	mov	r2, r3
 800134e:	f002 fa56 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001352:	4b3d      	ldr	r3, [pc, #244]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 8001354:	6818      	ldr	r0, [r3, #0]
 8001356:	4b40      	ldr	r3, [pc, #256]	; (8001458 <_ZL13lcd16x2_writeh+0x1c0>)
 8001358:	8819      	ldrh	r1, [r3, #0]
 800135a:	7bbb      	ldrb	r3, [r7, #14]
 800135c:	f003 0308 	and.w	r3, r3, #8
 8001360:	b2db      	uxtb	r3, r3
 8001362:	461a      	mov	r2, r3
 8001364:	f002 fa4b 	bl	80037fe <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001368:	f7ff ff62 	bl	8001230 <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 800136c:	e05b      	b.n	8001426 <_ZL13lcd16x2_writeh+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800136e:	4b36      	ldr	r3, [pc, #216]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 8001370:	6818      	ldr	r0, [r3, #0]
 8001372:	4b36      	ldr	r3, [pc, #216]	; (800144c <_ZL13lcd16x2_writeh+0x1b4>)
 8001374:	8819      	ldrh	r1, [r3, #0]
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	b2db      	uxtb	r3, r3
 800137e:	461a      	mov	r2, r3
 8001380:	f002 fa3d 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001384:	4b30      	ldr	r3, [pc, #192]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 8001386:	6818      	ldr	r0, [r3, #0]
 8001388:	4b31      	ldr	r3, [pc, #196]	; (8001450 <_ZL13lcd16x2_writeh+0x1b8>)
 800138a:	8819      	ldrh	r1, [r3, #0]
 800138c:	7bbb      	ldrb	r3, [r7, #14]
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	b2db      	uxtb	r3, r3
 8001394:	461a      	mov	r2, r3
 8001396:	f002 fa32 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800139a:	4b2b      	ldr	r3, [pc, #172]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	4b2d      	ldr	r3, [pc, #180]	; (8001454 <_ZL13lcd16x2_writeh+0x1bc>)
 80013a0:	8819      	ldrh	r1, [r3, #0]
 80013a2:	7bbb      	ldrb	r3, [r7, #14]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	f002 fa27 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 80013b0:	4b25      	ldr	r3, [pc, #148]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 80013b2:	6818      	ldr	r0, [r3, #0]
 80013b4:	4b28      	ldr	r3, [pc, #160]	; (8001458 <_ZL13lcd16x2_writeh+0x1c0>)
 80013b6:	8819      	ldrh	r1, [r3, #0]
 80013b8:	7bbb      	ldrb	r3, [r7, #14]
 80013ba:	f003 0308 	and.w	r3, r3, #8
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	461a      	mov	r2, r3
 80013c2:	f002 fa1c 	bl	80037fe <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80013c6:	f7ff ff33 	bl	8001230 <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80013ca:	4b1f      	ldr	r3, [pc, #124]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 80013cc:	6818      	ldr	r0, [r3, #0]
 80013ce:	4b1f      	ldr	r3, [pc, #124]	; (800144c <_ZL13lcd16x2_writeh+0x1b4>)
 80013d0:	8819      	ldrh	r1, [r3, #0]
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	f003 0301 	and.w	r3, r3, #1
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	461a      	mov	r2, r3
 80013dc:	f002 fa0f 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80013e0:	4b19      	ldr	r3, [pc, #100]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 80013e2:	6818      	ldr	r0, [r3, #0]
 80013e4:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <_ZL13lcd16x2_writeh+0x1b8>)
 80013e6:	8819      	ldrh	r1, [r3, #0]
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	461a      	mov	r2, r3
 80013f2:	f002 fa04 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80013f6:	4b14      	ldr	r3, [pc, #80]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 80013f8:	6818      	ldr	r0, [r3, #0]
 80013fa:	4b16      	ldr	r3, [pc, #88]	; (8001454 <_ZL13lcd16x2_writeh+0x1bc>)
 80013fc:	8819      	ldrh	r1, [r3, #0]
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	b2db      	uxtb	r3, r3
 8001406:	461a      	mov	r2, r3
 8001408:	f002 f9f9 	bl	80037fe <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800140c:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <_ZL13lcd16x2_writeh+0x1b0>)
 800140e:	6818      	ldr	r0, [r3, #0]
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <_ZL13lcd16x2_writeh+0x1c0>)
 8001412:	8819      	ldrh	r1, [r3, #0]
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	f003 0308 	and.w	r3, r3, #8
 800141a:	b2db      	uxtb	r3, r3
 800141c:	461a      	mov	r2, r3
 800141e:	f002 f9ee 	bl	80037fe <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001422:	f7ff ff05 	bl	8001230 <_ZL19lcd16x2_enablePulsev>
}
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	2000007c 	.word	0x2000007c
 8001434:	20000288 	.word	0x20000288
 8001438:	2000028c 	.word	0x2000028c
 800143c:	2000028e 	.word	0x2000028e
 8001440:	20000290 	.word	0x20000290
 8001444:	20000292 	.word	0x20000292
 8001448:	20000294 	.word	0x20000294
 800144c:	20000298 	.word	0x20000298
 8001450:	2000029a 	.word	0x2000029a
 8001454:	2000029c 	.word	0x2000029c
 8001458:	2000029e 	.word	0x2000029e

0800145c <_ZL20lcd16x2_writeCommandh>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8001466:	2000      	movs	r0, #0
 8001468:	f7ff ff00 	bl	800126c <_ZL10lcd16x2_rsb>
  lcd16x2_write(cmd);
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff12 	bl	8001298 <_ZL13lcd16x2_writeh>
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <_ZL17lcd16x2_writeDatah>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 8001486:	2001      	movs	r0, #1
 8001488:	f7ff fef0 	bl	800126c <_ZL10lcd16x2_rsb>
  lcd16x2_write(data);
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff ff02 	bl	8001298 <_ZL13lcd16x2_writeh>
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <_ZL14lcd16x2_write4h>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	f003 030f 	and.w	r3, r3, #15
 80014ac:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80014ae:	2000      	movs	r0, #0
 80014b0:	f7ff fedc 	bl	800126c <_ZL10lcd16x2_rsb>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 80014b4:	4b18      	ldr	r3, [pc, #96]	; (8001518 <_ZL14lcd16x2_write4h+0x7c>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	4b18      	ldr	r3, [pc, #96]	; (800151c <_ZL14lcd16x2_write4h+0x80>)
 80014ba:	8819      	ldrh	r1, [r3, #0]
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	461a      	mov	r2, r3
 80014c6:	f002 f99a 	bl	80037fe <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 80014ca:	4b13      	ldr	r3, [pc, #76]	; (8001518 <_ZL14lcd16x2_write4h+0x7c>)
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	4b14      	ldr	r3, [pc, #80]	; (8001520 <_ZL14lcd16x2_write4h+0x84>)
 80014d0:	8819      	ldrh	r1, [r3, #0]
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	461a      	mov	r2, r3
 80014dc:	f002 f98f 	bl	80037fe <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 80014e0:	4b0d      	ldr	r3, [pc, #52]	; (8001518 <_ZL14lcd16x2_write4h+0x7c>)
 80014e2:	6818      	ldr	r0, [r3, #0]
 80014e4:	4b0f      	ldr	r3, [pc, #60]	; (8001524 <_ZL14lcd16x2_write4h+0x88>)
 80014e6:	8819      	ldrh	r1, [r3, #0]
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	461a      	mov	r2, r3
 80014f2:	f002 f984 	bl	80037fe <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 80014f6:	4b08      	ldr	r3, [pc, #32]	; (8001518 <_ZL14lcd16x2_write4h+0x7c>)
 80014f8:	6818      	ldr	r0, [r3, #0]
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <_ZL14lcd16x2_write4h+0x8c>)
 80014fc:	8819      	ldrh	r1, [r3, #0]
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	f003 0308 	and.w	r3, r3, #8
 8001504:	b2db      	uxtb	r3, r3
 8001506:	461a      	mov	r2, r3
 8001508:	f002 f979 	bl	80037fe <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 800150c:	f7ff fe90 	bl	8001230 <_ZL19lcd16x2_enablePulsev>
}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000294 	.word	0x20000294
 800151c:	20000298 	.word	0x20000298
 8001520:	2000029a 	.word	0x2000029a
 8001524:	2000029c 	.word	0x2000029c
 8001528:	2000029e 	.word	0x2000029e

0800152c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	817b      	strh	r3, [r7, #10]
 800153a:	4613      	mov	r3, r2
 800153c:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 800153e:	f7ff fe1b 	bl	8001178 <_ZL14DWT_Delay_Initv>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 8001542:	4a24      	ldr	r2, [pc, #144]	; (80015d4 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xa8>)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 8001548:	4a23      	ldr	r2, [pc, #140]	; (80015d8 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xac>)
 800154a:	897b      	ldrh	r3, [r7, #10]
 800154c:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 800154e:	4a23      	ldr	r2, [pc, #140]	; (80015dc <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb0>)
 8001550:	893b      	ldrh	r3, [r7, #8]
 8001552:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 8001554:	4a22      	ldr	r2, [pc, #136]	; (80015e0 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb4>)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 800155a:	4a22      	ldr	r2, [pc, #136]	; (80015e4 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb8>)
 800155c:	8b3b      	ldrh	r3, [r7, #24]
 800155e:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 8001560:	4a21      	ldr	r2, [pc, #132]	; (80015e8 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xbc>)
 8001562:	8bbb      	ldrh	r3, [r7, #28]
 8001564:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 8001566:	4a21      	ldr	r2, [pc, #132]	; (80015ec <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc0>)
 8001568:	8c3b      	ldrh	r3, [r7, #32]
 800156a:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 800156c:	4a20      	ldr	r2, [pc, #128]	; (80015f0 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc4>)
 800156e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001570:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 8001572:	4b20      	ldr	r3, [pc, #128]	; (80015f4 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc8>)
 8001574:	2200      	movs	r2, #0
 8001576:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 8001578:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xcc>)
 800157a:	2228      	movs	r2, #40	; 0x28
 800157c:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 800157e:	2014      	movs	r0, #20
 8001580:	f001 fa44 	bl	8002a0c <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 8001584:	2003      	movs	r0, #3
 8001586:	f7ff ff89 	bl	800149c <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(5);
 800158a:	2005      	movs	r0, #5
 800158c:	f001 fa3e 	bl	8002a0c <HAL_Delay>
  lcd16x2_write4(0x3);
 8001590:	2003      	movs	r0, #3
 8001592:	f7ff ff83 	bl	800149c <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 8001596:	2001      	movs	r0, #1
 8001598:	f001 fa38 	bl	8002a0c <HAL_Delay>
  lcd16x2_write4(0x3);
 800159c:	2003      	movs	r0, #3
 800159e:	f7ff ff7d 	bl	800149c <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80015a2:	2001      	movs	r0, #1
 80015a4:	f001 fa32 	bl	8002a0c <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 80015a8:	2002      	movs	r0, #2
 80015aa:	f7ff ff77 	bl	800149c <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80015ae:	2001      	movs	r0, #1
 80015b0:	f001 fa2c 	bl	8002a0c <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80015b4:	2028      	movs	r0, #40	; 0x28
 80015b6:	f7ff ff51 	bl	800145c <_ZL20lcd16x2_writeCommandh>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80015ba:	200f      	movs	r0, #15
 80015bc:	f7ff ff4e 	bl	800145c <_ZL20lcd16x2_writeCommandh>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80015c0:	2001      	movs	r0, #1
 80015c2:	f7ff ff4b 	bl	800145c <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80015c6:	2003      	movs	r0, #3
 80015c8:	f001 fa20 	bl	8002a0c <HAL_Delay>
}
 80015cc:	bf00      	nop
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20000280 	.word	0x20000280
 80015d8:	20000284 	.word	0x20000284
 80015dc:	20000286 	.word	0x20000286
 80015e0:	20000294 	.word	0x20000294
 80015e4:	20000298 	.word	0x20000298
 80015e8:	2000029a 	.word	0x2000029a
 80015ec:	2000029c 	.word	0x2000029c
 80015f0:	2000029e 	.word	0x2000029e
 80015f4:	2000007c 	.word	0x2000007c
 80015f8:	2000007e 	.word	0x2000007e

080015fc <_Z17lcd16x2_setCursorhh>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	460a      	mov	r2, r1
 8001606:	71fb      	strb	r3, [r7, #7]
 8001608:	4613      	mov	r3, r2
 800160a:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 800160c:	79bb      	ldrb	r3, [r7, #6]
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d108      	bne.n	800162c <_Z17lcd16x2_setCursorhh+0x30>
  {
    maskData |= (0x80);
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001620:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff ff19 	bl	800145c <_ZL20lcd16x2_writeCommandh>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 800162a:	e007      	b.n	800163c <_Z17lcd16x2_setCursorhh+0x40>
    maskData |= (0xc0);
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001632:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ff10 	bl	800145c <_ZL20lcd16x2_writeCommandh>
}
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <_Z15lcd16x2_1stLinev>:
/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_1stLine(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(0,0);
 8001648:	2100      	movs	r1, #0
 800164a:	2000      	movs	r0, #0
 800164c:	f7ff ffd6 	bl	80015fc <_Z17lcd16x2_setCursorhh>
}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}

08001654 <_Z15lcd16x2_2ndLinev>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 8001658:	2100      	movs	r1, #0
 800165a:	2001      	movs	r0, #1
 800165c:	f7ff ffce 	bl	80015fc <_Z17lcd16x2_setCursorhh>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}

08001664 <_Z18lcd16x2_cursorShowb>:

/**
 * @brief Cursor ON/OFF
 */
void lcd16x2_cursorShow(bool state)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
  if(state)
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d00c      	beq.n	800168e <_Z18lcd16x2_cursorShowb+0x2a>
  {
    DisplayControl |= (0x03);
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <_Z18lcd16x2_cursorShowb+0x4c>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	f043 0303 	orr.w	r3, r3, #3
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <_Z18lcd16x2_cursorShowb+0x4c>)
 8001680:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 8001682:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <_Z18lcd16x2_cursorShowb+0x4c>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fee8 	bl	800145c <_ZL20lcd16x2_writeCommandh>
  else
  {
    DisplayControl &= ~(0x03);
    lcd16x2_writeCommand(DisplayControl);
  }
}
 800168c:	e00b      	b.n	80016a6 <_Z18lcd16x2_cursorShowb+0x42>
    DisplayControl &= ~(0x03);
 800168e:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <_Z18lcd16x2_cursorShowb+0x4c>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	f023 0303 	bic.w	r3, r3, #3
 8001696:	b2da      	uxtb	r2, r3
 8001698:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <_Z18lcd16x2_cursorShowb+0x4c>)
 800169a:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <_Z18lcd16x2_cursorShowb+0x4c>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fedb 	bl	800145c <_ZL20lcd16x2_writeCommandh>
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	2000007d 	.word	0x2000007d

080016b4 <_Z13lcd16x2_clearv>:

/**
 * @brief Display clear
 */
void lcd16x2_clear(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80016b8:	2001      	movs	r0, #1
 80016ba:	f7ff fecf 	bl	800145c <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80016be:	2003      	movs	r0, #3
 80016c0:	f001 f9a4 	bl	8002a0c <HAL_Delay>
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <_Z14lcd16x2_printfPKcz>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 80016c8:	b40f      	push	{r0, r1, r2, r3}
 80016ca:	b590      	push	{r4, r7, lr}
 80016cc:	b089      	sub	sp, #36	; 0x24
 80016ce:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 80016d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80016d4:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 80016d6:	f107 0308 	add.w	r3, r7, #8
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80016de:	4618      	mov	r0, r3
 80016e0:	f004 fca2 	bl	8006028 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 80016e4:	2300      	movs	r3, #0
 80016e6:	77fb      	strb	r3, [r7, #31]
 80016e8:	7ffc      	ldrb	r4, [r7, #31]
 80016ea:	f107 0308 	add.w	r3, r7, #8
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe fd2e 	bl	8000150 <strlen>
 80016f4:	4603      	mov	r3, r0
 80016f6:	429c      	cmp	r4, r3
 80016f8:	d20f      	bcs.n	800171a <_Z14lcd16x2_printfPKcz+0x52>
 80016fa:	7ffb      	ldrb	r3, [r7, #31]
 80016fc:	2b0f      	cmp	r3, #15
 80016fe:	d80c      	bhi.n	800171a <_Z14lcd16x2_printfPKcz+0x52>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 8001700:	7ffb      	ldrb	r3, [r7, #31]
 8001702:	f107 0220 	add.w	r2, r7, #32
 8001706:	4413      	add	r3, r2
 8001708:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff feb5 	bl	800147c <_ZL17lcd16x2_writeDatah>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001712:	7ffb      	ldrb	r3, [r7, #31]
 8001714:	3301      	adds	r3, #1
 8001716:	77fb      	strb	r3, [r7, #31]
 8001718:	e7e6      	b.n	80016e8 <_Z14lcd16x2_printfPKcz+0x20>
  }
}
 800171a:	bf00      	nop
 800171c:	3724      	adds	r7, #36	; 0x24
 800171e:	46bd      	mov	sp, r7
 8001720:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001724:	b004      	add	sp, #16
 8001726:	4770      	bx	lr

08001728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b087      	sub	sp, #28
 800172c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800172e:	f001 f90b 	bl	8002948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001732:	f000 fa0b 	bl	8001b4c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001736:	f000 fccf 	bl	80020d8 <_ZL12MX_GPIO_Initv>
  MX_TIM2_Init();
 800173a:	f000 fb8b 	bl	8001e54 <_ZL12MX_TIM2_Initv>
  MX_ADC1_Init();
 800173e:	f000 fa6f 	bl	8001c20 <_ZL12MX_ADC1_Initv>
  MX_TIM4_Init();
 8001742:	f000 fc3f 	bl	8001fc4 <_ZL12MX_TIM4_Initv>
  MX_TIM1_Init();
 8001746:	f000 fab3 	bl	8001cb0 <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 800174a:	f000 fbdf 	bl	8001f0c <_ZL12MX_TIM3_Initv>
  MX_USART1_UART_Init();
 800174e:	f000 fc95 	bl	800207c <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */

  lcd16x2_init_4bits(LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_EN_Pin,
 8001752:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001756:	9303      	str	r3, [sp, #12]
 8001758:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800175c:	9302      	str	r3, [sp, #8]
 800175e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001762:	9301      	str	r3, [sp, #4]
 8001764:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	4bad      	ldr	r3, [pc, #692]	; (8001a20 <main+0x2f8>)
 800176c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001770:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001774:	48aa      	ldr	r0, [pc, #680]	; (8001a20 <main+0x2f8>)
 8001776:	f7ff fed9 	bl	800152c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>
		  	  	  	 LCD_D4_GPIO_Port, LCD_D4_Pin, LCD_D5_Pin, LCD_D6_Pin, LCD_D7_Pin);

  lcd16x2_cursorShow(false);
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff ff72 	bl	8001664 <_Z18lcd16x2_cursorShowb>

  HAL_ADC_Start(&hadc1);
 8001780:	48a8      	ldr	r0, [pc, #672]	; (8001a24 <main+0x2fc>)
 8001782:	f001 fa3f 	bl	8002c04 <HAL_ADC_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001786:	2108      	movs	r1, #8
 8001788:	48a7      	ldr	r0, [pc, #668]	; (8001a28 <main+0x300>)
 800178a:	f003 fc3d 	bl	8005008 <HAL_TIMEx_PWMN_Start>
  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 800178e:	4ba6      	ldr	r3, [pc, #664]	; (8001a28 <main+0x300>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001796:	2201      	movs	r2, #1
 8001798:	2120      	movs	r1, #32
 800179a:	48a4      	ldr	r0, [pc, #656]	; (8001a2c <main+0x304>)
 800179c:	f002 f82f 	bl	80037fe <HAL_GPIO_WritePin>

  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 80017a0:	2108      	movs	r1, #8
 80017a2:	489f      	ldr	r0, [pc, #636]	; (8001a20 <main+0x2f8>)
 80017a4:	f002 f814 	bl	80037d0 <HAL_GPIO_ReadPin>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	bf0c      	ite	eq
 80017ae:	2301      	moveq	r3, #1
 80017b0:	2300      	movne	r3, #0
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d046      	beq.n	8001846 <main+0x11e>
  {
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80017b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017bc:	4899      	ldr	r0, [pc, #612]	; (8001a24 <main+0x2fc>)
 80017be:	f001 facf 	bl	8002d60 <HAL_ADC_PollForConversion>
	  potVal = HAL_ADC_GetValue(&hadc1);
 80017c2:	4898      	ldr	r0, [pc, #608]	; (8001a24 <main+0x2fc>)
 80017c4:	f001 fbd2 	bl	8002f6c <HAL_ADC_GetValue>
 80017c8:	4603      	mov	r3, r0
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	4b98      	ldr	r3, [pc, #608]	; (8001a30 <main+0x308>)
 80017ce:	801a      	strh	r2, [r3, #0]
	  setpoint = 15.0 + 10.0*(potVal/4036.0);
 80017d0:	4b97      	ldr	r3, [pc, #604]	; (8001a30 <main+0x308>)
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fec9 	bl	800056c <__aeabi_i2d>
 80017da:	a38b      	add	r3, pc, #556	; (adr r3, 8001a08 <main+0x2e0>)
 80017dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e0:	f7ff f858 	bl	8000894 <__aeabi_ddiv>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4610      	mov	r0, r2
 80017ea:	4619      	mov	r1, r3
 80017ec:	f04f 0200 	mov.w	r2, #0
 80017f0:	4b90      	ldr	r3, [pc, #576]	; (8001a34 <main+0x30c>)
 80017f2:	f7fe ff25 	bl	8000640 <__aeabi_dmul>
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	4610      	mov	r0, r2
 80017fc:	4619      	mov	r1, r3
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	4b8d      	ldr	r3, [pc, #564]	; (8001a38 <main+0x310>)
 8001804:	f7fe fd66 	bl	80002d4 <__adddf3>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	f7ff f9ee 	bl	8000bf0 <__aeabi_d2f>
 8001814:	4603      	mov	r3, r0
 8001816:	4a89      	ldr	r2, [pc, #548]	; (8001a3c <main+0x314>)
 8001818:	6013      	str	r3, [r2, #0]
	  lcd16x2_clear();
 800181a:	f7ff ff4b 	bl	80016b4 <_Z13lcd16x2_clearv>
	  lcd16x2_printf("Setpoint: ");
 800181e:	4888      	ldr	r0, [pc, #544]	; (8001a40 <main+0x318>)
 8001820:	f7ff ff52 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
	  lcd16x2_2ndLine();
 8001824:	f7ff ff16 	bl	8001654 <_Z15lcd16x2_2ndLinev>
	  lcd16x2_printf("         %.1f L/min", setpoint);
 8001828:	4b84      	ldr	r3, [pc, #528]	; (8001a3c <main+0x314>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe feaf 	bl	8000590 <__aeabi_f2d>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4883      	ldr	r0, [pc, #524]	; (8001a44 <main+0x31c>)
 8001838:	f7ff ff46 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
	  HAL_Delay(300);
 800183c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001840:	f001 f8e4 	bl	8002a0c <HAL_Delay>
  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 8001844:	e7ac      	b.n	80017a0 <main+0x78>
  }

  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001846:	2201      	movs	r2, #1
 8001848:	2120      	movs	r1, #32
 800184a:	4878      	ldr	r0, [pc, #480]	; (8001a2c <main+0x304>)
 800184c:	f001 ffd7 	bl	80037fe <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim4);
 8001850:	487d      	ldr	r0, [pc, #500]	; (8001a48 <main+0x320>)
 8001852:	f002 fe01 	bl	8004458 <HAL_TIM_Base_Start_IT>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001856:	2100      	movs	r1, #0
 8001858:	4873      	ldr	r0, [pc, #460]	; (8001a28 <main+0x300>)
 800185a:	f003 fbd5 	bl	8005008 <HAL_TIMEx_PWMN_Start>

  lcd16x2_clear();
 800185e:	f7ff ff29 	bl	80016b4 <_Z13lcd16x2_clearv>
  lcd16x2_printf("Okay! Pressione");
 8001862:	487a      	ldr	r0, [pc, #488]	; (8001a4c <main+0x324>)
 8001864:	f7ff ff30 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
  lcd16x2_2ndLine();
 8001868:	f7ff fef4 	bl	8001654 <_Z15lcd16x2_2ndLinev>
  lcd16x2_printf("novamente");
 800186c:	4878      	ldr	r0, [pc, #480]	; (8001a50 <main+0x328>)
 800186e:	f7ff ff2b 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
  while (!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin));
 8001872:	2108      	movs	r1, #8
 8001874:	486a      	ldr	r0, [pc, #424]	; (8001a20 <main+0x2f8>)
 8001876:	f001 ffab 	bl	80037d0 <HAL_GPIO_ReadPin>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	bf0c      	ite	eq
 8001880:	2301      	moveq	r3, #1
 8001882:	2300      	movne	r3, #0
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d000      	beq.n	800188c <main+0x164>
 800188a:	e7f2      	b.n	8001872 <main+0x14a>
  lcd16x2_clear();
 800188c:	f7ff ff12 	bl	80016b4 <_Z13lcd16x2_clearv>

  lcd16x2_printf("Abrindo valvula");
 8001890:	4870      	ldr	r0, [pc, #448]	; (8001a54 <main+0x32c>)
 8001892:	f7ff ff19 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
  openValve(4500);
 8001896:	f241 1094 	movw	r0, #4500	; 0x1194
 800189a:	f000 fd91 	bl	80023c0 <_Z9openValvet>

  lcd16x2_clear();
 800189e:	f7ff ff09 	bl	80016b4 <_Z13lcd16x2_clearv>
  lcd16x2_2ndLine();
 80018a2:	f7ff fed7 	bl	8001654 <_Z15lcd16x2_2ndLinev>
  lcd16x2_printf("Iniciando...");
 80018a6:	486c      	ldr	r0, [pc, #432]	; (8001a58 <main+0x330>)
 80018a8:	f7ff ff0e 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
  for (int i=0; i<30; i++)
 80018ac:	2300      	movs	r3, #0
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b1d      	cmp	r3, #29
 80018b4:	dc0a      	bgt.n	80018cc <main+0x1a4>
  {
	  flowSensor.readSensor(0);
 80018b6:	2100      	movs	r1, #0
 80018b8:	4868      	ldr	r0, [pc, #416]	; (8001a5c <main+0x334>)
 80018ba:	f7ff fc31 	bl	8001120 <_ZN10FlowSensor10readSensorEi>
	  HAL_Delay(200);
 80018be:	20c8      	movs	r0, #200	; 0xc8
 80018c0:	f001 f8a4 	bl	8002a0c <HAL_Delay>
  for (int i=0; i<30; i++)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3301      	adds	r3, #1
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	e7f1      	b.n	80018b0 <main+0x188>
  }

  startMillis = HAL_GetTick();
 80018cc:	f001 f894 	bl	80029f8 <HAL_GetTick>
 80018d0:	4603      	mov	r3, r0
 80018d2:	4a63      	ldr	r2, [pc, #396]	; (8001a60 <main+0x338>)
 80018d4:	6013      	str	r3, [r2, #0]
  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 400);
 80018d6:	4b54      	ldr	r3, [pc, #336]	; (8001a28 <main+0x300>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80018de:	63da      	str	r2, [r3, #60]	; 0x3c
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	startLoopMillis = HAL_GetTick();
 80018e0:	f001 f88a 	bl	80029f8 <HAL_GetTick>
 80018e4:	4603      	mov	r3, r0
 80018e6:	4a5f      	ldr	r2, [pc, #380]	; (8001a64 <main+0x33c>)
 80018e8:	6013      	str	r3, [r2, #0]

	error = setpoint - flowSensor.getFlowFiltered();
 80018ea:	4b54      	ldr	r3, [pc, #336]	; (8001a3c <main+0x314>)
 80018ec:	681c      	ldr	r4, [r3, #0]
 80018ee:	485b      	ldr	r0, [pc, #364]	; (8001a5c <main+0x334>)
 80018f0:	f7ff fc07 	bl	8001102 <_ZN10FlowSensor15getFlowFilteredEv>
 80018f4:	4603      	mov	r3, r0
 80018f6:	4619      	mov	r1, r3
 80018f8:	4620      	mov	r0, r4
 80018fa:	f7ff f9cd 	bl	8000c98 <__aeabi_fsub>
 80018fe:	4603      	mov	r3, r0
 8001900:	461a      	mov	r2, r3
 8001902:	4b59      	ldr	r3, [pc, #356]	; (8001a68 <main+0x340>)
 8001904:	601a      	str	r2, [r3, #0]
	if (error > 0.2) valveTime = 1000*kp*error;
 8001906:	4b58      	ldr	r3, [pc, #352]	; (8001a68 <main+0x340>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4618      	mov	r0, r3
 800190c:	f7fe fe40 	bl	8000590 <__aeabi_f2d>
 8001910:	a33f      	add	r3, pc, #252	; (adr r3, 8001a10 <main+0x2e8>)
 8001912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001916:	f7ff f923 	bl	8000b60 <__aeabi_dcmpgt>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d016      	beq.n	800194e <main+0x226>
 8001920:	4b52      	ldr	r3, [pc, #328]	; (8001a6c <main+0x344>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4952      	ldr	r1, [pc, #328]	; (8001a70 <main+0x348>)
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fc1a 	bl	8000160 <__aeabi_fmul>
 800192c:	4603      	mov	r3, r0
 800192e:	461a      	mov	r2, r3
 8001930:	4b4d      	ldr	r3, [pc, #308]	; (8001a68 <main+0x340>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4619      	mov	r1, r3
 8001936:	4610      	mov	r0, r2
 8001938:	f7fe fc12 	bl	8000160 <__aeabi_fmul>
 800193c:	4603      	mov	r3, r0
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fb2a 	bl	8000f98 <__aeabi_f2uiz>
 8001944:	4603      	mov	r3, r0
 8001946:	b29a      	uxth	r2, r3
 8001948:	4b4a      	ldr	r3, [pc, #296]	; (8001a74 <main+0x34c>)
 800194a:	801a      	strh	r2, [r3, #0]
 800194c:	e026      	b.n	800199c <main+0x274>
	else if (error < -0.2) valveTime = -1000*kp*error;
 800194e:	4b46      	ldr	r3, [pc, #280]	; (8001a68 <main+0x340>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fe1c 	bl	8000590 <__aeabi_f2d>
 8001958:	a32f      	add	r3, pc, #188	; (adr r3, 8001a18 <main+0x2f0>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7ff f8e1 	bl	8000b24 <__aeabi_dcmplt>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d016      	beq.n	8001996 <main+0x26e>
 8001968:	4b40      	ldr	r3, [pc, #256]	; (8001a6c <main+0x344>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4942      	ldr	r1, [pc, #264]	; (8001a78 <main+0x350>)
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fbf6 	bl	8000160 <__aeabi_fmul>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	4b3b      	ldr	r3, [pc, #236]	; (8001a68 <main+0x340>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4619      	mov	r1, r3
 800197e:	4610      	mov	r0, r2
 8001980:	f7fe fbee 	bl	8000160 <__aeabi_fmul>
 8001984:	4603      	mov	r3, r0
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fb06 	bl	8000f98 <__aeabi_f2uiz>
 800198c:	4603      	mov	r3, r0
 800198e:	b29a      	uxth	r2, r3
 8001990:	4b38      	ldr	r3, [pc, #224]	; (8001a74 <main+0x34c>)
 8001992:	801a      	strh	r2, [r3, #0]
 8001994:	e002      	b.n	800199c <main+0x274>
	else valveTime = 0;
 8001996:	4b37      	ldr	r3, [pc, #220]	; (8001a74 <main+0x34c>)
 8001998:	2200      	movs	r2, #0
 800199a:	801a      	strh	r2, [r3, #0]

	if (valveTime > 1000) valveTime = 1000;
 800199c:	4b35      	ldr	r3, [pc, #212]	; (8001a74 <main+0x34c>)
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019a4:	d903      	bls.n	80019ae <main+0x286>
 80019a6:	4b33      	ldr	r3, [pc, #204]	; (8001a74 <main+0x34c>)
 80019a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80019ac:	801a      	strh	r2, [r3, #0]
	if (error > -0.5 &&  error < 0.5) valveTime /= 5;
 80019ae:	4b2e      	ldr	r3, [pc, #184]	; (8001a68 <main+0x340>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fae4 	bl	8000f84 <__aeabi_fcmpgt>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d012      	beq.n	80019e8 <main+0x2c0>
 80019c2:	4b29      	ldr	r3, [pc, #164]	; (8001a68 <main+0x340>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff fabc 	bl	8000f48 <__aeabi_fcmplt>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d008      	beq.n	80019e8 <main+0x2c0>
 80019d6:	4b27      	ldr	r3, [pc, #156]	; (8001a74 <main+0x34c>)
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	4a28      	ldr	r2, [pc, #160]	; (8001a7c <main+0x354>)
 80019dc:	fba2 2303 	umull	r2, r3, r2, r3
 80019e0:	089b      	lsrs	r3, r3, #2
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	4b23      	ldr	r3, [pc, #140]	; (8001a74 <main+0x34c>)
 80019e6:	801a      	strh	r2, [r3, #0]

	if (error > 0.0) openValve(valveTime);
 80019e8:	4b1f      	ldr	r3, [pc, #124]	; (8001a68 <main+0x340>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f04f 0100 	mov.w	r1, #0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff fac7 	bl	8000f84 <__aeabi_fcmpgt>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d041      	beq.n	8001a80 <main+0x358>
 80019fc:	4b1d      	ldr	r3, [pc, #116]	; (8001a74 <main+0x34c>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 fcdd 	bl	80023c0 <_Z9openValvet>
 8001a06:	e040      	b.n	8001a8a <main+0x362>
 8001a08:	00000000 	.word	0x00000000
 8001a0c:	40af8800 	.word	0x40af8800
 8001a10:	9999999a 	.word	0x9999999a
 8001a14:	3fc99999 	.word	0x3fc99999
 8001a18:	9999999a 	.word	0x9999999a
 8001a1c:	bfc99999 	.word	0xbfc99999
 8001a20:	40010800 	.word	0x40010800
 8001a24:	200002a0 	.word	0x200002a0
 8001a28:	200002d0 	.word	0x200002d0
 8001a2c:	40010c00 	.word	0x40010c00
 8001a30:	200004c0 	.word	0x200004c0
 8001a34:	40240000 	.word	0x40240000
 8001a38:	402e0000 	.word	0x402e0000
 8001a3c:	200004c4 	.word	0x200004c4
 8001a40:	08008468 	.word	0x08008468
 8001a44:	08008474 	.word	0x08008474
 8001a48:	200003a8 	.word	0x200003a8
 8001a4c:	08008488 	.word	0x08008488
 8001a50:	08008498 	.word	0x08008498
 8001a54:	080084a4 	.word	0x080084a4
 8001a58:	080084b4 	.word	0x080084b4
 8001a5c:	20000434 	.word	0x20000434
 8001a60:	200004d8 	.word	0x200004d8
 8001a64:	200004dc 	.word	0x200004dc
 8001a68:	200004c8 	.word	0x200004c8
 8001a6c:	20000080 	.word	0x20000080
 8001a70:	447a0000 	.word	0x447a0000
 8001a74:	200004cc 	.word	0x200004cc
 8001a78:	c47a0000 	.word	0xc47a0000
 8001a7c:	cccccccd 	.word	0xcccccccd
	else closeValve(valveTime);
 8001a80:	4b28      	ldr	r3, [pc, #160]	; (8001b24 <main+0x3fc>)
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f000 fc7b 	bl	8002380 <_Z10closeValvet>

	if (calculateFlow)
 8001a8a:	4b27      	ldr	r3, [pc, #156]	; (8001b28 <main+0x400>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d00d      	beq.n	8001aae <main+0x386>
	{
		flowSensor.readSensor(flowPulsesCont);
 8001a92:	4b26      	ldr	r3, [pc, #152]	; (8001b2c <main+0x404>)
 8001a94:	881b      	ldrh	r3, [r3, #0]
 8001a96:	4619      	mov	r1, r3
 8001a98:	4825      	ldr	r0, [pc, #148]	; (8001b30 <main+0x408>)
 8001a9a:	f7ff fb41 	bl	8001120 <_ZN10FlowSensor10readSensorEi>
		flowPulsesCont = 0;
 8001a9e:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <main+0x404>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	801a      	strh	r2, [r3, #0]
		calculateFlow = false;
 8001aa4:	4b20      	ldr	r3, [pc, #128]	; (8001b28 <main+0x400>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
		sendData();
 8001aaa:	f000 fc1d 	bl	80022e8 <_Z8sendDatav>
	}

	if (updateLCD)
 8001aae:	4b21      	ldr	r3, [pc, #132]	; (8001b34 <main+0x40c>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d01e      	beq.n	8001af4 <main+0x3cc>
	{
		lcd16x2_clear();
 8001ab6:	f7ff fdfd 	bl	80016b4 <_Z13lcd16x2_clearv>
		lcd16x2_1stLine();
 8001aba:	f7ff fdc3 	bl	8001644 <_Z15lcd16x2_1stLinev>
		lcd16x2_printf("Setpoint: %.1f L/min", setpoint);
 8001abe:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <main+0x410>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd64 	bl	8000590 <__aeabi_f2d>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	481b      	ldr	r0, [pc, #108]	; (8001b3c <main+0x414>)
 8001ace:	f7ff fdfb 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
		lcd16x2_2ndLine();
 8001ad2:	f7ff fdbf 	bl	8001654 <_Z15lcd16x2_2ndLinev>
		lcd16x2_printf("V. atual: %.1f L/min", flowSensor.getFlowFiltered());
 8001ad6:	4816      	ldr	r0, [pc, #88]	; (8001b30 <main+0x408>)
 8001ad8:	f7ff fb13 	bl	8001102 <_ZN10FlowSensor15getFlowFilteredEv>
 8001adc:	4603      	mov	r3, r0
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7fe fd56 	bl	8000590 <__aeabi_f2d>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4815      	ldr	r0, [pc, #84]	; (8001b40 <main+0x418>)
 8001aea:	f7ff fded 	bl	80016c8 <_Z14lcd16x2_printfPKcz>
		updateLCD = false;
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <main+0x40c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
	}

	HAL_Delay(1000/SAMPLING_FREQUENCY - (HAL_GetTick() - startLoopMillis));
 8001af4:	f000 ff80 	bl	80029f8 <HAL_GetTick>
 8001af8:	4602      	mov	r2, r0
 8001afa:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <main+0x41c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff f97b 	bl	8000dfc <__aeabi_ui2f>
 8001b06:	4603      	mov	r3, r0
 8001b08:	4619      	mov	r1, r3
 8001b0a:	480f      	ldr	r0, [pc, #60]	; (8001b48 <main+0x420>)
 8001b0c:	f7ff f8c4 	bl	8000c98 <__aeabi_fsub>
 8001b10:	4603      	mov	r3, r0
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fa40 	bl	8000f98 <__aeabi_f2uiz>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 ff76 	bl	8002a0c <HAL_Delay>
	startLoopMillis = HAL_GetTick();
 8001b20:	e6de      	b.n	80018e0 <main+0x1b8>
 8001b22:	bf00      	nop
 8001b24:	200004cc 	.word	0x200004cc
 8001b28:	200004d2 	.word	0x200004d2
 8001b2c:	200004d0 	.word	0x200004d0
 8001b30:	20000434 	.word	0x20000434
 8001b34:	20000084 	.word	0x20000084
 8001b38:	200004c4 	.word	0x200004c4
 8001b3c:	080084c4 	.word	0x080084c4
 8001b40:	080084dc 	.word	0x080084dc
 8001b44:	200004dc 	.word	0x200004dc
 8001b48:	42c80000 	.word	0x42c80000

08001b4c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b094      	sub	sp, #80	; 0x50
 8001b50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b56:	2228      	movs	r2, #40	; 0x28
 8001b58:	2100      	movs	r1, #0
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f003 fdc6 	bl	80056ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b70:	1d3b      	adds	r3, r7, #4
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b86:	2300      	movs	r3, #0
 8001b88:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b98:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001b9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f001 fe74 	bl	8003890 <HAL_RCC_OscConfig>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	bf14      	ite	ne
 8001bae:	2301      	movne	r3, #1
 8001bb0:	2300      	moveq	r3, #0
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8001bb8:	f000 fc22 	bl	8002400 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bbc:	230f      	movs	r3, #15
 8001bbe:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bcc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	2102      	movs	r1, #2
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f002 f8d9 	bl	8003d90 <HAL_RCC_ClockConfig>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	bf14      	ite	ne
 8001be4:	2301      	movne	r3, #1
 8001be6:	2300      	moveq	r3, #0
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8001bee:	f000 fc07 	bl	8002400 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001bf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bfa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f002 fa60 	bl	80040c4 <HAL_RCCEx_PeriphCLKConfig>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	bf14      	ite	ne
 8001c0a:	2301      	movne	r3, #1
 8001c0c:	2300      	moveq	r3, #0
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <_Z18SystemClock_Configv+0xcc>
  {
    Error_Handler();
 8001c14:	f000 fbf4 	bl	8002400 <Error_Handler>
  }
}
 8001c18:	bf00      	nop
 8001c1a:	3750      	adds	r7, #80	; 0x50
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c32:	4a1e      	ldr	r2, [pc, #120]	; (8001cac <_ZL12MX_ADC1_Initv+0x8c>)
 8001c34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c48:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c4a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001c4e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c5c:	4812      	ldr	r0, [pc, #72]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c5e:	f000 fef9 	bl	8002a54 <HAL_ADC_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	bf14      	ite	ne
 8001c68:	2301      	movne	r3, #1
 8001c6a:	2300      	moveq	r3, #0
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <_ZL12MX_ADC1_Initv+0x56>
  {
    Error_Handler();
 8001c72:	f000 fbc5 	bl	8002400 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001c76:	2300      	movs	r3, #0
 8001c78:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	4619      	mov	r1, r3
 8001c86:	4808      	ldr	r0, [pc, #32]	; (8001ca8 <_ZL12MX_ADC1_Initv+0x88>)
 8001c88:	f001 f97c 	bl	8002f84 <HAL_ADC_ConfigChannel>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	bf14      	ite	ne
 8001c92:	2301      	movne	r3, #1
 8001c94:	2300      	moveq	r3, #0
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <_ZL12MX_ADC1_Initv+0x80>
  {
    Error_Handler();
 8001c9c:	f000 fbb0 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ca0:	bf00      	nop
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200002a0 	.word	0x200002a0
 8001cac:	40012400 	.word	0x40012400

08001cb0 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b096      	sub	sp, #88	; 0x58
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
 8001cdc:	611a      	str	r2, [r3, #16]
 8001cde:	615a      	str	r2, [r3, #20]
 8001ce0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ce2:	1d3b      	adds	r3, r7, #4
 8001ce4:	2220      	movs	r2, #32
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f003 fcff 	bl	80056ec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cee:	4b57      	ldr	r3, [pc, #348]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001cf0:	4a57      	ldr	r2, [pc, #348]	; (8001e50 <_ZL12MX_TIM1_Initv+0x1a0>)
 8001cf2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 127;
 8001cf4:	4b55      	ldr	r3, [pc, #340]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001cf6:	227f      	movs	r2, #127	; 0x7f
 8001cf8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfa:	4b54      	ldr	r3, [pc, #336]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 625;
 8001d00:	4b52      	ldr	r3, [pc, #328]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d02:	f240 2271 	movw	r2, #625	; 0x271
 8001d06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d08:	4b50      	ldr	r3, [pc, #320]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d0e:	4b4f      	ldr	r3, [pc, #316]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d14:	4b4d      	ldr	r3, [pc, #308]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d1a:	484c      	ldr	r0, [pc, #304]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d1c:	f002 fb4c 	bl	80043b8 <HAL_TIM_Base_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	bf14      	ite	ne
 8001d26:	2301      	movne	r3, #1
 8001d28:	2300      	moveq	r3, #0
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <_ZL12MX_TIM1_Initv+0x84>
  {
    Error_Handler();
 8001d30:	f000 fb66 	bl	8002400 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d38:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d3a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4842      	ldr	r0, [pc, #264]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d42:	f002 fdf9 	bl	8004938 <HAL_TIM_ConfigClockSource>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	bf14      	ite	ne
 8001d4c:	2301      	movne	r3, #1
 8001d4e:	2300      	moveq	r3, #0
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <_ZL12MX_TIM1_Initv+0xaa>
  {
    Error_Handler();
 8001d56:	f000 fb53 	bl	8002400 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d5a:	483c      	ldr	r0, [pc, #240]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d5c:	f002 fbce 	bl	80044fc <HAL_TIM_PWM_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	bf14      	ite	ne
 8001d66:	2301      	movne	r3, #1
 8001d68:	2300      	moveq	r3, #0
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <_ZL12MX_TIM1_Initv+0xc4>
  {
    Error_Handler();
 8001d70:	f000 fb46 	bl	8002400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d74:	2300      	movs	r3, #0
 8001d76:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d7c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d80:	4619      	mov	r1, r3
 8001d82:	4832      	ldr	r0, [pc, #200]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001d84:	f003 f9de 	bl	8005144 <HAL_TIMEx_MasterConfigSynchronization>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	bf14      	ite	ne
 8001d8e:	2301      	movne	r3, #1
 8001d90:	2300      	moveq	r3, #0
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <_ZL12MX_TIM1_Initv+0xec>
  {
    Error_Handler();
 8001d98:	f000 fb32 	bl	8002400 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d9c:	2360      	movs	r3, #96	; 0x60
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da4:	2300      	movs	r3, #0
 8001da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001da8:	2300      	movs	r3, #0
 8001daa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001db0:	2300      	movs	r3, #0
 8001db2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001db4:	2300      	movs	r3, #0
 8001db6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4822      	ldr	r0, [pc, #136]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001dc2:	f002 fcfb 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	bf14      	ite	ne
 8001dcc:	2301      	movne	r3, #1
 8001dce:	2300      	moveq	r3, #0
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <_ZL12MX_TIM1_Initv+0x12a>
  {
    Error_Handler();
 8001dd6:	f000 fb13 	bl	8002400 <Error_Handler>
  }
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001dda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001de0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de4:	2208      	movs	r2, #8
 8001de6:	4619      	mov	r1, r3
 8001de8:	4818      	ldr	r0, [pc, #96]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001dea:	f002 fce7 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	bf14      	ite	ne
 8001df4:	2301      	movne	r3, #1
 8001df6:	2300      	moveq	r3, #0
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <_ZL12MX_TIM1_Initv+0x152>
  {
    Error_Handler();
 8001dfe:	f000 faff 	bl	8002400 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e1a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	4619      	mov	r1, r3
 8001e24:	4809      	ldr	r0, [pc, #36]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001e26:	f003 f9eb 	bl	8005200 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf14      	ite	ne
 8001e30:	2301      	movne	r3, #1
 8001e32:	2300      	moveq	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <_ZL12MX_TIM1_Initv+0x18e>
  {
    Error_Handler();
 8001e3a:	f000 fae1 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e3e:	4803      	ldr	r0, [pc, #12]	; (8001e4c <_ZL12MX_TIM1_Initv+0x19c>)
 8001e40:	f000 fbd0 	bl	80025e4 <HAL_TIM_MspPostInit>

}
 8001e44:	bf00      	nop
 8001e46:	3758      	adds	r7, #88	; 0x58
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	200002d0 	.word	0x200002d0
 8001e50:	40012c00 	.word	0x40012c00

08001e54 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e5a:	f107 0308 	add.w	r3, r7, #8
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e68:	463b      	mov	r3, r7
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e70:	4b25      	ldr	r3, [pc, #148]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001e78:	4b23      	ldr	r3, [pc, #140]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e7a:	2247      	movs	r2, #71	; 0x47
 8001e7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e7e:	4b22      	ldr	r3, [pc, #136]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e84:	4b20      	ldr	r3, [pc, #128]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e8c:	4b1e      	ldr	r3, [pc, #120]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e92:	4b1d      	ldr	r3, [pc, #116]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e98:	481b      	ldr	r0, [pc, #108]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e9a:	f002 fa8d 	bl	80043b8 <HAL_TIM_Base_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	bf14      	ite	ne
 8001ea4:	2301      	movne	r3, #1
 8001ea6:	2300      	moveq	r3, #0
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001eae:	f000 faa7 	bl	8002400 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001eb8:	f107 0308 	add.w	r3, r7, #8
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4812      	ldr	r0, [pc, #72]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ec0:	f002 fd3a 	bl	8004938 <HAL_TIM_ConfigClockSource>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	bf14      	ite	ne
 8001eca:	2301      	movne	r3, #1
 8001ecc:	2300      	moveq	r3, #0
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001ed4:	f000 fa94 	bl	8002400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001edc:	2300      	movs	r3, #0
 8001ede:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ee0:	463b      	mov	r3, r7
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4808      	ldr	r0, [pc, #32]	; (8001f08 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ee6:	f003 f92d 	bl	8005144 <HAL_TIMEx_MasterConfigSynchronization>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	bf14      	ite	ne
 8001ef0:	2301      	movne	r3, #1
 8001ef2:	2300      	moveq	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001efa:	f000 fa81 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001efe:	bf00      	nop
 8001f00:	3718      	adds	r7, #24
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	20000318 	.word	0x20000318

08001f0c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f12:	f107 0308 	add.w	r3, r7, #8
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
 8001f1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f20:	463b      	mov	r3, r7
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f28:	4b24      	ldr	r3, [pc, #144]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f2a:	4a25      	ldr	r2, [pc, #148]	; (8001fc0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001f2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f2e:	4b23      	ldr	r3, [pc, #140]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f34:	4b21      	ldr	r3, [pc, #132]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f3a:	4b20      	ldr	r3, [pc, #128]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f42:	4b1e      	ldr	r3, [pc, #120]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f48:	4b1c      	ldr	r3, [pc, #112]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f4e:	481b      	ldr	r0, [pc, #108]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f50:	f002 fa32 	bl	80043b8 <HAL_TIM_Base_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	bf14      	ite	ne
 8001f5a:	2301      	movne	r3, #1
 8001f5c:	2300      	moveq	r3, #0
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <_ZL12MX_TIM3_Initv+0x5c>
  {
    Error_Handler();
 8001f64:	f000 fa4c 	bl	8002400 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f6c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f6e:	f107 0308 	add.w	r3, r7, #8
 8001f72:	4619      	mov	r1, r3
 8001f74:	4811      	ldr	r0, [pc, #68]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f76:	f002 fcdf 	bl	8004938 <HAL_TIM_ConfigClockSource>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	bf14      	ite	ne
 8001f80:	2301      	movne	r3, #1
 8001f82:	2300      	moveq	r3, #0
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <_ZL12MX_TIM3_Initv+0x82>
  {
    Error_Handler();
 8001f8a:	f000 fa39 	bl	8002400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f96:	463b      	mov	r3, r7
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4808      	ldr	r0, [pc, #32]	; (8001fbc <_ZL12MX_TIM3_Initv+0xb0>)
 8001f9c:	f003 f8d2 	bl	8005144 <HAL_TIMEx_MasterConfigSynchronization>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	bf14      	ite	ne
 8001fa6:	2301      	movne	r3, #1
 8001fa8:	2300      	moveq	r3, #0
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <_ZL12MX_TIM3_Initv+0xa8>
  {
    Error_Handler();
 8001fb0:	f000 fa26 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fb4:	bf00      	nop
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000360 	.word	0x20000360
 8001fc0:	40000400 	.word	0x40000400

08001fc4 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	f107 0308 	add.w	r3, r7, #8
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	463b      	mov	r3, r7
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fe0:	4b24      	ldr	r3, [pc, #144]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8001fe2:	4a25      	ldr	r2, [pc, #148]	; (8002078 <_ZL12MX_TIM4_Initv+0xb4>)
 8001fe4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 - 1;
 8001fe6:	4b23      	ldr	r3, [pc, #140]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8001fe8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001fec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fee:	4b21      	ldr	r3, [pc, #132]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10 - 1;
 8001ff4:	4b1f      	ldr	r3, [pc, #124]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8001ff6:	2209      	movs	r2, #9
 8001ff8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002000:	4b1c      	ldr	r3, [pc, #112]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8002002:	2200      	movs	r2, #0
 8002004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002006:	481b      	ldr	r0, [pc, #108]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8002008:	f002 f9d6 	bl	80043b8 <HAL_TIM_Base_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	bf14      	ite	ne
 8002012:	2301      	movne	r3, #1
 8002014:	2300      	moveq	r3, #0
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <_ZL12MX_TIM4_Initv+0x5c>
  {
    Error_Handler();
 800201c:	f000 f9f0 	bl	8002400 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002024:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002026:	f107 0308 	add.w	r3, r7, #8
 800202a:	4619      	mov	r1, r3
 800202c:	4811      	ldr	r0, [pc, #68]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 800202e:	f002 fc83 	bl	8004938 <HAL_TIM_ConfigClockSource>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	bf14      	ite	ne
 8002038:	2301      	movne	r3, #1
 800203a:	2300      	moveq	r3, #0
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <_ZL12MX_TIM4_Initv+0x82>
  {
    Error_Handler();
 8002042:	f000 f9dd 	bl	8002400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002046:	2300      	movs	r3, #0
 8002048:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800204a:	2300      	movs	r3, #0
 800204c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800204e:	463b      	mov	r3, r7
 8002050:	4619      	mov	r1, r3
 8002052:	4808      	ldr	r0, [pc, #32]	; (8002074 <_ZL12MX_TIM4_Initv+0xb0>)
 8002054:	f003 f876 	bl	8005144 <HAL_TIMEx_MasterConfigSynchronization>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	bf14      	ite	ne
 800205e:	2301      	movne	r3, #1
 8002060:	2300      	moveq	r3, #0
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <_ZL12MX_TIM4_Initv+0xa8>
  {
    Error_Handler();
 8002068:	f000 f9ca 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800206c:	bf00      	nop
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	200003a8 	.word	0x200003a8
 8002078:	40000800 	.word	0x40000800

0800207c <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002080:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002082:	4a14      	ldr	r2, [pc, #80]	; (80020d4 <_ZL19MX_USART1_UART_Initv+0x58>)
 8002084:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002086:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002088:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800208c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002094:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002096:	2200      	movs	r2, #0
 8002098:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800209a:	4b0d      	ldr	r3, [pc, #52]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020a2:	220c      	movs	r2, #12
 80020a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020a6:	4b0a      	ldr	r3, [pc, #40]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020ac:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80020b2:	4807      	ldr	r0, [pc, #28]	; (80020d0 <_ZL19MX_USART1_UART_Initv+0x54>)
 80020b4:	f003 f92b 	bl	800530e <HAL_UART_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	bf14      	ite	ne
 80020be:	2301      	movne	r3, #1
 80020c0:	2300      	moveq	r3, #0
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80020c8:	f000 f99a 	bl	8002400 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80020cc:	bf00      	nop
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	200003f0 	.word	0x200003f0
 80020d4:	40013800 	.word	0x40013800

080020d8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b088      	sub	sp, #32
 80020dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020de:	f107 0310 	add.w	r3, r7, #16
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ec:	4b4f      	ldr	r3, [pc, #316]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	4a4e      	ldr	r2, [pc, #312]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 80020f2:	f043 0310 	orr.w	r3, r3, #16
 80020f6:	6193      	str	r3, [r2, #24]
 80020f8:	4b4c      	ldr	r3, [pc, #304]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	f003 0310 	and.w	r3, r3, #16
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002104:	4b49      	ldr	r3, [pc, #292]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	4a48      	ldr	r2, [pc, #288]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 800210a:	f043 0320 	orr.w	r3, r3, #32
 800210e:	6193      	str	r3, [r2, #24]
 8002110:	4b46      	ldr	r3, [pc, #280]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	f003 0320 	and.w	r3, r3, #32
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800211c:	4b43      	ldr	r3, [pc, #268]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 800211e:	699b      	ldr	r3, [r3, #24]
 8002120:	4a42      	ldr	r2, [pc, #264]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 8002122:	f043 0304 	orr.w	r3, r3, #4
 8002126:	6193      	str	r3, [r2, #24]
 8002128:	4b40      	ldr	r3, [pc, #256]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	607b      	str	r3, [r7, #4]
 8002132:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002134:	4b3d      	ldr	r3, [pc, #244]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	4a3c      	ldr	r2, [pc, #240]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	6193      	str	r3, [r2, #24]
 8002140:	4b3a      	ldr	r3, [pc, #232]	; (800222c <_ZL12MX_GPIO_Initv+0x154>)
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	603b      	str	r3, [r7, #0]
 800214a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800214c:	2200      	movs	r2, #0
 800214e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002152:	4837      	ldr	r0, [pc, #220]	; (8002230 <_ZL12MX_GPIO_Initv+0x158>)
 8002154:	f001 fb53 	bl	80037fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG_Pin|VALVE_DIR_Pin|PUMP_EN_Pin, GPIO_PIN_RESET);
 8002158:	2200      	movs	r2, #0
 800215a:	f44f 51a1 	mov.w	r1, #5152	; 0x1420
 800215e:	4835      	ldr	r0, [pc, #212]	; (8002234 <_ZL12MX_GPIO_Initv+0x15c>)
 8002160:	f001 fb4d 	bl	80037fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 8002164:	2200      	movs	r2, #0
 8002166:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
 800216a:	4833      	ldr	r0, [pc, #204]	; (8002238 <_ZL12MX_GPIO_Initv+0x160>)
 800216c:	f001 fb47 	bl	80037fe <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002170:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002176:	2301      	movs	r3, #1
 8002178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800217e:	2302      	movs	r3, #2
 8002180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002182:	f107 0310 	add.w	r3, r7, #16
 8002186:	4619      	mov	r1, r3
 8002188:	4829      	ldr	r0, [pc, #164]	; (8002230 <_ZL12MX_GPIO_Initv+0x158>)
 800218a:	f001 f99d 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SETPOINT_BUT_Pin */
  GPIO_InitStruct.Pin = SETPOINT_BUT_Pin;
 800218e:	2308      	movs	r3, #8
 8002190:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SETPOINT_BUT_GPIO_Port, &GPIO_InitStruct);
 800219a:	f107 0310 	add.w	r3, r7, #16
 800219e:	4619      	mov	r1, r3
 80021a0:	4825      	ldr	r0, [pc, #148]	; (8002238 <_ZL12MX_GPIO_Initv+0x160>)
 80021a2:	f001 f991 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLOW_SENSOR_Pin */
  GPIO_InitStruct.Pin = FLOW_SENSOR_Pin;
 80021a6:	2302      	movs	r3, #2
 80021a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021aa:	4b24      	ldr	r3, [pc, #144]	; (800223c <_ZL12MX_GPIO_Initv+0x164>)
 80021ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FLOW_SENSOR_GPIO_Port, &GPIO_InitStruct);
 80021b2:	f107 0310 	add.w	r3, r7, #16
 80021b6:	4619      	mov	r1, r3
 80021b8:	481e      	ldr	r0, [pc, #120]	; (8002234 <_ZL12MX_GPIO_Initv+0x15c>)
 80021ba:	f001 f985 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin VALVE_DIR_Pin PUMP_EN_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|VALVE_DIR_Pin|PUMP_EN_Pin;
 80021be:	f44f 53a1 	mov.w	r3, #5152	; 0x1420
 80021c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c4:	2301      	movs	r3, #1
 80021c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021cc:	2302      	movs	r3, #2
 80021ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d0:	f107 0310 	add.w	r3, r7, #16
 80021d4:	4619      	mov	r1, r3
 80021d6:	4817      	ldr	r0, [pc, #92]	; (8002234 <_ZL12MX_GPIO_Initv+0x15c>)
 80021d8:	f001 f976 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80021dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80021ea:	f107 0310 	add.w	r3, r7, #16
 80021ee:	4619      	mov	r1, r3
 80021f0:	4810      	ldr	r0, [pc, #64]	; (8002234 <_ZL12MX_GPIO_Initv+0x15c>)
 80021f2:	f001 f969 	bl	80034c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_EN_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 80021f6:	f44f 431f 	mov.w	r3, #40704	; 0x9f00
 80021fa:	613b      	str	r3, [r7, #16]
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fc:	2301      	movs	r3, #1
 80021fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002200:	2300      	movs	r3, #0
 8002202:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002204:	2301      	movs	r3, #1
 8002206:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	4619      	mov	r1, r3
 800220e:	480a      	ldr	r0, [pc, #40]	; (8002238 <_ZL12MX_GPIO_Initv+0x160>)
 8002210:	f001 f95a 	bl	80034c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002214:	2200      	movs	r2, #0
 8002216:	2100      	movs	r1, #0
 8002218:	2007      	movs	r0, #7
 800221a:	f001 f91e 	bl	800345a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800221e:	2007      	movs	r0, #7
 8002220:	f001 f937 	bl	8003492 <HAL_NVIC_EnableIRQ>

}
 8002224:	bf00      	nop
 8002226:	3720      	adds	r7, #32
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40021000 	.word	0x40021000
 8002230:	40011000 	.word	0x40011000
 8002234:	40010c00 	.word	0x40010c00
 8002238:	40010800 	.word	0x40010800
 800223c:	10110000 	.word	0x10110000

08002240 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// Callback: timer has reset
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a16      	ldr	r2, [pc, #88]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d125      	bne.n	800229c <HAL_TIM_PeriodElapsedCallback+0x5c>
	{
		flowMillisCont++;
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002252:	881b      	ldrh	r3, [r3, #0]
 8002254:	3301      	adds	r3, #1
 8002256:	b29a      	uxth	r2, r3
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800225a:	801a      	strh	r2, [r3, #0]
		if (flowMillisCont >= 200)
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800225e:	881b      	ldrh	r3, [r3, #0]
 8002260:	2bc7      	cmp	r3, #199	; 0xc7
 8002262:	d905      	bls.n	8002270 <HAL_TIM_PeriodElapsedCallback+0x30>
		{
			calculateFlow = true;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
			flowMillisCont = 0;
 800226a:	4b0f      	ldr	r3, [pc, #60]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800226c:	2200      	movs	r2, #0
 800226e:	801a      	strh	r2, [r3, #0]
		}

		LCDMillisCont++;
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	b29a      	uxth	r2, r3
 8002278:	4b0d      	ldr	r3, [pc, #52]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800227a:	801a      	strh	r2, [r3, #0]
		if (LCDMillisCont >= 1000*int(LCD_UPDATE_TIME))
 800227c:	4b0c      	ldr	r3, [pc, #48]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002284:	d30a      	bcc.n	800229c <HAL_TIM_PeriodElapsedCallback+0x5c>
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002286:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800228a:	480a      	ldr	r0, [pc, #40]	; (80022b4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800228c:	f001 facf 	bl	800382e <HAL_GPIO_TogglePin>
			updateLCD = true;
 8002290:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002292:	2201      	movs	r2, #1
 8002294:	701a      	strb	r2, [r3, #0]
			LCDMillisCont = 0;
 8002296:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002298:	2200      	movs	r2, #0
 800229a:	801a      	strh	r2, [r3, #0]
		}
	}

}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	200003a8 	.word	0x200003a8
 80022a8:	200004ce 	.word	0x200004ce
 80022ac:	200004d2 	.word	0x200004d2
 80022b0:	200004d4 	.word	0x200004d4
 80022b4:	40011000 	.word	0x40011000
 80022b8:	20000084 	.word	0x20000084

080022bc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	4603      	mov	r3, r0
 80022c4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == FLOW_SENSOR_Pin)
 80022c6:	88fb      	ldrh	r3, [r7, #6]
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d105      	bne.n	80022d8 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		flowPulsesCont++;
 80022cc:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <HAL_GPIO_EXTI_Callback+0x28>)
 80022ce:	881b      	ldrh	r3, [r3, #0]
 80022d0:	3301      	adds	r3, #1
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	4b03      	ldr	r3, [pc, #12]	; (80022e4 <HAL_GPIO_EXTI_Callback+0x28>)
 80022d6:	801a      	strh	r2, [r3, #0]
	}
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	200004d0 	.word	0x200004d0

080022e8 <_Z8sendDatav>:

void sendData()
{
 80022e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80022ec:	b08e      	sub	sp, #56	; 0x38
 80022ee:	af04      	add	r7, sp, #16
	char buffer[36];
	sprintf(buffer, "%.2f,%.2f,%.2f\n",
					(HAL_GetTick() - startMillis)/1000.0,
 80022f0:	f000 fb82 	bl	80029f8 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	4b1d      	ldr	r3, [pc, #116]	; (800236c <_Z8sendDatav+0x84>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	1ad3      	subs	r3, r2, r3
	sprintf(buffer, "%.2f,%.2f,%.2f\n",
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7fe f925 	bl	800054c <__aeabi_ui2d>
 8002302:	f04f 0200 	mov.w	r2, #0
 8002306:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <_Z8sendDatav+0x88>)
 8002308:	f7fe fac4 	bl	8000894 <__aeabi_ddiv>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4690      	mov	r8, r2
 8002312:	4699      	mov	r9, r3
					flowSensor.getFlowRaw(), flowSensor.getFlowFiltered());
 8002314:	4817      	ldr	r0, [pc, #92]	; (8002374 <_Z8sendDatav+0x8c>)
 8002316:	f7fe fee8 	bl	80010ea <_ZN10FlowSensor10getFlowRawEv>
 800231a:	4603      	mov	r3, r0
	sprintf(buffer, "%.2f,%.2f,%.2f\n",
 800231c:	4618      	mov	r0, r3
 800231e:	f7fe f937 	bl	8000590 <__aeabi_f2d>
 8002322:	4604      	mov	r4, r0
 8002324:	460d      	mov	r5, r1
					flowSensor.getFlowRaw(), flowSensor.getFlowFiltered());
 8002326:	4813      	ldr	r0, [pc, #76]	; (8002374 <_Z8sendDatav+0x8c>)
 8002328:	f7fe feeb 	bl	8001102 <_ZN10FlowSensor15getFlowFilteredEv>
 800232c:	4603      	mov	r3, r0
	sprintf(buffer, "%.2f,%.2f,%.2f\n",
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe f92e 	bl	8000590 <__aeabi_f2d>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	1d38      	adds	r0, r7, #4
 800233a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800233e:	e9cd 4500 	strd	r4, r5, [sp]
 8002342:	4642      	mov	r2, r8
 8002344:	464b      	mov	r3, r9
 8002346:	490c      	ldr	r1, [pc, #48]	; (8002378 <_Z8sendDatav+0x90>)
 8002348:	f003 fe38 	bl	8005fbc <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 100);
 800234c:	1d3b      	adds	r3, r7, #4
 800234e:	4618      	mov	r0, r3
 8002350:	f7fd fefe 	bl	8000150 <strlen>
 8002354:	4603      	mov	r3, r0
 8002356:	b29a      	uxth	r2, r3
 8002358:	1d39      	adds	r1, r7, #4
 800235a:	2364      	movs	r3, #100	; 0x64
 800235c:	4807      	ldr	r0, [pc, #28]	; (800237c <_Z8sendDatav+0x94>)
 800235e:	f003 f823 	bl	80053a8 <HAL_UART_Transmit>
}
 8002362:	bf00      	nop
 8002364:	3728      	adds	r7, #40	; 0x28
 8002366:	46bd      	mov	sp, r7
 8002368:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800236c:	200004d8 	.word	0x200004d8
 8002370:	408f4000 	.word	0x408f4000
 8002374:	20000434 	.word	0x20000434
 8002378:	080084f4 	.word	0x080084f4
 800237c:	200003f0 	.word	0x200003f0

08002380 <_Z10closeValvet>:

void closeValve(uint16_t closeTime)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	80fb      	strh	r3, [r7, #6]
	//lcd16x2_clear();
	//lcd16x2_2ndLine();
	//lcd16x2_printf("Fechando %d", closeTime);
	HAL_GPIO_WritePin(VALVE_DIR_GPIO_Port, VALVE_DIR_Pin, GPIO_PIN_RESET);
 800238a:	2200      	movs	r2, #0
 800238c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002390:	4809      	ldr	r0, [pc, #36]	; (80023b8 <_Z10closeValvet+0x38>)
 8002392:	f001 fa34 	bl	80037fe <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 625);
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <_Z10closeValvet+0x3c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f240 2271 	movw	r2, #625	; 0x271
 800239e:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(closeTime);
 80023a0:	88fb      	ldrh	r3, [r7, #6]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 fb32 	bl	8002a0c <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 0);
 80023a8:	4b04      	ldr	r3, [pc, #16]	; (80023bc <_Z10closeValvet+0x3c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2200      	movs	r2, #0
 80023ae:	635a      	str	r2, [r3, #52]	; 0x34
}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	40010c00 	.word	0x40010c00
 80023bc:	200002d0 	.word	0x200002d0

080023c0 <_Z9openValvet>:

void openValve(uint16_t openTime)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	80fb      	strh	r3, [r7, #6]
	//lcd16x2_clear();
	//lcd16x2_2ndLine();
	//lcd16x2_printf("Abrindo %d", openTime);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 625);
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <_Z9openValvet+0x38>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f240 2271 	movw	r2, #625	; 0x271
 80023d2:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(VALVE_DIR_GPIO_Port, VALVE_DIR_Pin, GPIO_PIN_SET);
 80023d4:	2201      	movs	r2, #1
 80023d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023da:	4808      	ldr	r0, [pc, #32]	; (80023fc <_Z9openValvet+0x3c>)
 80023dc:	f001 fa0f 	bl	80037fe <HAL_GPIO_WritePin>
	HAL_Delay(openTime);
 80023e0:	88fb      	ldrh	r3, [r7, #6]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 fb12 	bl	8002a0c <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 0);
 80023e8:	4b03      	ldr	r3, [pc, #12]	; (80023f8 <_Z9openValvet+0x38>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2200      	movs	r2, #0
 80023ee:	635a      	str	r2, [r3, #52]	; 0x34
}
 80023f0:	bf00      	nop
 80023f2:	3708      	adds	r7, #8
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	200002d0 	.word	0x200002d0
 80023fc:	40010c00 	.word	0x40010c00

08002400 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002404:	b672      	cpsid	i
}
 8002406:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002408:	e7fe      	b.n	8002408 <Error_Handler+0x8>
	...

0800240c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d107      	bne.n	800242c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002422:	4293      	cmp	r3, r2
 8002424:	d102      	bne.n	800242c <_Z41__static_initialization_and_destruction_0ii+0x20>
FlowSensor flowSensor;
 8002426:	4803      	ldr	r0, [pc, #12]	; (8002434 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8002428:	f7fe fe52 	bl	80010d0 <_ZN10FlowSensorC1Ev>
}
 800242c:	bf00      	nop
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20000434 	.word	0x20000434

08002438 <_GLOBAL__sub_I__Z18lcd16x2_init_8bitsP12GPIO_TypeDefttS0_ttttS0_tttt>:
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
 800243c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002440:	2001      	movs	r0, #1
 8002442:	f7ff ffe3 	bl	800240c <_Z41__static_initialization_and_destruction_0ii>
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800244e:	4b15      	ldr	r3, [pc, #84]	; (80024a4 <HAL_MspInit+0x5c>)
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	4a14      	ldr	r2, [pc, #80]	; (80024a4 <HAL_MspInit+0x5c>)
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	6193      	str	r3, [r2, #24]
 800245a:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <HAL_MspInit+0x5c>)
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002466:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <HAL_MspInit+0x5c>)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	4a0e      	ldr	r2, [pc, #56]	; (80024a4 <HAL_MspInit+0x5c>)
 800246c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002470:	61d3      	str	r3, [r2, #28]
 8002472:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <HAL_MspInit+0x5c>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247a:	607b      	str	r3, [r7, #4]
 800247c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800247e:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <HAL_MspInit+0x60>)
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	4a04      	ldr	r2, [pc, #16]	; (80024a8 <HAL_MspInit+0x60>)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40010000 	.word	0x40010000

080024ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b4:	f107 0310 	add.w	r3, r7, #16
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a14      	ldr	r2, [pc, #80]	; (8002518 <HAL_ADC_MspInit+0x6c>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d121      	bne.n	8002510 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024cc:	4b13      	ldr	r3, [pc, #76]	; (800251c <HAL_ADC_MspInit+0x70>)
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	4a12      	ldr	r2, [pc, #72]	; (800251c <HAL_ADC_MspInit+0x70>)
 80024d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024d6:	6193      	str	r3, [r2, #24]
 80024d8:	4b10      	ldr	r3, [pc, #64]	; (800251c <HAL_ADC_MspInit+0x70>)
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e4:	4b0d      	ldr	r3, [pc, #52]	; (800251c <HAL_ADC_MspInit+0x70>)
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	4a0c      	ldr	r2, [pc, #48]	; (800251c <HAL_ADC_MspInit+0x70>)
 80024ea:	f043 0304 	orr.w	r3, r3, #4
 80024ee:	6193      	str	r3, [r2, #24]
 80024f0:	4b0a      	ldr	r3, [pc, #40]	; (800251c <HAL_ADC_MspInit+0x70>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = SETPOINT_POT_Pin;
 80024fc:	2301      	movs	r3, #1
 80024fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002500:	2303      	movs	r3, #3
 8002502:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SETPOINT_POT_GPIO_Port, &GPIO_InitStruct);
 8002504:	f107 0310 	add.w	r3, r7, #16
 8002508:	4619      	mov	r1, r3
 800250a:	4805      	ldr	r0, [pc, #20]	; (8002520 <HAL_ADC_MspInit+0x74>)
 800250c:	f000 ffdc 	bl	80034c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002510:	bf00      	nop
 8002512:	3720      	adds	r7, #32
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40012400 	.word	0x40012400
 800251c:	40021000 	.word	0x40021000
 8002520:	40010800 	.word	0x40010800

08002524 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a28      	ldr	r2, [pc, #160]	; (80025d4 <HAL_TIM_Base_MspInit+0xb0>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d10c      	bne.n	8002550 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002536:	4b28      	ldr	r3, [pc, #160]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	4a27      	ldr	r2, [pc, #156]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 800253c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002540:	6193      	str	r3, [r2, #24]
 8002542:	4b25      	ldr	r3, [pc, #148]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800254e:	e03c      	b.n	80025ca <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002558:	d10c      	bne.n	8002574 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800255a:	4b1f      	ldr	r3, [pc, #124]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	4a1e      	ldr	r2, [pc, #120]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	61d3      	str	r3, [r2, #28]
 8002566:	4b1c      	ldr	r3, [pc, #112]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	693b      	ldr	r3, [r7, #16]
}
 8002572:	e02a      	b.n	80025ca <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a18      	ldr	r2, [pc, #96]	; (80025dc <HAL_TIM_Base_MspInit+0xb8>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d10c      	bne.n	8002598 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800257e:	4b16      	ldr	r3, [pc, #88]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	4a15      	ldr	r2, [pc, #84]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 8002584:	f043 0302 	orr.w	r3, r3, #2
 8002588:	61d3      	str	r3, [r2, #28]
 800258a:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
}
 8002596:	e018      	b.n	80025ca <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a10      	ldr	r2, [pc, #64]	; (80025e0 <HAL_TIM_Base_MspInit+0xbc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d113      	bne.n	80025ca <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025a2:	4b0d      	ldr	r3, [pc, #52]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4a0c      	ldr	r2, [pc, #48]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 80025a8:	f043 0304 	orr.w	r3, r3, #4
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <HAL_TIM_Base_MspInit+0xb4>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80025ba:	2200      	movs	r2, #0
 80025bc:	2100      	movs	r1, #0
 80025be:	201e      	movs	r0, #30
 80025c0:	f000 ff4b 	bl	800345a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80025c4:	201e      	movs	r0, #30
 80025c6:	f000 ff64 	bl	8003492 <HAL_NVIC_EnableIRQ>
}
 80025ca:	bf00      	nop
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40012c00 	.word	0x40012c00
 80025d8:	40021000 	.word	0x40021000
 80025dc:	40000400 	.word	0x40000400
 80025e0:	40000800 	.word	0x40000800

080025e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	f107 0310 	add.w	r3, r7, #16
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a10      	ldr	r2, [pc, #64]	; (8002640 <HAL_TIM_MspPostInit+0x5c>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d118      	bne.n	8002636 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002604:	4b0f      	ldr	r3, [pc, #60]	; (8002644 <HAL_TIM_MspPostInit+0x60>)
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	4a0e      	ldr	r2, [pc, #56]	; (8002644 <HAL_TIM_MspPostInit+0x60>)
 800260a:	f043 0308 	orr.w	r3, r3, #8
 800260e:	6193      	str	r3, [r2, #24]
 8002610:	4b0c      	ldr	r3, [pc, #48]	; (8002644 <HAL_TIM_MspPostInit+0x60>)
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	f003 0308 	and.w	r3, r3, #8
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = VALVE_PWM_Pin|PUMP_PWM_Pin;
 800261c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002620:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002622:	2302      	movs	r3, #2
 8002624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002626:	2302      	movs	r3, #2
 8002628:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800262a:	f107 0310 	add.w	r3, r7, #16
 800262e:	4619      	mov	r1, r3
 8002630:	4805      	ldr	r0, [pc, #20]	; (8002648 <HAL_TIM_MspPostInit+0x64>)
 8002632:	f000 ff49 	bl	80034c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002636:	bf00      	nop
 8002638:	3720      	adds	r7, #32
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	40012c00 	.word	0x40012c00
 8002644:	40021000 	.word	0x40021000
 8002648:	40010c00 	.word	0x40010c00

0800264c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08a      	sub	sp, #40	; 0x28
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 0314 	add.w	r3, r7, #20
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a22      	ldr	r2, [pc, #136]	; (80026f0 <HAL_UART_MspInit+0xa4>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d13d      	bne.n	80026e8 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800266c:	4b21      	ldr	r3, [pc, #132]	; (80026f4 <HAL_UART_MspInit+0xa8>)
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	4a20      	ldr	r2, [pc, #128]	; (80026f4 <HAL_UART_MspInit+0xa8>)
 8002672:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002676:	6193      	str	r3, [r2, #24]
 8002678:	4b1e      	ldr	r3, [pc, #120]	; (80026f4 <HAL_UART_MspInit+0xa8>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002684:	4b1b      	ldr	r3, [pc, #108]	; (80026f4 <HAL_UART_MspInit+0xa8>)
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	4a1a      	ldr	r2, [pc, #104]	; (80026f4 <HAL_UART_MspInit+0xa8>)
 800268a:	f043 0308 	orr.w	r3, r3, #8
 800268e:	6193      	str	r3, [r2, #24]
 8002690:	4b18      	ldr	r3, [pc, #96]	; (80026f4 <HAL_UART_MspInit+0xa8>)
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800269c:	2340      	movs	r3, #64	; 0x40
 800269e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a0:	2302      	movs	r3, #2
 80026a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026a4:	2303      	movs	r3, #3
 80026a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a8:	f107 0314 	add.w	r3, r7, #20
 80026ac:	4619      	mov	r1, r3
 80026ae:	4812      	ldr	r0, [pc, #72]	; (80026f8 <HAL_UART_MspInit+0xac>)
 80026b0:	f000 ff0a 	bl	80034c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026b8:	2300      	movs	r3, #0
 80026ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	4619      	mov	r1, r3
 80026c6:	480c      	ldr	r0, [pc, #48]	; (80026f8 <HAL_UART_MspInit+0xac>)
 80026c8:	f000 fefe 	bl	80034c8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <HAL_UART_MspInit+0xb0>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	627b      	str	r3, [r7, #36]	; 0x24
 80026d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80026d8:	627b      	str	r3, [r7, #36]	; 0x24
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	f043 0304 	orr.w	r3, r3, #4
 80026e0:	627b      	str	r3, [r7, #36]	; 0x24
 80026e2:	4a06      	ldr	r2, [pc, #24]	; (80026fc <HAL_UART_MspInit+0xb0>)
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80026e8:	bf00      	nop
 80026ea:	3728      	adds	r7, #40	; 0x28
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40013800 	.word	0x40013800
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40010c00 	.word	0x40010c00
 80026fc:	40010000 	.word	0x40010000

08002700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002704:	e7fe      	b.n	8002704 <NMI_Handler+0x4>

08002706 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800270a:	e7fe      	b.n	800270a <HardFault_Handler+0x4>

0800270c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002710:	e7fe      	b.n	8002710 <MemManage_Handler+0x4>

08002712 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002712:	b480      	push	{r7}
 8002714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002716:	e7fe      	b.n	8002716 <BusFault_Handler+0x4>

08002718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800271c:	e7fe      	b.n	800271c <UsageFault_Handler+0x4>

0800271e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr

0800272a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800272a:	b480      	push	{r7}
 800272c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr

08002736 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002736:	b480      	push	{r7}
 8002738:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr

08002742 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002742:	b580      	push	{r7, lr}
 8002744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002746:	f000 f945 	bl	80029d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}

0800274e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002752:	2002      	movs	r0, #2
 8002754:	f001 f884 	bl	8003860 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002758:	bf00      	nop
 800275a:	bd80      	pop	{r7, pc}

0800275c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002760:	4802      	ldr	r0, [pc, #8]	; (800276c <TIM4_IRQHandler+0x10>)
 8002762:	f001 ff23 	bl	80045ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	200003a8 	.word	0x200003a8

08002770 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
	return 1;
 8002774:	2301      	movs	r3, #1
}
 8002776:	4618      	mov	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <_kill>:

int _kill(int pid, int sig)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002788:	f002 ff78 	bl	800567c <__errno>
 800278c:	4603      	mov	r3, r0
 800278e:	2216      	movs	r2, #22
 8002790:	601a      	str	r2, [r3, #0]
	return -1;
 8002792:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <_exit>:

void _exit (int status)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80027a6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7ff ffe7 	bl	800277e <_kill>
	while (1) {}		/* Make sure we hang here */
 80027b0:	e7fe      	b.n	80027b0 <_exit+0x12>

080027b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b086      	sub	sp, #24
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	60f8      	str	r0, [r7, #12]
 80027ba:	60b9      	str	r1, [r7, #8]
 80027bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027be:	2300      	movs	r3, #0
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	e00a      	b.n	80027da <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027c4:	f3af 8000 	nop.w
 80027c8:	4601      	mov	r1, r0
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	60ba      	str	r2, [r7, #8]
 80027d0:	b2ca      	uxtb	r2, r1
 80027d2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	3301      	adds	r3, #1
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	429a      	cmp	r2, r3
 80027e0:	dbf0      	blt.n	80027c4 <_read+0x12>
	}

return len;
 80027e2:	687b      	ldr	r3, [r7, #4]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f8:	2300      	movs	r3, #0
 80027fa:	617b      	str	r3, [r7, #20]
 80027fc:	e009      	b.n	8002812 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	60ba      	str	r2, [r7, #8]
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	3301      	adds	r3, #1
 8002810:	617b      	str	r3, [r7, #20]
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	429a      	cmp	r2, r3
 8002818:	dbf1      	blt.n	80027fe <_write+0x12>
	}
	return len;
 800281a:	687b      	ldr	r3, [r7, #4]
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}

08002824 <_close>:

int _close(int file)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
	return -1;
 800282c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002830:	4618      	mov	r0, r3
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr

0800283a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
 8002842:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800284a:	605a      	str	r2, [r3, #4]
	return 0;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <_isatty>:

int _isatty(int file)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
	return 1;
 8002860:	2301      	movs	r3, #1
}
 8002862:	4618      	mov	r0, r3
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
	return 0;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3714      	adds	r7, #20
 800287e:	46bd      	mov	sp, r7
 8002880:	bc80      	pop	{r7}
 8002882:	4770      	bx	lr

08002884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800288c:	4a14      	ldr	r2, [pc, #80]	; (80028e0 <_sbrk+0x5c>)
 800288e:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <_sbrk+0x60>)
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002898:	4b13      	ldr	r3, [pc, #76]	; (80028e8 <_sbrk+0x64>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d102      	bne.n	80028a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028a0:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <_sbrk+0x64>)
 80028a2:	4a12      	ldr	r2, [pc, #72]	; (80028ec <_sbrk+0x68>)
 80028a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028a6:	4b10      	ldr	r3, [pc, #64]	; (80028e8 <_sbrk+0x64>)
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4413      	add	r3, r2
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d207      	bcs.n	80028c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028b4:	f002 fee2 	bl	800567c <__errno>
 80028b8:	4603      	mov	r3, r0
 80028ba:	220c      	movs	r2, #12
 80028bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028c2:	e009      	b.n	80028d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028c4:	4b08      	ldr	r3, [pc, #32]	; (80028e8 <_sbrk+0x64>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ca:	4b07      	ldr	r3, [pc, #28]	; (80028e8 <_sbrk+0x64>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4413      	add	r3, r2
 80028d2:	4a05      	ldr	r2, [pc, #20]	; (80028e8 <_sbrk+0x64>)
 80028d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028d6:	68fb      	ldr	r3, [r7, #12]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3718      	adds	r7, #24
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20005000 	.word	0x20005000
 80028e4:	00000400 	.word	0x00000400
 80028e8:	200004e0 	.word	0x200004e0
 80028ec:	20000500 	.word	0x20000500

080028f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028fc:	480c      	ldr	r0, [pc, #48]	; (8002930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028fe:	490d      	ldr	r1, [pc, #52]	; (8002934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002900:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002904:	e002      	b.n	800290c <LoopCopyDataInit>

08002906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800290a:	3304      	adds	r3, #4

0800290c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800290c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002910:	d3f9      	bcc.n	8002906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002912:	4a0a      	ldr	r2, [pc, #40]	; (800293c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002914:	4c0a      	ldr	r4, [pc, #40]	; (8002940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002918:	e001      	b.n	800291e <LoopFillZerobss>

0800291a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800291a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800291c:	3204      	adds	r2, #4

0800291e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002920:	d3fb      	bcc.n	800291a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002922:	f7ff ffe5 	bl	80028f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002926:	f002 feaf 	bl	8005688 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800292a:	f7fe fefd 	bl	8001728 <main>
  bx lr
 800292e:	4770      	bx	lr
  ldr r0, =_sdata
 8002930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002934:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8002938:	08008928 	.word	0x08008928
  ldr r2, =_sbss
 800293c:	20000264 	.word	0x20000264
  ldr r4, =_ebss
 8002940:	20000500 	.word	0x20000500

08002944 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002944:	e7fe      	b.n	8002944 <ADC1_2_IRQHandler>
	...

08002948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800294c:	4b08      	ldr	r3, [pc, #32]	; (8002970 <HAL_Init+0x28>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a07      	ldr	r2, [pc, #28]	; (8002970 <HAL_Init+0x28>)
 8002952:	f043 0310 	orr.w	r3, r3, #16
 8002956:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002958:	2003      	movs	r0, #3
 800295a:	f000 fd73 	bl	8003444 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800295e:	200f      	movs	r0, #15
 8002960:	f000 f808 	bl	8002974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002964:	f7ff fd70 	bl	8002448 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40022000 	.word	0x40022000

08002974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800297c:	4b12      	ldr	r3, [pc, #72]	; (80029c8 <HAL_InitTick+0x54>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b12      	ldr	r3, [pc, #72]	; (80029cc <HAL_InitTick+0x58>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	4619      	mov	r1, r3
 8002986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800298a:	fbb3 f3f1 	udiv	r3, r3, r1
 800298e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fd8b 	bl	80034ae <HAL_SYSTICK_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e00e      	b.n	80029c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b0f      	cmp	r3, #15
 80029a6:	d80a      	bhi.n	80029be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029a8:	2200      	movs	r2, #0
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029b0:	f000 fd53 	bl	800345a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029b4:	4a06      	ldr	r2, [pc, #24]	; (80029d0 <HAL_InitTick+0x5c>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e000      	b.n	80029c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000088 	.word	0x20000088
 80029cc:	20000090 	.word	0x20000090
 80029d0:	2000008c 	.word	0x2000008c

080029d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d8:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <HAL_IncTick+0x1c>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b05      	ldr	r3, [pc, #20]	; (80029f4 <HAL_IncTick+0x20>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4413      	add	r3, r2
 80029e4:	4a03      	ldr	r2, [pc, #12]	; (80029f4 <HAL_IncTick+0x20>)
 80029e6:	6013      	str	r3, [r2, #0]
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr
 80029f0:	20000090 	.word	0x20000090
 80029f4:	200004ec 	.word	0x200004ec

080029f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  return uwTick;
 80029fc:	4b02      	ldr	r3, [pc, #8]	; (8002a08 <HAL_GetTick+0x10>)
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr
 8002a08:	200004ec 	.word	0x200004ec

08002a0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a14:	f7ff fff0 	bl	80029f8 <HAL_GetTick>
 8002a18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a24:	d005      	beq.n	8002a32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a26:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <HAL_Delay+0x44>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4413      	add	r3, r2
 8002a30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a32:	bf00      	nop
 8002a34:	f7ff ffe0 	bl	80029f8 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d8f7      	bhi.n	8002a34 <HAL_Delay+0x28>
  {
  }
}
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000090 	.word	0x20000090

08002a54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e0be      	b.n	8002bf4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d109      	bne.n	8002a98 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff fd0a 	bl	80024ac <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 fbc5 	bl	8003228 <ADC_ConversionStop_Disable>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f040 8099 	bne.w	8002be2 <HAL_ADC_Init+0x18e>
 8002ab0:	7dfb      	ldrb	r3, [r7, #23]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f040 8095 	bne.w	8002be2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ac0:	f023 0302 	bic.w	r3, r3, #2
 8002ac4:	f043 0202 	orr.w	r2, r3, #2
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ad4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	7b1b      	ldrb	r3, [r3, #12]
 8002ada:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002adc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aec:	d003      	beq.n	8002af6 <HAL_ADC_Init+0xa2>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d102      	bne.n	8002afc <HAL_ADC_Init+0xa8>
 8002af6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002afa:	e000      	b.n	8002afe <HAL_ADC_Init+0xaa>
 8002afc:	2300      	movs	r3, #0
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	7d1b      	ldrb	r3, [r3, #20]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d119      	bne.n	8002b40 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	7b1b      	ldrb	r3, [r3, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d109      	bne.n	8002b28 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	035a      	lsls	r2, r3, #13
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	e00b      	b.n	8002b40 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2c:	f043 0220 	orr.w	r2, r3, #32
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b38:	f043 0201 	orr.w	r2, r3, #1
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	4b28      	ldr	r3, [pc, #160]	; (8002bfc <HAL_ADC_Init+0x1a8>)
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6812      	ldr	r2, [r2, #0]
 8002b62:	68b9      	ldr	r1, [r7, #8]
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b70:	d003      	beq.n	8002b7a <HAL_ADC_Init+0x126>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d104      	bne.n	8002b84 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	051b      	lsls	r3, r3, #20
 8002b82:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	4b18      	ldr	r3, [pc, #96]	; (8002c00 <HAL_ADC_Init+0x1ac>)
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d10b      	bne.n	8002bc0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb2:	f023 0303 	bic.w	r3, r3, #3
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002bbe:	e018      	b.n	8002bf2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc4:	f023 0312 	bic.w	r3, r3, #18
 8002bc8:	f043 0210 	orr.w	r2, r3, #16
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd4:	f043 0201 	orr.w	r2, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002be0:	e007      	b.n	8002bf2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be6:	f043 0210 	orr.w	r2, r3, #16
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002bf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	ffe1f7fd 	.word	0xffe1f7fd
 8002c00:	ff1f0efe 	.word	0xff1f0efe

08002c04 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d101      	bne.n	8002c1e <HAL_ADC_Start+0x1a>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	e098      	b.n	8002d50 <HAL_ADC_Start+0x14c>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 faa4 	bl	8003174 <ADC_Enable>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f040 8087 	bne.w	8002d46 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c40:	f023 0301 	bic.w	r3, r3, #1
 8002c44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a41      	ldr	r2, [pc, #260]	; (8002d58 <HAL_ADC_Start+0x154>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d105      	bne.n	8002c62 <HAL_ADC_Start+0x5e>
 8002c56:	4b41      	ldr	r3, [pc, #260]	; (8002d5c <HAL_ADC_Start+0x158>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d115      	bne.n	8002c8e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c66:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d026      	beq.n	8002cca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c8c:	e01d      	b.n	8002cca <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c92:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a2f      	ldr	r2, [pc, #188]	; (8002d5c <HAL_ADC_Start+0x158>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d004      	beq.n	8002cae <HAL_ADC_Start+0xaa>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a2b      	ldr	r2, [pc, #172]	; (8002d58 <HAL_ADC_Start+0x154>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d10d      	bne.n	8002cca <HAL_ADC_Start+0xc6>
 8002cae:	4b2b      	ldr	r3, [pc, #172]	; (8002d5c <HAL_ADC_Start+0x158>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002cc2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d006      	beq.n	8002ce4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cda:	f023 0206 	bic.w	r2, r3, #6
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ce2:	e002      	b.n	8002cea <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f06f 0202 	mvn.w	r2, #2
 8002cfa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002d06:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002d0a:	d113      	bne.n	8002d34 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002d10:	4a11      	ldr	r2, [pc, #68]	; (8002d58 <HAL_ADC_Start+0x154>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d105      	bne.n	8002d22 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002d16:	4b11      	ldr	r3, [pc, #68]	; (8002d5c <HAL_ADC_Start+0x158>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d108      	bne.n	8002d34 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002d30:	609a      	str	r2, [r3, #8]
 8002d32:	e00c      	b.n	8002d4e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	e003      	b.n	8002d4e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	40012800 	.word	0x40012800
 8002d5c:	40012400 	.word	0x40012400

08002d60 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002d60:	b590      	push	{r4, r7, lr}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002d72:	2300      	movs	r3, #0
 8002d74:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d76:	f7ff fe3f 	bl	80029f8 <HAL_GetTick>
 8002d7a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00b      	beq.n	8002da2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8e:	f043 0220 	orr.w	r2, r3, #32
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e0d3      	b.n	8002f4a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d131      	bne.n	8002e14 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d12a      	bne.n	8002e14 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002dbe:	e021      	b.n	8002e04 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dc6:	d01d      	beq.n	8002e04 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d007      	beq.n	8002dde <HAL_ADC_PollForConversion+0x7e>
 8002dce:	f7ff fe13 	bl	80029f8 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d212      	bcs.n	8002e04 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10b      	bne.n	8002e04 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df0:	f043 0204 	orr.w	r2, r3, #4
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e0a2      	b.n	8002f4a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d0d6      	beq.n	8002dc0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002e12:	e070      	b.n	8002ef6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002e14:	4b4f      	ldr	r3, [pc, #316]	; (8002f54 <HAL_ADC_PollForConversion+0x1f4>)
 8002e16:	681c      	ldr	r4, [r3, #0]
 8002e18:	2002      	movs	r0, #2
 8002e1a:	f001 fa09 	bl	8004230 <HAL_RCCEx_GetPeriphCLKFreq>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6919      	ldr	r1, [r3, #16]
 8002e2a:	4b4b      	ldr	r3, [pc, #300]	; (8002f58 <HAL_ADC_PollForConversion+0x1f8>)
 8002e2c:	400b      	ands	r3, r1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d118      	bne.n	8002e64 <HAL_ADC_PollForConversion+0x104>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68d9      	ldr	r1, [r3, #12]
 8002e38:	4b48      	ldr	r3, [pc, #288]	; (8002f5c <HAL_ADC_PollForConversion+0x1fc>)
 8002e3a:	400b      	ands	r3, r1
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d111      	bne.n	8002e64 <HAL_ADC_PollForConversion+0x104>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6919      	ldr	r1, [r3, #16]
 8002e46:	4b46      	ldr	r3, [pc, #280]	; (8002f60 <HAL_ADC_PollForConversion+0x200>)
 8002e48:	400b      	ands	r3, r1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d108      	bne.n	8002e60 <HAL_ADC_PollForConversion+0x100>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68d9      	ldr	r1, [r3, #12]
 8002e54:	4b43      	ldr	r3, [pc, #268]	; (8002f64 <HAL_ADC_PollForConversion+0x204>)
 8002e56:	400b      	ands	r3, r1
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d101      	bne.n	8002e60 <HAL_ADC_PollForConversion+0x100>
 8002e5c:	2314      	movs	r3, #20
 8002e5e:	e020      	b.n	8002ea2 <HAL_ADC_PollForConversion+0x142>
 8002e60:	2329      	movs	r3, #41	; 0x29
 8002e62:	e01e      	b.n	8002ea2 <HAL_ADC_PollForConversion+0x142>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6919      	ldr	r1, [r3, #16]
 8002e6a:	4b3d      	ldr	r3, [pc, #244]	; (8002f60 <HAL_ADC_PollForConversion+0x200>)
 8002e6c:	400b      	ands	r3, r1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d106      	bne.n	8002e80 <HAL_ADC_PollForConversion+0x120>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68d9      	ldr	r1, [r3, #12]
 8002e78:	4b3a      	ldr	r3, [pc, #232]	; (8002f64 <HAL_ADC_PollForConversion+0x204>)
 8002e7a:	400b      	ands	r3, r1
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00d      	beq.n	8002e9c <HAL_ADC_PollForConversion+0x13c>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6919      	ldr	r1, [r3, #16]
 8002e86:	4b38      	ldr	r3, [pc, #224]	; (8002f68 <HAL_ADC_PollForConversion+0x208>)
 8002e88:	400b      	ands	r3, r1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d108      	bne.n	8002ea0 <HAL_ADC_PollForConversion+0x140>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68d9      	ldr	r1, [r3, #12]
 8002e94:	4b34      	ldr	r3, [pc, #208]	; (8002f68 <HAL_ADC_PollForConversion+0x208>)
 8002e96:	400b      	ands	r3, r1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <HAL_ADC_PollForConversion+0x140>
 8002e9c:	2354      	movs	r3, #84	; 0x54
 8002e9e:	e000      	b.n	8002ea2 <HAL_ADC_PollForConversion+0x142>
 8002ea0:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002ea2:	fb02 f303 	mul.w	r3, r2, r3
 8002ea6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002ea8:	e021      	b.n	8002eee <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002eb0:	d01a      	beq.n	8002ee8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d007      	beq.n	8002ec8 <HAL_ADC_PollForConversion+0x168>
 8002eb8:	f7ff fd9e 	bl	80029f8 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d20f      	bcs.n	8002ee8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d90b      	bls.n	8002ee8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed4:	f043 0204 	orr.w	r2, r3, #4
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e030      	b.n	8002f4a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	3301      	adds	r3, #1
 8002eec:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d8d9      	bhi.n	8002eaa <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f06f 0212 	mvn.w	r2, #18
 8002efe:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f04:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002f16:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002f1a:	d115      	bne.n	8002f48 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d111      	bne.n	8002f48 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d105      	bne.n	8002f48 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f40:	f043 0201 	orr.w	r2, r3, #1
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	371c      	adds	r7, #28
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd90      	pop	{r4, r7, pc}
 8002f52:	bf00      	nop
 8002f54:	20000088 	.word	0x20000088
 8002f58:	24924924 	.word	0x24924924
 8002f5c:	00924924 	.word	0x00924924
 8002f60:	12492492 	.word	0x12492492
 8002f64:	00492492 	.word	0x00492492
 8002f68:	00249249 	.word	0x00249249

08002f6c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bc80      	pop	{r7}
 8002f82:	4770      	bx	lr

08002f84 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002f92:	2300      	movs	r3, #0
 8002f94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d101      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x20>
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	e0dc      	b.n	800315e <HAL_ADC_ConfigChannel+0x1da>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b06      	cmp	r3, #6
 8002fb2:	d81c      	bhi.n	8002fee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685a      	ldr	r2, [r3, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	3b05      	subs	r3, #5
 8002fc6:	221f      	movs	r2, #31
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	4019      	ands	r1, r3
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	6818      	ldr	r0, [r3, #0]
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	3b05      	subs	r3, #5
 8002fe0:	fa00 f203 	lsl.w	r2, r0, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	635a      	str	r2, [r3, #52]	; 0x34
 8002fec:	e03c      	b.n	8003068 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2b0c      	cmp	r3, #12
 8002ff4:	d81c      	bhi.n	8003030 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	4613      	mov	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	3b23      	subs	r3, #35	; 0x23
 8003008:	221f      	movs	r2, #31
 800300a:	fa02 f303 	lsl.w	r3, r2, r3
 800300e:	43db      	mvns	r3, r3
 8003010:	4019      	ands	r1, r3
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	4613      	mov	r3, r2
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4413      	add	r3, r2
 8003020:	3b23      	subs	r3, #35	; 0x23
 8003022:	fa00 f203 	lsl.w	r2, r0, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	631a      	str	r2, [r3, #48]	; 0x30
 800302e:	e01b      	b.n	8003068 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	4613      	mov	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	4413      	add	r3, r2
 8003040:	3b41      	subs	r3, #65	; 0x41
 8003042:	221f      	movs	r2, #31
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	4019      	ands	r1, r3
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	3b41      	subs	r3, #65	; 0x41
 800305c:	fa00 f203 	lsl.w	r2, r0, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2b09      	cmp	r3, #9
 800306e:	d91c      	bls.n	80030aa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68d9      	ldr	r1, [r3, #12]
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	4613      	mov	r3, r2
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	4413      	add	r3, r2
 8003080:	3b1e      	subs	r3, #30
 8003082:	2207      	movs	r2, #7
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	43db      	mvns	r3, r3
 800308a:	4019      	ands	r1, r3
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	6898      	ldr	r0, [r3, #8]
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	4613      	mov	r3, r2
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	4413      	add	r3, r2
 800309a:	3b1e      	subs	r3, #30
 800309c:	fa00 f203 	lsl.w	r2, r0, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	60da      	str	r2, [r3, #12]
 80030a8:	e019      	b.n	80030de <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6919      	ldr	r1, [r3, #16]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4613      	mov	r3, r2
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	4413      	add	r3, r2
 80030ba:	2207      	movs	r2, #7
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	4019      	ands	r1, r3
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	6898      	ldr	r0, [r3, #8]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	4613      	mov	r3, r2
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	4413      	add	r3, r2
 80030d2:	fa00 f203 	lsl.w	r2, r0, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b10      	cmp	r3, #16
 80030e4:	d003      	beq.n	80030ee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80030ea:	2b11      	cmp	r3, #17
 80030ec:	d132      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a1d      	ldr	r2, [pc, #116]	; (8003168 <HAL_ADC_ConfigChannel+0x1e4>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d125      	bne.n	8003144 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d126      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003114:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2b10      	cmp	r3, #16
 800311c:	d11a      	bne.n	8003154 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800311e:	4b13      	ldr	r3, [pc, #76]	; (800316c <HAL_ADC_ConfigChannel+0x1e8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a13      	ldr	r2, [pc, #76]	; (8003170 <HAL_ADC_ConfigChannel+0x1ec>)
 8003124:	fba2 2303 	umull	r2, r3, r2, r3
 8003128:	0c9a      	lsrs	r2, r3, #18
 800312a:	4613      	mov	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003134:	e002      	b.n	800313c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	3b01      	subs	r3, #1
 800313a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1f9      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x1b2>
 8003142:	e007      	b.n	8003154 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003148:	f043 0220 	orr.w	r2, r3, #32
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800315c:	7bfb      	ldrb	r3, [r7, #15]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr
 8003168:	40012400 	.word	0x40012400
 800316c:	20000088 	.word	0x20000088
 8003170:	431bde83 	.word	0x431bde83

08003174 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b01      	cmp	r3, #1
 8003190:	d040      	beq.n	8003214 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 0201 	orr.w	r2, r2, #1
 80031a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031a2:	4b1f      	ldr	r3, [pc, #124]	; (8003220 <ADC_Enable+0xac>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a1f      	ldr	r2, [pc, #124]	; (8003224 <ADC_Enable+0xb0>)
 80031a8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ac:	0c9b      	lsrs	r3, r3, #18
 80031ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80031b0:	e002      	b.n	80031b8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	3b01      	subs	r3, #1
 80031b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f9      	bne.n	80031b2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80031be:	f7ff fc1b 	bl	80029f8 <HAL_GetTick>
 80031c2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80031c4:	e01f      	b.n	8003206 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80031c6:	f7ff fc17 	bl	80029f8 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d918      	bls.n	8003206 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d011      	beq.n	8003206 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e6:	f043 0210 	orr.w	r2, r3, #16
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f2:	f043 0201 	orr.w	r2, r3, #1
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e007      	b.n	8003216 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	d1d8      	bne.n	80031c6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	20000088 	.word	0x20000088
 8003224:	431bde83 	.word	0x431bde83

08003228 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b01      	cmp	r3, #1
 8003240:	d12e      	bne.n	80032a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0201 	bic.w	r2, r2, #1
 8003250:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003252:	f7ff fbd1 	bl	80029f8 <HAL_GetTick>
 8003256:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003258:	e01b      	b.n	8003292 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800325a:	f7ff fbcd 	bl	80029f8 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d914      	bls.n	8003292 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b01      	cmp	r3, #1
 8003274:	d10d      	bne.n	8003292 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327a:	f043 0210 	orr.w	r2, r3, #16
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	f043 0201 	orr.w	r2, r3, #1
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e007      	b.n	80032a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b01      	cmp	r3, #1
 800329e:	d0dc      	beq.n	800325a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
	...

080032ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032bc:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <__NVIC_SetPriorityGrouping+0x44>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032c8:	4013      	ands	r3, r2
 80032ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032de:	4a04      	ldr	r2, [pc, #16]	; (80032f0 <__NVIC_SetPriorityGrouping+0x44>)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	60d3      	str	r3, [r2, #12]
}
 80032e4:	bf00      	nop
 80032e6:	3714      	adds	r7, #20
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bc80      	pop	{r7}
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	e000ed00 	.word	0xe000ed00

080032f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032f8:	4b04      	ldr	r3, [pc, #16]	; (800330c <__NVIC_GetPriorityGrouping+0x18>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	0a1b      	lsrs	r3, r3, #8
 80032fe:	f003 0307 	and.w	r3, r3, #7
}
 8003302:	4618      	mov	r0, r3
 8003304:	46bd      	mov	sp, r7
 8003306:	bc80      	pop	{r7}
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	e000ed00 	.word	0xe000ed00

08003310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	4603      	mov	r3, r0
 8003318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800331a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331e:	2b00      	cmp	r3, #0
 8003320:	db0b      	blt.n	800333a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003322:	79fb      	ldrb	r3, [r7, #7]
 8003324:	f003 021f 	and.w	r2, r3, #31
 8003328:	4906      	ldr	r1, [pc, #24]	; (8003344 <__NVIC_EnableIRQ+0x34>)
 800332a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332e:	095b      	lsrs	r3, r3, #5
 8003330:	2001      	movs	r0, #1
 8003332:	fa00 f202 	lsl.w	r2, r0, r2
 8003336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr
 8003344:	e000e100 	.word	0xe000e100

08003348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	6039      	str	r1, [r7, #0]
 8003352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003358:	2b00      	cmp	r3, #0
 800335a:	db0a      	blt.n	8003372 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	b2da      	uxtb	r2, r3
 8003360:	490c      	ldr	r1, [pc, #48]	; (8003394 <__NVIC_SetPriority+0x4c>)
 8003362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003366:	0112      	lsls	r2, r2, #4
 8003368:	b2d2      	uxtb	r2, r2
 800336a:	440b      	add	r3, r1
 800336c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003370:	e00a      	b.n	8003388 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	b2da      	uxtb	r2, r3
 8003376:	4908      	ldr	r1, [pc, #32]	; (8003398 <__NVIC_SetPriority+0x50>)
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	f003 030f 	and.w	r3, r3, #15
 800337e:	3b04      	subs	r3, #4
 8003380:	0112      	lsls	r2, r2, #4
 8003382:	b2d2      	uxtb	r2, r2
 8003384:	440b      	add	r3, r1
 8003386:	761a      	strb	r2, [r3, #24]
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	bc80      	pop	{r7}
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	e000e100 	.word	0xe000e100
 8003398:	e000ed00 	.word	0xe000ed00

0800339c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800339c:	b480      	push	{r7}
 800339e:	b089      	sub	sp, #36	; 0x24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	f1c3 0307 	rsb	r3, r3, #7
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	bf28      	it	cs
 80033ba:	2304      	movcs	r3, #4
 80033bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	3304      	adds	r3, #4
 80033c2:	2b06      	cmp	r3, #6
 80033c4:	d902      	bls.n	80033cc <NVIC_EncodePriority+0x30>
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	3b03      	subs	r3, #3
 80033ca:	e000      	b.n	80033ce <NVIC_EncodePriority+0x32>
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43da      	mvns	r2, r3
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	401a      	ands	r2, r3
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	fa01 f303 	lsl.w	r3, r1, r3
 80033ee:	43d9      	mvns	r1, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f4:	4313      	orrs	r3, r2
         );
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3724      	adds	r7, #36	; 0x24
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr

08003400 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3b01      	subs	r3, #1
 800340c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003410:	d301      	bcc.n	8003416 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003412:	2301      	movs	r3, #1
 8003414:	e00f      	b.n	8003436 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003416:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <SysTick_Config+0x40>)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3b01      	subs	r3, #1
 800341c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800341e:	210f      	movs	r1, #15
 8003420:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003424:	f7ff ff90 	bl	8003348 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <SysTick_Config+0x40>)
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800342e:	4b04      	ldr	r3, [pc, #16]	; (8003440 <SysTick_Config+0x40>)
 8003430:	2207      	movs	r2, #7
 8003432:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	e000e010 	.word	0xe000e010

08003444 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ff2d 	bl	80032ac <__NVIC_SetPriorityGrouping>
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800345a:	b580      	push	{r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af00      	add	r7, sp, #0
 8003460:	4603      	mov	r3, r0
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
 8003466:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003468:	2300      	movs	r3, #0
 800346a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800346c:	f7ff ff42 	bl	80032f4 <__NVIC_GetPriorityGrouping>
 8003470:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	68b9      	ldr	r1, [r7, #8]
 8003476:	6978      	ldr	r0, [r7, #20]
 8003478:	f7ff ff90 	bl	800339c <NVIC_EncodePriority>
 800347c:	4602      	mov	r2, r0
 800347e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003482:	4611      	mov	r1, r2
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff ff5f 	bl	8003348 <__NVIC_SetPriority>
}
 800348a:	bf00      	nop
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	4603      	mov	r3, r0
 800349a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800349c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff35 	bl	8003310 <__NVIC_EnableIRQ>
}
 80034a6:	bf00      	nop
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b082      	sub	sp, #8
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff ffa2 	bl	8003400 <SysTick_Config>
 80034bc:	4603      	mov	r3, r0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b08b      	sub	sp, #44	; 0x2c
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034d2:	2300      	movs	r3, #0
 80034d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034d6:	2300      	movs	r3, #0
 80034d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034da:	e169      	b.n	80037b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034dc:	2201      	movs	r2, #1
 80034de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	69fa      	ldr	r2, [r7, #28]
 80034ec:	4013      	ands	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	f040 8158 	bne.w	80037aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	4a9a      	ldr	r2, [pc, #616]	; (8003768 <HAL_GPIO_Init+0x2a0>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d05e      	beq.n	80035c2 <HAL_GPIO_Init+0xfa>
 8003504:	4a98      	ldr	r2, [pc, #608]	; (8003768 <HAL_GPIO_Init+0x2a0>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d875      	bhi.n	80035f6 <HAL_GPIO_Init+0x12e>
 800350a:	4a98      	ldr	r2, [pc, #608]	; (800376c <HAL_GPIO_Init+0x2a4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d058      	beq.n	80035c2 <HAL_GPIO_Init+0xfa>
 8003510:	4a96      	ldr	r2, [pc, #600]	; (800376c <HAL_GPIO_Init+0x2a4>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d86f      	bhi.n	80035f6 <HAL_GPIO_Init+0x12e>
 8003516:	4a96      	ldr	r2, [pc, #600]	; (8003770 <HAL_GPIO_Init+0x2a8>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d052      	beq.n	80035c2 <HAL_GPIO_Init+0xfa>
 800351c:	4a94      	ldr	r2, [pc, #592]	; (8003770 <HAL_GPIO_Init+0x2a8>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d869      	bhi.n	80035f6 <HAL_GPIO_Init+0x12e>
 8003522:	4a94      	ldr	r2, [pc, #592]	; (8003774 <HAL_GPIO_Init+0x2ac>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d04c      	beq.n	80035c2 <HAL_GPIO_Init+0xfa>
 8003528:	4a92      	ldr	r2, [pc, #584]	; (8003774 <HAL_GPIO_Init+0x2ac>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d863      	bhi.n	80035f6 <HAL_GPIO_Init+0x12e>
 800352e:	4a92      	ldr	r2, [pc, #584]	; (8003778 <HAL_GPIO_Init+0x2b0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d046      	beq.n	80035c2 <HAL_GPIO_Init+0xfa>
 8003534:	4a90      	ldr	r2, [pc, #576]	; (8003778 <HAL_GPIO_Init+0x2b0>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d85d      	bhi.n	80035f6 <HAL_GPIO_Init+0x12e>
 800353a:	2b12      	cmp	r3, #18
 800353c:	d82a      	bhi.n	8003594 <HAL_GPIO_Init+0xcc>
 800353e:	2b12      	cmp	r3, #18
 8003540:	d859      	bhi.n	80035f6 <HAL_GPIO_Init+0x12e>
 8003542:	a201      	add	r2, pc, #4	; (adr r2, 8003548 <HAL_GPIO_Init+0x80>)
 8003544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003548:	080035c3 	.word	0x080035c3
 800354c:	0800359d 	.word	0x0800359d
 8003550:	080035af 	.word	0x080035af
 8003554:	080035f1 	.word	0x080035f1
 8003558:	080035f7 	.word	0x080035f7
 800355c:	080035f7 	.word	0x080035f7
 8003560:	080035f7 	.word	0x080035f7
 8003564:	080035f7 	.word	0x080035f7
 8003568:	080035f7 	.word	0x080035f7
 800356c:	080035f7 	.word	0x080035f7
 8003570:	080035f7 	.word	0x080035f7
 8003574:	080035f7 	.word	0x080035f7
 8003578:	080035f7 	.word	0x080035f7
 800357c:	080035f7 	.word	0x080035f7
 8003580:	080035f7 	.word	0x080035f7
 8003584:	080035f7 	.word	0x080035f7
 8003588:	080035f7 	.word	0x080035f7
 800358c:	080035a5 	.word	0x080035a5
 8003590:	080035b9 	.word	0x080035b9
 8003594:	4a79      	ldr	r2, [pc, #484]	; (800377c <HAL_GPIO_Init+0x2b4>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d013      	beq.n	80035c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800359a:	e02c      	b.n	80035f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	623b      	str	r3, [r7, #32]
          break;
 80035a2:	e029      	b.n	80035f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	3304      	adds	r3, #4
 80035aa:	623b      	str	r3, [r7, #32]
          break;
 80035ac:	e024      	b.n	80035f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	3308      	adds	r3, #8
 80035b4:	623b      	str	r3, [r7, #32]
          break;
 80035b6:	e01f      	b.n	80035f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	330c      	adds	r3, #12
 80035be:	623b      	str	r3, [r7, #32]
          break;
 80035c0:	e01a      	b.n	80035f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d102      	bne.n	80035d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035ca:	2304      	movs	r3, #4
 80035cc:	623b      	str	r3, [r7, #32]
          break;
 80035ce:	e013      	b.n	80035f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d105      	bne.n	80035e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035d8:	2308      	movs	r3, #8
 80035da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	69fa      	ldr	r2, [r7, #28]
 80035e0:	611a      	str	r2, [r3, #16]
          break;
 80035e2:	e009      	b.n	80035f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035e4:	2308      	movs	r3, #8
 80035e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	69fa      	ldr	r2, [r7, #28]
 80035ec:	615a      	str	r2, [r3, #20]
          break;
 80035ee:	e003      	b.n	80035f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035f0:	2300      	movs	r3, #0
 80035f2:	623b      	str	r3, [r7, #32]
          break;
 80035f4:	e000      	b.n	80035f8 <HAL_GPIO_Init+0x130>
          break;
 80035f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035f8:	69bb      	ldr	r3, [r7, #24]
 80035fa:	2bff      	cmp	r3, #255	; 0xff
 80035fc:	d801      	bhi.n	8003602 <HAL_GPIO_Init+0x13a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	e001      	b.n	8003606 <HAL_GPIO_Init+0x13e>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3304      	adds	r3, #4
 8003606:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	2bff      	cmp	r3, #255	; 0xff
 800360c:	d802      	bhi.n	8003614 <HAL_GPIO_Init+0x14c>
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	e002      	b.n	800361a <HAL_GPIO_Init+0x152>
 8003614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003616:	3b08      	subs	r3, #8
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	210f      	movs	r1, #15
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	fa01 f303 	lsl.w	r3, r1, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	401a      	ands	r2, r3
 800362c:	6a39      	ldr	r1, [r7, #32]
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	fa01 f303 	lsl.w	r3, r1, r3
 8003634:	431a      	orrs	r2, r3
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 80b1 	beq.w	80037aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003648:	4b4d      	ldr	r3, [pc, #308]	; (8003780 <HAL_GPIO_Init+0x2b8>)
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	4a4c      	ldr	r2, [pc, #304]	; (8003780 <HAL_GPIO_Init+0x2b8>)
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	6193      	str	r3, [r2, #24]
 8003654:	4b4a      	ldr	r3, [pc, #296]	; (8003780 <HAL_GPIO_Init+0x2b8>)
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	60bb      	str	r3, [r7, #8]
 800365e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003660:	4a48      	ldr	r2, [pc, #288]	; (8003784 <HAL_GPIO_Init+0x2bc>)
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	089b      	lsrs	r3, r3, #2
 8003666:	3302      	adds	r3, #2
 8003668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800366c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800366e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003670:	f003 0303 	and.w	r3, r3, #3
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	220f      	movs	r2, #15
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4013      	ands	r3, r2
 8003682:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a40      	ldr	r2, [pc, #256]	; (8003788 <HAL_GPIO_Init+0x2c0>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d013      	beq.n	80036b4 <HAL_GPIO_Init+0x1ec>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a3f      	ldr	r2, [pc, #252]	; (800378c <HAL_GPIO_Init+0x2c4>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00d      	beq.n	80036b0 <HAL_GPIO_Init+0x1e8>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a3e      	ldr	r2, [pc, #248]	; (8003790 <HAL_GPIO_Init+0x2c8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d007      	beq.n	80036ac <HAL_GPIO_Init+0x1e4>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a3d      	ldr	r2, [pc, #244]	; (8003794 <HAL_GPIO_Init+0x2cc>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d101      	bne.n	80036a8 <HAL_GPIO_Init+0x1e0>
 80036a4:	2303      	movs	r3, #3
 80036a6:	e006      	b.n	80036b6 <HAL_GPIO_Init+0x1ee>
 80036a8:	2304      	movs	r3, #4
 80036aa:	e004      	b.n	80036b6 <HAL_GPIO_Init+0x1ee>
 80036ac:	2302      	movs	r3, #2
 80036ae:	e002      	b.n	80036b6 <HAL_GPIO_Init+0x1ee>
 80036b0:	2301      	movs	r3, #1
 80036b2:	e000      	b.n	80036b6 <HAL_GPIO_Init+0x1ee>
 80036b4:	2300      	movs	r3, #0
 80036b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b8:	f002 0203 	and.w	r2, r2, #3
 80036bc:	0092      	lsls	r2, r2, #2
 80036be:	4093      	lsls	r3, r2
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036c6:	492f      	ldr	r1, [pc, #188]	; (8003784 <HAL_GPIO_Init+0x2bc>)
 80036c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ca:	089b      	lsrs	r3, r3, #2
 80036cc:	3302      	adds	r3, #2
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d006      	beq.n	80036ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80036e0:	4b2d      	ldr	r3, [pc, #180]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	492c      	ldr	r1, [pc, #176]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	600b      	str	r3, [r1, #0]
 80036ec:	e006      	b.n	80036fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80036ee:	4b2a      	ldr	r3, [pc, #168]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	43db      	mvns	r3, r3
 80036f6:	4928      	ldr	r1, [pc, #160]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 80036f8:	4013      	ands	r3, r2
 80036fa:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d006      	beq.n	8003716 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003708:	4b23      	ldr	r3, [pc, #140]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 800370a:	685a      	ldr	r2, [r3, #4]
 800370c:	4922      	ldr	r1, [pc, #136]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	4313      	orrs	r3, r2
 8003712:	604b      	str	r3, [r1, #4]
 8003714:	e006      	b.n	8003724 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003716:	4b20      	ldr	r3, [pc, #128]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	43db      	mvns	r3, r3
 800371e:	491e      	ldr	r1, [pc, #120]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 8003720:	4013      	ands	r3, r2
 8003722:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d006      	beq.n	800373e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003730:	4b19      	ldr	r3, [pc, #100]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	4918      	ldr	r1, [pc, #96]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	4313      	orrs	r3, r2
 800373a:	608b      	str	r3, [r1, #8]
 800373c:	e006      	b.n	800374c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800373e:	4b16      	ldr	r3, [pc, #88]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	43db      	mvns	r3, r3
 8003746:	4914      	ldr	r1, [pc, #80]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 8003748:	4013      	ands	r3, r2
 800374a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d021      	beq.n	800379c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003758:	4b0f      	ldr	r3, [pc, #60]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 800375a:	68da      	ldr	r2, [r3, #12]
 800375c:	490e      	ldr	r1, [pc, #56]	; (8003798 <HAL_GPIO_Init+0x2d0>)
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	4313      	orrs	r3, r2
 8003762:	60cb      	str	r3, [r1, #12]
 8003764:	e021      	b.n	80037aa <HAL_GPIO_Init+0x2e2>
 8003766:	bf00      	nop
 8003768:	10320000 	.word	0x10320000
 800376c:	10310000 	.word	0x10310000
 8003770:	10220000 	.word	0x10220000
 8003774:	10210000 	.word	0x10210000
 8003778:	10120000 	.word	0x10120000
 800377c:	10110000 	.word	0x10110000
 8003780:	40021000 	.word	0x40021000
 8003784:	40010000 	.word	0x40010000
 8003788:	40010800 	.word	0x40010800
 800378c:	40010c00 	.word	0x40010c00
 8003790:	40011000 	.word	0x40011000
 8003794:	40011400 	.word	0x40011400
 8003798:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800379c:	4b0b      	ldr	r3, [pc, #44]	; (80037cc <HAL_GPIO_Init+0x304>)
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	43db      	mvns	r3, r3
 80037a4:	4909      	ldr	r1, [pc, #36]	; (80037cc <HAL_GPIO_Init+0x304>)
 80037a6:	4013      	ands	r3, r2
 80037a8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	3301      	adds	r3, #1
 80037ae:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f47f ae8e 	bne.w	80034dc <HAL_GPIO_Init+0x14>
  }
}
 80037c0:	bf00      	nop
 80037c2:	bf00      	nop
 80037c4:	372c      	adds	r7, #44	; 0x2c
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr
 80037cc:	40010400 	.word	0x40010400

080037d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	887b      	ldrh	r3, [r7, #2]
 80037e2:	4013      	ands	r3, r2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037e8:	2301      	movs	r3, #1
 80037ea:	73fb      	strb	r3, [r7, #15]
 80037ec:	e001      	b.n	80037f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037ee:	2300      	movs	r3, #0
 80037f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr

080037fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
 8003806:	460b      	mov	r3, r1
 8003808:	807b      	strh	r3, [r7, #2]
 800380a:	4613      	mov	r3, r2
 800380c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800380e:	787b      	ldrb	r3, [r7, #1]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d003      	beq.n	800381c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003814:	887a      	ldrh	r2, [r7, #2]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800381a:	e003      	b.n	8003824 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800381c:	887b      	ldrh	r3, [r7, #2]
 800381e:	041a      	lsls	r2, r3, #16
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	611a      	str	r2, [r3, #16]
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	bc80      	pop	{r7}
 800382c:	4770      	bx	lr

0800382e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800382e:	b480      	push	{r7}
 8003830:	b085      	sub	sp, #20
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	460b      	mov	r3, r1
 8003838:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003840:	887a      	ldrh	r2, [r7, #2]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	4013      	ands	r3, r2
 8003846:	041a      	lsls	r2, r3, #16
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	43d9      	mvns	r1, r3
 800384c:	887b      	ldrh	r3, [r7, #2]
 800384e:	400b      	ands	r3, r1
 8003850:	431a      	orrs	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	611a      	str	r2, [r3, #16]
}
 8003856:	bf00      	nop
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr

08003860 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	4603      	mov	r3, r0
 8003868:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800386a:	4b08      	ldr	r3, [pc, #32]	; (800388c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800386c:	695a      	ldr	r2, [r3, #20]
 800386e:	88fb      	ldrh	r3, [r7, #6]
 8003870:	4013      	ands	r3, r2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d006      	beq.n	8003884 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003876:	4a05      	ldr	r2, [pc, #20]	; (800388c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003878:	88fb      	ldrh	r3, [r7, #6]
 800387a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800387c:	88fb      	ldrh	r3, [r7, #6]
 800387e:	4618      	mov	r0, r3
 8003880:	f7fe fd1c 	bl	80022bc <HAL_GPIO_EXTI_Callback>
  }
}
 8003884:	bf00      	nop
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40010400 	.word	0x40010400

08003890 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e26c      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 8087 	beq.w	80039be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038b0:	4b92      	ldr	r3, [pc, #584]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 030c 	and.w	r3, r3, #12
 80038b8:	2b04      	cmp	r3, #4
 80038ba:	d00c      	beq.n	80038d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038bc:	4b8f      	ldr	r3, [pc, #572]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 030c 	and.w	r3, r3, #12
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	d112      	bne.n	80038ee <HAL_RCC_OscConfig+0x5e>
 80038c8:	4b8c      	ldr	r3, [pc, #560]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038d4:	d10b      	bne.n	80038ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d6:	4b89      	ldr	r3, [pc, #548]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d06c      	beq.n	80039bc <HAL_RCC_OscConfig+0x12c>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d168      	bne.n	80039bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e246      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f6:	d106      	bne.n	8003906 <HAL_RCC_OscConfig+0x76>
 80038f8:	4b80      	ldr	r3, [pc, #512]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a7f      	ldr	r2, [pc, #508]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80038fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003902:	6013      	str	r3, [r2, #0]
 8003904:	e02e      	b.n	8003964 <HAL_RCC_OscConfig+0xd4>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10c      	bne.n	8003928 <HAL_RCC_OscConfig+0x98>
 800390e:	4b7b      	ldr	r3, [pc, #492]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a7a      	ldr	r2, [pc, #488]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003914:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003918:	6013      	str	r3, [r2, #0]
 800391a:	4b78      	ldr	r3, [pc, #480]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a77      	ldr	r2, [pc, #476]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003920:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	e01d      	b.n	8003964 <HAL_RCC_OscConfig+0xd4>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003930:	d10c      	bne.n	800394c <HAL_RCC_OscConfig+0xbc>
 8003932:	4b72      	ldr	r3, [pc, #456]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a71      	ldr	r2, [pc, #452]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	4b6f      	ldr	r3, [pc, #444]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a6e      	ldr	r2, [pc, #440]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e00b      	b.n	8003964 <HAL_RCC_OscConfig+0xd4>
 800394c:	4b6b      	ldr	r3, [pc, #428]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a6a      	ldr	r2, [pc, #424]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003956:	6013      	str	r3, [r2, #0]
 8003958:	4b68      	ldr	r3, [pc, #416]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a67      	ldr	r2, [pc, #412]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 800395e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003962:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d013      	beq.n	8003994 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7ff f844 	bl	80029f8 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003974:	f7ff f840 	bl	80029f8 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b64      	cmp	r3, #100	; 0x64
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e1fa      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003986:	4b5d      	ldr	r3, [pc, #372]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0f0      	beq.n	8003974 <HAL_RCC_OscConfig+0xe4>
 8003992:	e014      	b.n	80039be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003994:	f7ff f830 	bl	80029f8 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800399c:	f7ff f82c 	bl	80029f8 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b64      	cmp	r3, #100	; 0x64
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e1e6      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ae:	4b53      	ldr	r3, [pc, #332]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0x10c>
 80039ba:	e000      	b.n	80039be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d063      	beq.n	8003a92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ca:	4b4c      	ldr	r3, [pc, #304]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00b      	beq.n	80039ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039d6:	4b49      	ldr	r3, [pc, #292]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f003 030c 	and.w	r3, r3, #12
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d11c      	bne.n	8003a1c <HAL_RCC_OscConfig+0x18c>
 80039e2:	4b46      	ldr	r3, [pc, #280]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d116      	bne.n	8003a1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ee:	4b43      	ldr	r3, [pc, #268]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d005      	beq.n	8003a06 <HAL_RCC_OscConfig+0x176>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d001      	beq.n	8003a06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e1ba      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a06:	4b3d      	ldr	r3, [pc, #244]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	4939      	ldr	r1, [pc, #228]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a1a:	e03a      	b.n	8003a92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d020      	beq.n	8003a66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a24:	4b36      	ldr	r3, [pc, #216]	; (8003b00 <HAL_RCC_OscConfig+0x270>)
 8003a26:	2201      	movs	r2, #1
 8003a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2a:	f7fe ffe5 	bl	80029f8 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a32:	f7fe ffe1 	bl	80029f8 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e19b      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a44:	4b2d      	ldr	r3, [pc, #180]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a50:	4b2a      	ldr	r3, [pc, #168]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	00db      	lsls	r3, r3, #3
 8003a5e:	4927      	ldr	r1, [pc, #156]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	600b      	str	r3, [r1, #0]
 8003a64:	e015      	b.n	8003a92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a66:	4b26      	ldr	r3, [pc, #152]	; (8003b00 <HAL_RCC_OscConfig+0x270>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6c:	f7fe ffc4 	bl	80029f8 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a74:	f7fe ffc0 	bl	80029f8 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e17a      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a86:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d03a      	beq.n	8003b14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d019      	beq.n	8003ada <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aa6:	4b17      	ldr	r3, [pc, #92]	; (8003b04 <HAL_RCC_OscConfig+0x274>)
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003aac:	f7fe ffa4 	bl	80029f8 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ab4:	f7fe ffa0 	bl	80029f8 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e15a      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ac6:	4b0d      	ldr	r3, [pc, #52]	; (8003afc <HAL_RCC_OscConfig+0x26c>)
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	f000 fad8 	bl	8004088 <RCC_Delay>
 8003ad8:	e01c      	b.n	8003b14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ada:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <HAL_RCC_OscConfig+0x274>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae0:	f7fe ff8a 	bl	80029f8 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae6:	e00f      	b.n	8003b08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ae8:	f7fe ff86 	bl	80029f8 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d908      	bls.n	8003b08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e140      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
 8003afa:	bf00      	nop
 8003afc:	40021000 	.word	0x40021000
 8003b00:	42420000 	.word	0x42420000
 8003b04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b08:	4b9e      	ldr	r3, [pc, #632]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1e9      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80a6 	beq.w	8003c6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b22:	2300      	movs	r3, #0
 8003b24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b26:	4b97      	ldr	r3, [pc, #604]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10d      	bne.n	8003b4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b32:	4b94      	ldr	r3, [pc, #592]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	4a93      	ldr	r2, [pc, #588]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b3c:	61d3      	str	r3, [r2, #28]
 8003b3e:	4b91      	ldr	r3, [pc, #580]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b46:	60bb      	str	r3, [r7, #8]
 8003b48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4e:	4b8e      	ldr	r3, [pc, #568]	; (8003d88 <HAL_RCC_OscConfig+0x4f8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d118      	bne.n	8003b8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b5a:	4b8b      	ldr	r3, [pc, #556]	; (8003d88 <HAL_RCC_OscConfig+0x4f8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a8a      	ldr	r2, [pc, #552]	; (8003d88 <HAL_RCC_OscConfig+0x4f8>)
 8003b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b66:	f7fe ff47 	bl	80029f8 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6c:	e008      	b.n	8003b80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b6e:	f7fe ff43 	bl	80029f8 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b64      	cmp	r3, #100	; 0x64
 8003b7a:	d901      	bls.n	8003b80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e0fd      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b80:	4b81      	ldr	r3, [pc, #516]	; (8003d88 <HAL_RCC_OscConfig+0x4f8>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d0f0      	beq.n	8003b6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d106      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x312>
 8003b94:	4b7b      	ldr	r3, [pc, #492]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003b96:	6a1b      	ldr	r3, [r3, #32]
 8003b98:	4a7a      	ldr	r2, [pc, #488]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003b9a:	f043 0301 	orr.w	r3, r3, #1
 8003b9e:	6213      	str	r3, [r2, #32]
 8003ba0:	e02d      	b.n	8003bfe <HAL_RCC_OscConfig+0x36e>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10c      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x334>
 8003baa:	4b76      	ldr	r3, [pc, #472]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	4a75      	ldr	r2, [pc, #468]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bb0:	f023 0301 	bic.w	r3, r3, #1
 8003bb4:	6213      	str	r3, [r2, #32]
 8003bb6:	4b73      	ldr	r3, [pc, #460]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	4a72      	ldr	r2, [pc, #456]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bbc:	f023 0304 	bic.w	r3, r3, #4
 8003bc0:	6213      	str	r3, [r2, #32]
 8003bc2:	e01c      	b.n	8003bfe <HAL_RCC_OscConfig+0x36e>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	2b05      	cmp	r3, #5
 8003bca:	d10c      	bne.n	8003be6 <HAL_RCC_OscConfig+0x356>
 8003bcc:	4b6d      	ldr	r3, [pc, #436]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	4a6c      	ldr	r2, [pc, #432]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bd2:	f043 0304 	orr.w	r3, r3, #4
 8003bd6:	6213      	str	r3, [r2, #32]
 8003bd8:	4b6a      	ldr	r3, [pc, #424]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	4a69      	ldr	r2, [pc, #420]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bde:	f043 0301 	orr.w	r3, r3, #1
 8003be2:	6213      	str	r3, [r2, #32]
 8003be4:	e00b      	b.n	8003bfe <HAL_RCC_OscConfig+0x36e>
 8003be6:	4b67      	ldr	r3, [pc, #412]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	4a66      	ldr	r2, [pc, #408]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bec:	f023 0301 	bic.w	r3, r3, #1
 8003bf0:	6213      	str	r3, [r2, #32]
 8003bf2:	4b64      	ldr	r3, [pc, #400]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	4a63      	ldr	r2, [pc, #396]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003bf8:	f023 0304 	bic.w	r3, r3, #4
 8003bfc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d015      	beq.n	8003c32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c06:	f7fe fef7 	bl	80029f8 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c0c:	e00a      	b.n	8003c24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c0e:	f7fe fef3 	bl	80029f8 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e0ab      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c24:	4b57      	ldr	r3, [pc, #348]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0ee      	beq.n	8003c0e <HAL_RCC_OscConfig+0x37e>
 8003c30:	e014      	b.n	8003c5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c32:	f7fe fee1 	bl	80029f8 <HAL_GetTick>
 8003c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c38:	e00a      	b.n	8003c50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c3a:	f7fe fedd 	bl	80029f8 <HAL_GetTick>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d901      	bls.n	8003c50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e095      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c50:	4b4c      	ldr	r3, [pc, #304]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1ee      	bne.n	8003c3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c5c:	7dfb      	ldrb	r3, [r7, #23]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d105      	bne.n	8003c6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c62:	4b48      	ldr	r3, [pc, #288]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	4a47      	ldr	r2, [pc, #284]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003c68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 8081 	beq.w	8003d7a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c78:	4b42      	ldr	r3, [pc, #264]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 030c 	and.w	r3, r3, #12
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	d061      	beq.n	8003d48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d146      	bne.n	8003d1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c8c:	4b3f      	ldr	r3, [pc, #252]	; (8003d8c <HAL_RCC_OscConfig+0x4fc>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c92:	f7fe feb1 	bl	80029f8 <HAL_GetTick>
 8003c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c98:	e008      	b.n	8003cac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c9a:	f7fe fead 	bl	80029f8 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d901      	bls.n	8003cac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e067      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cac:	4b35      	ldr	r3, [pc, #212]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f0      	bne.n	8003c9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cc0:	d108      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cc2:	4b30      	ldr	r3, [pc, #192]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	492d      	ldr	r1, [pc, #180]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cd4:	4b2b      	ldr	r3, [pc, #172]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a19      	ldr	r1, [r3, #32]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	4927      	ldr	r1, [pc, #156]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cec:	4b27      	ldr	r3, [pc, #156]	; (8003d8c <HAL_RCC_OscConfig+0x4fc>)
 8003cee:	2201      	movs	r2, #1
 8003cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf2:	f7fe fe81 	bl	80029f8 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cfa:	f7fe fe7d 	bl	80029f8 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e037      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d0c:	4b1d      	ldr	r3, [pc, #116]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d0f0      	beq.n	8003cfa <HAL_RCC_OscConfig+0x46a>
 8003d18:	e02f      	b.n	8003d7a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d1a:	4b1c      	ldr	r3, [pc, #112]	; (8003d8c <HAL_RCC_OscConfig+0x4fc>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d20:	f7fe fe6a 	bl	80029f8 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d28:	f7fe fe66 	bl	80029f8 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e020      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d3a:	4b12      	ldr	r3, [pc, #72]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1f0      	bne.n	8003d28 <HAL_RCC_OscConfig+0x498>
 8003d46:	e018      	b.n	8003d7a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e013      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d54:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <HAL_RCC_OscConfig+0x4f4>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d106      	bne.n	8003d76 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d001      	beq.n	8003d7a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e000      	b.n	8003d7c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3718      	adds	r7, #24
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40007000 	.word	0x40007000
 8003d8c:	42420060 	.word	0x42420060

08003d90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e0d0      	b.n	8003f46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003da4:	4b6a      	ldr	r3, [pc, #424]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0307 	and.w	r3, r3, #7
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d910      	bls.n	8003dd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003db2:	4b67      	ldr	r3, [pc, #412]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f023 0207 	bic.w	r2, r3, #7
 8003dba:	4965      	ldr	r1, [pc, #404]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dc2:	4b63      	ldr	r3, [pc, #396]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0307 	and.w	r3, r3, #7
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d001      	beq.n	8003dd4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e0b8      	b.n	8003f46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d020      	beq.n	8003e22 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dec:	4b59      	ldr	r3, [pc, #356]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	4a58      	ldr	r2, [pc, #352]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003df2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003df6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d005      	beq.n	8003e10 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e04:	4b53      	ldr	r3, [pc, #332]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	4a52      	ldr	r2, [pc, #328]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e0a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e0e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e10:	4b50      	ldr	r3, [pc, #320]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	494d      	ldr	r1, [pc, #308]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d040      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d107      	bne.n	8003e46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e36:	4b47      	ldr	r3, [pc, #284]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d115      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e07f      	b.n	8003f46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d107      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4e:	4b41      	ldr	r3, [pc, #260]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d109      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e073      	b.n	8003f46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e5e:	4b3d      	ldr	r3, [pc, #244]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e06b      	b.n	8003f46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e6e:	4b39      	ldr	r3, [pc, #228]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f023 0203 	bic.w	r2, r3, #3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	4936      	ldr	r1, [pc, #216]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e80:	f7fe fdba 	bl	80029f8 <HAL_GetTick>
 8003e84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e86:	e00a      	b.n	8003e9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e88:	f7fe fdb6 	bl	80029f8 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d901      	bls.n	8003e9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	e053      	b.n	8003f46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9e:	4b2d      	ldr	r3, [pc, #180]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f003 020c 	and.w	r2, r3, #12
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d1eb      	bne.n	8003e88 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eb0:	4b27      	ldr	r3, [pc, #156]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0307 	and.w	r3, r3, #7
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d210      	bcs.n	8003ee0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ebe:	4b24      	ldr	r3, [pc, #144]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 0207 	bic.w	r2, r3, #7
 8003ec6:	4922      	ldr	r1, [pc, #136]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ece:	4b20      	ldr	r3, [pc, #128]	; (8003f50 <HAL_RCC_ClockConfig+0x1c0>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0307 	and.w	r3, r3, #7
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d001      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e032      	b.n	8003f46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d008      	beq.n	8003efe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eec:	4b19      	ldr	r3, [pc, #100]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	4916      	ldr	r1, [pc, #88]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0308 	and.w	r3, r3, #8
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d009      	beq.n	8003f1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f0a:	4b12      	ldr	r3, [pc, #72]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	00db      	lsls	r3, r3, #3
 8003f18:	490e      	ldr	r1, [pc, #56]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f1e:	f000 f821 	bl	8003f64 <HAL_RCC_GetSysClockFreq>
 8003f22:	4602      	mov	r2, r0
 8003f24:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <HAL_RCC_ClockConfig+0x1c4>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	091b      	lsrs	r3, r3, #4
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	490a      	ldr	r1, [pc, #40]	; (8003f58 <HAL_RCC_ClockConfig+0x1c8>)
 8003f30:	5ccb      	ldrb	r3, [r1, r3]
 8003f32:	fa22 f303 	lsr.w	r3, r2, r3
 8003f36:	4a09      	ldr	r2, [pc, #36]	; (8003f5c <HAL_RCC_ClockConfig+0x1cc>)
 8003f38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f3a:	4b09      	ldr	r3, [pc, #36]	; (8003f60 <HAL_RCC_ClockConfig+0x1d0>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7fe fd18 	bl	8002974 <HAL_InitTick>

  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3710      	adds	r7, #16
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	40022000 	.word	0x40022000
 8003f54:	40021000 	.word	0x40021000
 8003f58:	08008524 	.word	0x08008524
 8003f5c:	20000088 	.word	0x20000088
 8003f60:	2000008c 	.word	0x2000008c

08003f64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f64:	b490      	push	{r4, r7}
 8003f66:	b08a      	sub	sp, #40	; 0x28
 8003f68:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f6a:	4b2a      	ldr	r3, [pc, #168]	; (8004014 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003f6c:	1d3c      	adds	r4, r7, #4
 8003f6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f74:	f240 2301 	movw	r3, #513	; 0x201
 8003f78:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61bb      	str	r3, [r7, #24]
 8003f82:	2300      	movs	r3, #0
 8003f84:	627b      	str	r3, [r7, #36]	; 0x24
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f8e:	4b22      	ldr	r3, [pc, #136]	; (8004018 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f003 030c 	and.w	r3, r3, #12
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d002      	beq.n	8003fa4 <HAL_RCC_GetSysClockFreq+0x40>
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	d003      	beq.n	8003faa <HAL_RCC_GetSysClockFreq+0x46>
 8003fa2:	e02d      	b.n	8004000 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fa4:	4b1d      	ldr	r3, [pc, #116]	; (800401c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fa6:	623b      	str	r3, [r7, #32]
      break;
 8003fa8:	e02d      	b.n	8004006 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	0c9b      	lsrs	r3, r3, #18
 8003fae:	f003 030f 	and.w	r3, r3, #15
 8003fb2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003fbc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d013      	beq.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fc8:	4b13      	ldr	r3, [pc, #76]	; (8004018 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	0c5b      	lsrs	r3, r3, #17
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003fdc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	4a0e      	ldr	r2, [pc, #56]	; (800401c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fe2:	fb02 f203 	mul.w	r2, r2, r3
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fec:	627b      	str	r3, [r7, #36]	; 0x24
 8003fee:	e004      	b.n	8003ffa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	4a0b      	ldr	r2, [pc, #44]	; (8004020 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ff4:	fb02 f303 	mul.w	r3, r2, r3
 8003ff8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffc:	623b      	str	r3, [r7, #32]
      break;
 8003ffe:	e002      	b.n	8004006 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004000:	4b06      	ldr	r3, [pc, #24]	; (800401c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004002:	623b      	str	r3, [r7, #32]
      break;
 8004004:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004006:	6a3b      	ldr	r3, [r7, #32]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3728      	adds	r7, #40	; 0x28
 800400c:	46bd      	mov	sp, r7
 800400e:	bc90      	pop	{r4, r7}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	08008504 	.word	0x08008504
 8004018:	40021000 	.word	0x40021000
 800401c:	007a1200 	.word	0x007a1200
 8004020:	003d0900 	.word	0x003d0900

08004024 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004028:	4b02      	ldr	r3, [pc, #8]	; (8004034 <HAL_RCC_GetHCLKFreq+0x10>)
 800402a:	681b      	ldr	r3, [r3, #0]
}
 800402c:	4618      	mov	r0, r3
 800402e:	46bd      	mov	sp, r7
 8004030:	bc80      	pop	{r7}
 8004032:	4770      	bx	lr
 8004034:	20000088 	.word	0x20000088

08004038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800403c:	f7ff fff2 	bl	8004024 <HAL_RCC_GetHCLKFreq>
 8004040:	4602      	mov	r2, r0
 8004042:	4b05      	ldr	r3, [pc, #20]	; (8004058 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	0a1b      	lsrs	r3, r3, #8
 8004048:	f003 0307 	and.w	r3, r3, #7
 800404c:	4903      	ldr	r1, [pc, #12]	; (800405c <HAL_RCC_GetPCLK1Freq+0x24>)
 800404e:	5ccb      	ldrb	r3, [r1, r3]
 8004050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004054:	4618      	mov	r0, r3
 8004056:	bd80      	pop	{r7, pc}
 8004058:	40021000 	.word	0x40021000
 800405c:	08008534 	.word	0x08008534

08004060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004064:	f7ff ffde 	bl	8004024 <HAL_RCC_GetHCLKFreq>
 8004068:	4602      	mov	r2, r0
 800406a:	4b05      	ldr	r3, [pc, #20]	; (8004080 <HAL_RCC_GetPCLK2Freq+0x20>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	0adb      	lsrs	r3, r3, #11
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	4903      	ldr	r1, [pc, #12]	; (8004084 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004076:	5ccb      	ldrb	r3, [r1, r3]
 8004078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800407c:	4618      	mov	r0, r3
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40021000 	.word	0x40021000
 8004084:	08008534 	.word	0x08008534

08004088 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004090:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <RCC_Delay+0x34>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a0a      	ldr	r2, [pc, #40]	; (80040c0 <RCC_Delay+0x38>)
 8004096:	fba2 2303 	umull	r2, r3, r2, r3
 800409a:	0a5b      	lsrs	r3, r3, #9
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	fb02 f303 	mul.w	r3, r2, r3
 80040a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80040a4:	bf00      	nop
  }
  while (Delay --);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1e5a      	subs	r2, r3, #1
 80040aa:	60fa      	str	r2, [r7, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1f9      	bne.n	80040a4 <RCC_Delay+0x1c>
}
 80040b0:	bf00      	nop
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr
 80040bc:	20000088 	.word	0x20000088
 80040c0:	10624dd3 	.word	0x10624dd3

080040c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	2300      	movs	r3, #0
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d07d      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80040e0:	2300      	movs	r3, #0
 80040e2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040e4:	4b4f      	ldr	r3, [pc, #316]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040e6:	69db      	ldr	r3, [r3, #28]
 80040e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d10d      	bne.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040f0:	4b4c      	ldr	r3, [pc, #304]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	4a4b      	ldr	r2, [pc, #300]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040fa:	61d3      	str	r3, [r2, #28]
 80040fc:	4b49      	ldr	r3, [pc, #292]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040fe:	69db      	ldr	r3, [r3, #28]
 8004100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004104:	60bb      	str	r3, [r7, #8]
 8004106:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004108:	2301      	movs	r3, #1
 800410a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410c:	4b46      	ldr	r3, [pc, #280]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004114:	2b00      	cmp	r3, #0
 8004116:	d118      	bne.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004118:	4b43      	ldr	r3, [pc, #268]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a42      	ldr	r2, [pc, #264]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800411e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004122:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004124:	f7fe fc68 	bl	80029f8 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412a:	e008      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800412c:	f7fe fc64 	bl	80029f8 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b64      	cmp	r3, #100	; 0x64
 8004138:	d901      	bls.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e06d      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413e:	4b3a      	ldr	r3, [pc, #232]	; (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0f0      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800414a:	4b36      	ldr	r3, [pc, #216]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004152:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d02e      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	429a      	cmp	r2, r3
 8004166:	d027      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004168:	4b2e      	ldr	r3, [pc, #184]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416a:	6a1b      	ldr	r3, [r3, #32]
 800416c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004170:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004172:	4b2e      	ldr	r3, [pc, #184]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004174:	2201      	movs	r2, #1
 8004176:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004178:	4b2c      	ldr	r3, [pc, #176]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800417e:	4a29      	ldr	r2, [pc, #164]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d014      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418e:	f7fe fc33 	bl	80029f8 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004194:	e00a      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004196:	f7fe fc2f 	bl	80029f8 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d901      	bls.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e036      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ac:	4b1d      	ldr	r3, [pc, #116]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0ee      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b8:	4b1a      	ldr	r3, [pc, #104]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	4917      	ldr	r1, [pc, #92]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d105      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d0:	4b14      	ldr	r3, [pc, #80]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d2:	69db      	ldr	r3, [r3, #28]
 80041d4:	4a13      	ldr	r2, [pc, #76]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041e8:	4b0e      	ldr	r3, [pc, #56]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	490b      	ldr	r1, [pc, #44]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0310 	and.w	r3, r3, #16
 8004202:	2b00      	cmp	r3, #0
 8004204:	d008      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004206:	4b07      	ldr	r3, [pc, #28]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	4904      	ldr	r1, [pc, #16]	; (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004214:	4313      	orrs	r3, r2
 8004216:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	40021000 	.word	0x40021000
 8004228:	40007000 	.word	0x40007000
 800422c:	42420440 	.word	0x42420440

08004230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004230:	b590      	push	{r4, r7, lr}
 8004232:	b08d      	sub	sp, #52	; 0x34
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004238:	4b5a      	ldr	r3, [pc, #360]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800423a:	f107 040c 	add.w	r4, r7, #12
 800423e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004240:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004244:	f240 2301 	movw	r3, #513	; 0x201
 8004248:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800424a:	2300      	movs	r3, #0
 800424c:	627b      	str	r3, [r7, #36]	; 0x24
 800424e:	2300      	movs	r3, #0
 8004250:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004252:	2300      	movs	r3, #0
 8004254:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004256:	2300      	movs	r3, #0
 8004258:	61fb      	str	r3, [r7, #28]
 800425a:	2300      	movs	r3, #0
 800425c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b10      	cmp	r3, #16
 8004262:	d00a      	beq.n	800427a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b10      	cmp	r3, #16
 8004268:	f200 8091 	bhi.w	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d04c      	beq.n	800430c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b02      	cmp	r3, #2
 8004276:	d07c      	beq.n	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004278:	e089      	b.n	800438e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 800427a:	4b4b      	ldr	r3, [pc, #300]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004280:	4b49      	ldr	r3, [pc, #292]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 8082 	beq.w	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	0c9b      	lsrs	r3, r3, #18
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800429a:	4413      	add	r3, r2
 800429c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80042a0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d018      	beq.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042ac:	4b3e      	ldr	r3, [pc, #248]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	0c5b      	lsrs	r3, r3, #17
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80042ba:	4413      	add	r3, r2
 80042bc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00d      	beq.n	80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80042cc:	4a37      	ldr	r2, [pc, #220]	; (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80042d4:	6a3b      	ldr	r3, [r7, #32]
 80042d6:	fb02 f303 	mul.w	r3, r2, r3
 80042da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042dc:	e004      	b.n	80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042de:	6a3b      	ldr	r3, [r7, #32]
 80042e0:	4a33      	ldr	r2, [pc, #204]	; (80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 80042e2:	fb02 f303 	mul.w	r3, r2, r3
 80042e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80042e8:	4b2f      	ldr	r3, [pc, #188]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042f4:	d102      	bne.n	80042fc <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 80042f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80042fa:	e04a      	b.n	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 80042fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	4a2c      	ldr	r2, [pc, #176]	; (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8004302:	fba2 2303 	umull	r2, r3, r2, r3
 8004306:	085b      	lsrs	r3, r3, #1
 8004308:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800430a:	e042      	b.n	8004392 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 800430c:	4b26      	ldr	r3, [pc, #152]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004318:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800431c:	d108      	bne.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8004328:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800432c:	62bb      	str	r3, [r7, #40]	; 0x28
 800432e:	e01f      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800433a:	d109      	bne.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800433c:	4b1a      	ldr	r3, [pc, #104]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800433e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d003      	beq.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8004348:	f649 4340 	movw	r3, #40000	; 0x9c40
 800434c:	62bb      	str	r3, [r7, #40]	; 0x28
 800434e:	e00f      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004356:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800435a:	d11c      	bne.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800435c:	4b12      	ldr	r3, [pc, #72]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d016      	beq.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8004368:	f24f 4324 	movw	r3, #62500	; 0xf424
 800436c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800436e:	e012      	b.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004370:	e011      	b.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004372:	f7ff fe75 	bl	8004060 <HAL_RCC_GetPCLK2Freq>
 8004376:	4602      	mov	r2, r0
 8004378:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	0b9b      	lsrs	r3, r3, #14
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	3301      	adds	r3, #1
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	fbb2 f3f3 	udiv	r3, r2, r3
 800438a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800438c:	e004      	b.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800438e:	bf00      	nop
 8004390:	e002      	b.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004392:	bf00      	nop
 8004394:	e000      	b.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8004396:	bf00      	nop
    }
  }
  return (frequency);
 8004398:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800439a:	4618      	mov	r0, r3
 800439c:	3734      	adds	r7, #52	; 0x34
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd90      	pop	{r4, r7, pc}
 80043a2:	bf00      	nop
 80043a4:	08008514 	.word	0x08008514
 80043a8:	40021000 	.word	0x40021000
 80043ac:	007a1200 	.word	0x007a1200
 80043b0:	003d0900 	.word	0x003d0900
 80043b4:	aaaaaaab 	.word	0xaaaaaaab

080043b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d101      	bne.n	80043ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e041      	b.n	800444e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d106      	bne.n	80043e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f7fe f8a0 	bl	8002524 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3304      	adds	r3, #4
 80043f4:	4619      	mov	r1, r3
 80043f6:	4610      	mov	r0, r2
 80043f8:	f000 fb86 	bl	8004b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
	...

08004458 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004458:	b480      	push	{r7}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004466:	b2db      	uxtb	r3, r3
 8004468:	2b01      	cmp	r3, #1
 800446a:	d001      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e03a      	b.n	80044e6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2202      	movs	r2, #2
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68da      	ldr	r2, [r3, #12]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f042 0201 	orr.w	r2, r2, #1
 8004486:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a18      	ldr	r2, [pc, #96]	; (80044f0 <HAL_TIM_Base_Start_IT+0x98>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d00e      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x58>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800449a:	d009      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x58>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a14      	ldr	r2, [pc, #80]	; (80044f4 <HAL_TIM_Base_Start_IT+0x9c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d004      	beq.n	80044b0 <HAL_TIM_Base_Start_IT+0x58>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a13      	ldr	r2, [pc, #76]	; (80044f8 <HAL_TIM_Base_Start_IT+0xa0>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d111      	bne.n	80044d4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 0307 	and.w	r3, r3, #7
 80044ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2b06      	cmp	r3, #6
 80044c0:	d010      	beq.n	80044e4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f042 0201 	orr.w	r2, r2, #1
 80044d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d2:	e007      	b.n	80044e4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0201 	orr.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3714      	adds	r7, #20
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bc80      	pop	{r7}
 80044ee:	4770      	bx	lr
 80044f0:	40012c00 	.word	0x40012c00
 80044f4:	40000400 	.word	0x40000400
 80044f8:	40000800 	.word	0x40000800

080044fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e041      	b.n	8004592 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d106      	bne.n	8004528 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f839 	bl	800459a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2202      	movs	r2, #2
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3304      	adds	r3, #4
 8004538:	4619      	mov	r1, r3
 800453a:	4610      	mov	r0, r2
 800453c:	f000 fae4 	bl	8004b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800459a:	b480      	push	{r7}
 800459c:	b083      	sub	sp, #12
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045a2:	bf00      	nop
 80045a4:	370c      	adds	r7, #12
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bc80      	pop	{r7}
 80045aa:	4770      	bx	lr

080045ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d122      	bne.n	8004608 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d11b      	bne.n	8004608 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0202 	mvn.w	r2, #2
 80045d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2201      	movs	r2, #1
 80045de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d003      	beq.n	80045f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fa6f 	bl	8004ad2 <HAL_TIM_IC_CaptureCallback>
 80045f4:	e005      	b.n	8004602 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fa62 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 fa71 	bl	8004ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	f003 0304 	and.w	r3, r3, #4
 8004612:	2b04      	cmp	r3, #4
 8004614:	d122      	bne.n	800465c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b04      	cmp	r3, #4
 8004622:	d11b      	bne.n	800465c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0204 	mvn.w	r2, #4
 800462c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2202      	movs	r2, #2
 8004632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fa45 	bl	8004ad2 <HAL_TIM_IC_CaptureCallback>
 8004648:	e005      	b.n	8004656 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 fa38 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 fa47 	bl	8004ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b08      	cmp	r3, #8
 8004668:	d122      	bne.n	80046b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f003 0308 	and.w	r3, r3, #8
 8004674:	2b08      	cmp	r3, #8
 8004676:	d11b      	bne.n	80046b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f06f 0208 	mvn.w	r2, #8
 8004680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2204      	movs	r2, #4
 8004686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	69db      	ldr	r3, [r3, #28]
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fa1b 	bl	8004ad2 <HAL_TIM_IC_CaptureCallback>
 800469c:	e005      	b.n	80046aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 fa0e 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fa1d 	bl	8004ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	f003 0310 	and.w	r3, r3, #16
 80046ba:	2b10      	cmp	r3, #16
 80046bc:	d122      	bne.n	8004704 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	f003 0310 	and.w	r3, r3, #16
 80046c8:	2b10      	cmp	r3, #16
 80046ca:	d11b      	bne.n	8004704 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f06f 0210 	mvn.w	r2, #16
 80046d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2208      	movs	r2, #8
 80046da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d003      	beq.n	80046f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f9f1 	bl	8004ad2 <HAL_TIM_IC_CaptureCallback>
 80046f0:	e005      	b.n	80046fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 f9e4 	bl	8004ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f000 f9f3 	bl	8004ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b01      	cmp	r3, #1
 8004710:	d10e      	bne.n	8004730 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	d107      	bne.n	8004730 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f06f 0201 	mvn.w	r2, #1
 8004728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fd fd88 	bl	8002240 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800473a:	2b80      	cmp	r3, #128	; 0x80
 800473c:	d10e      	bne.n	800475c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004748:	2b80      	cmp	r3, #128	; 0x80
 800474a:	d107      	bne.n	800475c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 fdac 	bl	80052b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004766:	2b40      	cmp	r3, #64	; 0x40
 8004768:	d10e      	bne.n	8004788 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004774:	2b40      	cmp	r3, #64	; 0x40
 8004776:	d107      	bne.n	8004788 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 f9b7 	bl	8004af6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f003 0320 	and.w	r3, r3, #32
 8004792:	2b20      	cmp	r3, #32
 8004794:	d10e      	bne.n	80047b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f003 0320 	and.w	r3, r3, #32
 80047a0:	2b20      	cmp	r3, #32
 80047a2:	d107      	bne.n	80047b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f06f 0220 	mvn.w	r2, #32
 80047ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 fd77 	bl	80052a2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047b4:	bf00      	nop
 80047b6:	3708      	adds	r7, #8
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d101      	bne.n	80047d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80047d2:	2302      	movs	r3, #2
 80047d4:	e0ac      	b.n	8004930 <HAL_TIM_PWM_ConfigChannel+0x174>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b0c      	cmp	r3, #12
 80047e2:	f200 809f 	bhi.w	8004924 <HAL_TIM_PWM_ConfigChannel+0x168>
 80047e6:	a201      	add	r2, pc, #4	; (adr r2, 80047ec <HAL_TIM_PWM_ConfigChannel+0x30>)
 80047e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ec:	08004821 	.word	0x08004821
 80047f0:	08004925 	.word	0x08004925
 80047f4:	08004925 	.word	0x08004925
 80047f8:	08004925 	.word	0x08004925
 80047fc:	08004861 	.word	0x08004861
 8004800:	08004925 	.word	0x08004925
 8004804:	08004925 	.word	0x08004925
 8004808:	08004925 	.word	0x08004925
 800480c:	080048a3 	.word	0x080048a3
 8004810:	08004925 	.word	0x08004925
 8004814:	08004925 	.word	0x08004925
 8004818:	08004925 	.word	0x08004925
 800481c:	080048e3 	.word	0x080048e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68b9      	ldr	r1, [r7, #8]
 8004826:	4618      	mov	r0, r3
 8004828:	f000 f9d0 	bl	8004bcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699a      	ldr	r2, [r3, #24]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f042 0208 	orr.w	r2, r2, #8
 800483a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	699a      	ldr	r2, [r3, #24]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 0204 	bic.w	r2, r2, #4
 800484a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6999      	ldr	r1, [r3, #24]
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	691a      	ldr	r2, [r3, #16]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	619a      	str	r2, [r3, #24]
      break;
 800485e:	e062      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68b9      	ldr	r1, [r7, #8]
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fa16 	bl	8004c98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	699a      	ldr	r2, [r3, #24]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800487a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	699a      	ldr	r2, [r3, #24]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800488a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	6999      	ldr	r1, [r3, #24]
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	021a      	lsls	r2, r3, #8
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	430a      	orrs	r2, r1
 800489e:	619a      	str	r2, [r3, #24]
      break;
 80048a0:	e041      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68b9      	ldr	r1, [r7, #8]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fa5f 	bl	8004d6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	69da      	ldr	r2, [r3, #28]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0208 	orr.w	r2, r2, #8
 80048bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	69da      	ldr	r2, [r3, #28]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0204 	bic.w	r2, r2, #4
 80048cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	69d9      	ldr	r1, [r3, #28]
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	430a      	orrs	r2, r1
 80048de:	61da      	str	r2, [r3, #28]
      break;
 80048e0:	e021      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68b9      	ldr	r1, [r7, #8]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 faa9 	bl	8004e40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	69da      	ldr	r2, [r3, #28]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	69da      	ldr	r2, [r3, #28]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800490c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	69d9      	ldr	r1, [r3, #28]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	021a      	lsls	r2, r3, #8
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	61da      	str	r2, [r3, #28]
      break;
 8004922:	e000      	b.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004924:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3710      	adds	r7, #16
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b084      	sub	sp, #16
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004948:	2b01      	cmp	r3, #1
 800494a:	d101      	bne.n	8004950 <HAL_TIM_ConfigClockSource+0x18>
 800494c:	2302      	movs	r3, #2
 800494e:	e0b3      	b.n	8004ab8 <HAL_TIM_ConfigClockSource+0x180>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2202      	movs	r2, #2
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800496e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004976:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004988:	d03e      	beq.n	8004a08 <HAL_TIM_ConfigClockSource+0xd0>
 800498a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800498e:	f200 8087 	bhi.w	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 8004992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004996:	f000 8085 	beq.w	8004aa4 <HAL_TIM_ConfigClockSource+0x16c>
 800499a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800499e:	d87f      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 80049a0:	2b70      	cmp	r3, #112	; 0x70
 80049a2:	d01a      	beq.n	80049da <HAL_TIM_ConfigClockSource+0xa2>
 80049a4:	2b70      	cmp	r3, #112	; 0x70
 80049a6:	d87b      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 80049a8:	2b60      	cmp	r3, #96	; 0x60
 80049aa:	d050      	beq.n	8004a4e <HAL_TIM_ConfigClockSource+0x116>
 80049ac:	2b60      	cmp	r3, #96	; 0x60
 80049ae:	d877      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 80049b0:	2b50      	cmp	r3, #80	; 0x50
 80049b2:	d03c      	beq.n	8004a2e <HAL_TIM_ConfigClockSource+0xf6>
 80049b4:	2b50      	cmp	r3, #80	; 0x50
 80049b6:	d873      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 80049b8:	2b40      	cmp	r3, #64	; 0x40
 80049ba:	d058      	beq.n	8004a6e <HAL_TIM_ConfigClockSource+0x136>
 80049bc:	2b40      	cmp	r3, #64	; 0x40
 80049be:	d86f      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 80049c0:	2b30      	cmp	r3, #48	; 0x30
 80049c2:	d064      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x156>
 80049c4:	2b30      	cmp	r3, #48	; 0x30
 80049c6:	d86b      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 80049c8:	2b20      	cmp	r3, #32
 80049ca:	d060      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x156>
 80049cc:	2b20      	cmp	r3, #32
 80049ce:	d867      	bhi.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d05c      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x156>
 80049d4:	2b10      	cmp	r3, #16
 80049d6:	d05a      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80049d8:	e062      	b.n	8004aa0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6818      	ldr	r0, [r3, #0]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	6899      	ldr	r1, [r3, #8]
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f000 faee 	bl	8004fca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80049fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	609a      	str	r2, [r3, #8]
      break;
 8004a06:	e04e      	b.n	8004aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	6899      	ldr	r1, [r3, #8]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f000 fad7 	bl	8004fca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a2a:	609a      	str	r2, [r3, #8]
      break;
 8004a2c:	e03b      	b.n	8004aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6859      	ldr	r1, [r3, #4]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	f000 fa4e 	bl	8004edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2150      	movs	r1, #80	; 0x50
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 faa5 	bl	8004f96 <TIM_ITRx_SetConfig>
      break;
 8004a4c:	e02b      	b.n	8004aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6818      	ldr	r0, [r3, #0]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	6859      	ldr	r1, [r3, #4]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	f000 fa6c 	bl	8004f38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2160      	movs	r1, #96	; 0x60
 8004a66:	4618      	mov	r0, r3
 8004a68:	f000 fa95 	bl	8004f96 <TIM_ITRx_SetConfig>
      break;
 8004a6c:	e01b      	b.n	8004aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	6859      	ldr	r1, [r3, #4]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	f000 fa2e 	bl	8004edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2140      	movs	r1, #64	; 0x40
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 fa85 	bl	8004f96 <TIM_ITRx_SetConfig>
      break;
 8004a8c:	e00b      	b.n	8004aa6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4619      	mov	r1, r3
 8004a98:	4610      	mov	r0, r2
 8004a9a:	f000 fa7c 	bl	8004f96 <TIM_ITRx_SetConfig>
        break;
 8004a9e:	e002      	b.n	8004aa6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004aa0:	bf00      	nop
 8004aa2:	e000      	b.n	8004aa6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004aa4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bc80      	pop	{r7}
 8004ad0:	4770      	bx	lr

08004ad2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ada:	bf00      	nop
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bc80      	pop	{r7}
 8004ae2:	4770      	bx	lr

08004ae4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bc80      	pop	{r7}
 8004af4:	4770      	bx	lr

08004af6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004afe:	bf00      	nop
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bc80      	pop	{r7}
 8004b06:	4770      	bx	lr

08004b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a29      	ldr	r2, [pc, #164]	; (8004bc0 <TIM_Base_SetConfig+0xb8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d00b      	beq.n	8004b38 <TIM_Base_SetConfig+0x30>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b26:	d007      	beq.n	8004b38 <TIM_Base_SetConfig+0x30>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a26      	ldr	r2, [pc, #152]	; (8004bc4 <TIM_Base_SetConfig+0xbc>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d003      	beq.n	8004b38 <TIM_Base_SetConfig+0x30>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a25      	ldr	r2, [pc, #148]	; (8004bc8 <TIM_Base_SetConfig+0xc0>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d108      	bne.n	8004b4a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a1c      	ldr	r2, [pc, #112]	; (8004bc0 <TIM_Base_SetConfig+0xb8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d00b      	beq.n	8004b6a <TIM_Base_SetConfig+0x62>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b58:	d007      	beq.n	8004b6a <TIM_Base_SetConfig+0x62>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a19      	ldr	r2, [pc, #100]	; (8004bc4 <TIM_Base_SetConfig+0xbc>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d003      	beq.n	8004b6a <TIM_Base_SetConfig+0x62>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a18      	ldr	r2, [pc, #96]	; (8004bc8 <TIM_Base_SetConfig+0xc0>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d108      	bne.n	8004b7c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a07      	ldr	r2, [pc, #28]	; (8004bc0 <TIM_Base_SetConfig+0xb8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d103      	bne.n	8004bb0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	615a      	str	r2, [r3, #20]
}
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr
 8004bc0:	40012c00 	.word	0x40012c00
 8004bc4:	40000400 	.word	0x40000400
 8004bc8:	40000800 	.word	0x40000800

08004bcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b087      	sub	sp, #28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	f023 0201 	bic.w	r2, r3, #1
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f023 0303 	bic.w	r3, r3, #3
 8004c02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f023 0302 	bic.w	r3, r3, #2
 8004c14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a1c      	ldr	r2, [pc, #112]	; (8004c94 <TIM_OC1_SetConfig+0xc8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d10c      	bne.n	8004c42 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	f023 0308 	bic.w	r3, r3, #8
 8004c2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	f023 0304 	bic.w	r3, r3, #4
 8004c40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a13      	ldr	r2, [pc, #76]	; (8004c94 <TIM_OC1_SetConfig+0xc8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d111      	bne.n	8004c6e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	699b      	ldr	r3, [r3, #24]
 8004c68:	693a      	ldr	r2, [r7, #16]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68fa      	ldr	r2, [r7, #12]
 8004c78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	621a      	str	r2, [r3, #32]
}
 8004c88:	bf00      	nop
 8004c8a:	371c      	adds	r7, #28
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bc80      	pop	{r7}
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	40012c00 	.word	0x40012c00

08004c98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	f023 0210 	bic.w	r2, r3, #16
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	021b      	lsls	r3, r3, #8
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f023 0320 	bic.w	r3, r3, #32
 8004ce2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a1d      	ldr	r2, [pc, #116]	; (8004d68 <TIM_OC2_SetConfig+0xd0>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d10d      	bne.n	8004d14 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a14      	ldr	r2, [pc, #80]	; (8004d68 <TIM_OC2_SetConfig+0xd0>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d113      	bne.n	8004d44 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	621a      	str	r2, [r3, #32]
}
 8004d5e:	bf00      	nop
 8004d60:	371c      	adds	r7, #28
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr
 8004d68:	40012c00 	.word	0x40012c00

08004d6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0303 	bic.w	r3, r3, #3
 8004da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004db4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	021b      	lsls	r3, r3, #8
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a1d      	ldr	r2, [pc, #116]	; (8004e3c <TIM_OC3_SetConfig+0xd0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d10d      	bne.n	8004de6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	021b      	lsls	r3, r3, #8
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004de4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a14      	ldr	r2, [pc, #80]	; (8004e3c <TIM_OC3_SetConfig+0xd0>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d113      	bne.n	8004e16 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004df4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	011b      	lsls	r3, r3, #4
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685a      	ldr	r2, [r3, #4]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	621a      	str	r2, [r3, #32]
}
 8004e30:	bf00      	nop
 8004e32:	371c      	adds	r7, #28
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bc80      	pop	{r7}
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	40012c00 	.word	0x40012c00

08004e40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b087      	sub	sp, #28
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	021b      	lsls	r3, r3, #8
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	031b      	lsls	r3, r3, #12
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a0f      	ldr	r2, [pc, #60]	; (8004ed8 <TIM_OC4_SetConfig+0x98>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d109      	bne.n	8004eb4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ea6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	695b      	ldr	r3, [r3, #20]
 8004eac:	019b      	lsls	r3, r3, #6
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	621a      	str	r2, [r3, #32]
}
 8004ece:	bf00      	nop
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bc80      	pop	{r7}
 8004ed6:	4770      	bx	lr
 8004ed8:	40012c00 	.word	0x40012c00

08004edc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6a1b      	ldr	r3, [r3, #32]
 8004ef2:	f023 0201 	bic.w	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	011b      	lsls	r3, r3, #4
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	f023 030a 	bic.w	r3, r3, #10
 8004f18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	621a      	str	r2, [r3, #32]
}
 8004f2e:	bf00      	nop
 8004f30:	371c      	adds	r7, #28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr

08004f38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	f023 0210 	bic.w	r2, r3, #16
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	031b      	lsls	r3, r3, #12
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	621a      	str	r2, [r3, #32]
}
 8004f8c:	bf00      	nop
 8004f8e:	371c      	adds	r7, #28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc80      	pop	{r7}
 8004f94:	4770      	bx	lr

08004f96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b085      	sub	sp, #20
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
 8004f9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	f043 0307 	orr.w	r3, r3, #7
 8004fb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	609a      	str	r2, [r3, #8]
}
 8004fc0:	bf00      	nop
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bc80      	pop	{r7}
 8004fc8:	4770      	bx	lr

08004fca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fca:	b480      	push	{r7}
 8004fcc:	b087      	sub	sp, #28
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	60f8      	str	r0, [r7, #12]
 8004fd2:	60b9      	str	r1, [r7, #8]
 8004fd4:	607a      	str	r2, [r7, #4]
 8004fd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fe4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	021a      	lsls	r2, r3, #8
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	431a      	orrs	r2, r3
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	609a      	str	r2, [r3, #8]
}
 8004ffe:	bf00      	nop
 8005000:	371c      	adds	r7, #28
 8005002:	46bd      	mov	sp, r7
 8005004:	bc80      	pop	{r7}
 8005006:	4770      	bx	lr

08005008 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d109      	bne.n	800502c <HAL_TIMEx_PWMN_Start+0x24>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800501e:	b2db      	uxtb	r3, r3
 8005020:	2b01      	cmp	r3, #1
 8005022:	bf14      	ite	ne
 8005024:	2301      	movne	r3, #1
 8005026:	2300      	moveq	r3, #0
 8005028:	b2db      	uxtb	r3, r3
 800502a:	e022      	b.n	8005072 <HAL_TIMEx_PWMN_Start+0x6a>
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	2b04      	cmp	r3, #4
 8005030:	d109      	bne.n	8005046 <HAL_TIMEx_PWMN_Start+0x3e>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b01      	cmp	r3, #1
 800503c:	bf14      	ite	ne
 800503e:	2301      	movne	r3, #1
 8005040:	2300      	moveq	r3, #0
 8005042:	b2db      	uxtb	r3, r3
 8005044:	e015      	b.n	8005072 <HAL_TIMEx_PWMN_Start+0x6a>
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	2b08      	cmp	r3, #8
 800504a:	d109      	bne.n	8005060 <HAL_TIMEx_PWMN_Start+0x58>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b01      	cmp	r3, #1
 8005056:	bf14      	ite	ne
 8005058:	2301      	movne	r3, #1
 800505a:	2300      	moveq	r3, #0
 800505c:	b2db      	uxtb	r3, r3
 800505e:	e008      	b.n	8005072 <HAL_TIMEx_PWMN_Start+0x6a>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b01      	cmp	r3, #1
 800506a:	bf14      	ite	ne
 800506c:	2301      	movne	r3, #1
 800506e:	2300      	moveq	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e059      	b.n	800512e <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d104      	bne.n	800508a <HAL_TIMEx_PWMN_Start+0x82>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2202      	movs	r2, #2
 8005084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005088:	e013      	b.n	80050b2 <HAL_TIMEx_PWMN_Start+0xaa>
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	2b04      	cmp	r3, #4
 800508e:	d104      	bne.n	800509a <HAL_TIMEx_PWMN_Start+0x92>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005098:	e00b      	b.n	80050b2 <HAL_TIMEx_PWMN_Start+0xaa>
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	2b08      	cmp	r3, #8
 800509e:	d104      	bne.n	80050aa <HAL_TIMEx_PWMN_Start+0xa2>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050a8:	e003      	b.n	80050b2 <HAL_TIMEx_PWMN_Start+0xaa>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2202      	movs	r2, #2
 80050ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2204      	movs	r2, #4
 80050b8:	6839      	ldr	r1, [r7, #0]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 f903 	bl	80052c6 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050ce:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a18      	ldr	r2, [pc, #96]	; (8005138 <HAL_TIMEx_PWMN_Start+0x130>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d00e      	beq.n	80050f8 <HAL_TIMEx_PWMN_Start+0xf0>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050e2:	d009      	beq.n	80050f8 <HAL_TIMEx_PWMN_Start+0xf0>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a14      	ldr	r2, [pc, #80]	; (800513c <HAL_TIMEx_PWMN_Start+0x134>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d004      	beq.n	80050f8 <HAL_TIMEx_PWMN_Start+0xf0>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a13      	ldr	r2, [pc, #76]	; (8005140 <HAL_TIMEx_PWMN_Start+0x138>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d111      	bne.n	800511c <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 0307 	and.w	r3, r3, #7
 8005102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b06      	cmp	r3, #6
 8005108:	d010      	beq.n	800512c <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f042 0201 	orr.w	r2, r2, #1
 8005118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800511a:	e007      	b.n	800512c <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0201 	orr.w	r2, r2, #1
 800512a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3710      	adds	r7, #16
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40012c00 	.word	0x40012c00
 800513c:	40000400 	.word	0x40000400
 8005140:	40000800 	.word	0x40000800

08005144 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005154:	2b01      	cmp	r3, #1
 8005156:	d101      	bne.n	800515c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005158:	2302      	movs	r3, #2
 800515a:	e046      	b.n	80051ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005182:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a16      	ldr	r2, [pc, #88]	; (80051f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d00e      	beq.n	80051be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a8:	d009      	beq.n	80051be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a12      	ldr	r2, [pc, #72]	; (80051f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d004      	beq.n	80051be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a10      	ldr	r2, [pc, #64]	; (80051fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d10c      	bne.n	80051d8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3714      	adds	r7, #20
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr
 80051f4:	40012c00 	.word	0x40012c00
 80051f8:	40000400 	.word	0x40000400
 80051fc:	40000800 	.word	0x40000800

08005200 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800520a:	2300      	movs	r3, #0
 800520c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005218:	2302      	movs	r3, #2
 800521a:	e03d      	b.n	8005298 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4313      	orrs	r3, r2
 800525a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	4313      	orrs	r3, r2
 8005268:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	695b      	ldr	r3, [r3, #20]
 8005274:	4313      	orrs	r3, r2
 8005276:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3714      	adds	r7, #20
 800529c:	46bd      	mov	sp, r7
 800529e:	bc80      	pop	{r7}
 80052a0:	4770      	bx	lr

080052a2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bc80      	pop	{r7}
 80052b2:	4770      	bx	lr

080052b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b087      	sub	sp, #28
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	60f8      	str	r0, [r7, #12]
 80052ce:	60b9      	str	r1, [r7, #8]
 80052d0:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	f003 031f 	and.w	r3, r3, #31
 80052d8:	2204      	movs	r2, #4
 80052da:	fa02 f303 	lsl.w	r3, r2, r3
 80052de:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6a1a      	ldr	r2, [r3, #32]
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	43db      	mvns	r3, r3
 80052e8:	401a      	ands	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6a1a      	ldr	r2, [r3, #32]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	f003 031f 	and.w	r3, r3, #31
 80052f8:	6879      	ldr	r1, [r7, #4]
 80052fa:	fa01 f303 	lsl.w	r3, r1, r3
 80052fe:	431a      	orrs	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	621a      	str	r2, [r3, #32]
}
 8005304:	bf00      	nop
 8005306:	371c      	adds	r7, #28
 8005308:	46bd      	mov	sp, r7
 800530a:	bc80      	pop	{r7}
 800530c:	4770      	bx	lr

0800530e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800530e:	b580      	push	{r7, lr}
 8005310:	b082      	sub	sp, #8
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e03f      	b.n	80053a0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b00      	cmp	r3, #0
 800532a:	d106      	bne.n	800533a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f7fd f989 	bl	800264c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2224      	movs	r2, #36	; 0x24
 800533e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005350:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f904 	bl	8005560 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	691a      	ldr	r2, [r3, #16]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005366:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	695a      	ldr	r2, [r3, #20]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005376:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68da      	ldr	r2, [r3, #12]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005386:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2220      	movs	r2, #32
 800539a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3708      	adds	r7, #8
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b08a      	sub	sp, #40	; 0x28
 80053ac:	af02      	add	r7, sp, #8
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	603b      	str	r3, [r7, #0]
 80053b4:	4613      	mov	r3, r2
 80053b6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b20      	cmp	r3, #32
 80053c6:	d17c      	bne.n	80054c2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d002      	beq.n	80053d4 <HAL_UART_Transmit+0x2c>
 80053ce:	88fb      	ldrh	r3, [r7, #6]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d101      	bne.n	80053d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e075      	b.n	80054c4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d101      	bne.n	80053e6 <HAL_UART_Transmit+0x3e>
 80053e2:	2302      	movs	r3, #2
 80053e4:	e06e      	b.n	80054c4 <HAL_UART_Transmit+0x11c>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2221      	movs	r2, #33	; 0x21
 80053f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053fc:	f7fd fafc 	bl	80029f8 <HAL_GetTick>
 8005400:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	88fa      	ldrh	r2, [r7, #6]
 8005406:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	88fa      	ldrh	r2, [r7, #6]
 800540c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005416:	d108      	bne.n	800542a <HAL_UART_Transmit+0x82>
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	691b      	ldr	r3, [r3, #16]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d104      	bne.n	800542a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005420:	2300      	movs	r3, #0
 8005422:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	61bb      	str	r3, [r7, #24]
 8005428:	e003      	b.n	8005432 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800542e:	2300      	movs	r3, #0
 8005430:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800543a:	e02a      	b.n	8005492 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	2200      	movs	r2, #0
 8005444:	2180      	movs	r1, #128	; 0x80
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 f840 	bl	80054cc <UART_WaitOnFlagUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e036      	b.n	80054c4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10b      	bne.n	8005474 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	881b      	ldrh	r3, [r3, #0]
 8005460:	461a      	mov	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800546a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	3302      	adds	r3, #2
 8005470:	61bb      	str	r3, [r7, #24]
 8005472:	e007      	b.n	8005484 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	781a      	ldrb	r2, [r3, #0]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	3301      	adds	r3, #1
 8005482:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005488:	b29b      	uxth	r3, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005496:	b29b      	uxth	r3, r3
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1cf      	bne.n	800543c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	9300      	str	r3, [sp, #0]
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	2200      	movs	r2, #0
 80054a4:	2140      	movs	r1, #64	; 0x40
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f000 f810 	bl	80054cc <UART_WaitOnFlagUntilTimeout>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e006      	b.n	80054c4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	e000      	b.n	80054c4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
  }
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3720      	adds	r7, #32
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	603b      	str	r3, [r7, #0]
 80054d8:	4613      	mov	r3, r2
 80054da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054dc:	e02c      	b.n	8005538 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054e4:	d028      	beq.n	8005538 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d007      	beq.n	80054fc <UART_WaitOnFlagUntilTimeout+0x30>
 80054ec:	f7fd fa84 	bl	80029f8 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	69ba      	ldr	r2, [r7, #24]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d21d      	bcs.n	8005538 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68da      	ldr	r2, [r3, #12]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800550a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695a      	ldr	r2, [r3, #20]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f022 0201 	bic.w	r2, r2, #1
 800551a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2220      	movs	r2, #32
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e00f      	b.n	8005558 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	4013      	ands	r3, r2
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	429a      	cmp	r2, r3
 8005546:	bf0c      	ite	eq
 8005548:	2301      	moveq	r3, #1
 800554a:	2300      	movne	r3, #0
 800554c:	b2db      	uxtb	r3, r3
 800554e:	461a      	mov	r2, r3
 8005550:	79fb      	ldrb	r3, [r7, #7]
 8005552:	429a      	cmp	r2, r3
 8005554:	d0c3      	beq.n	80054de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3710      	adds	r7, #16
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68da      	ldr	r2, [r3, #12]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689a      	ldr	r2, [r3, #8]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	691b      	ldr	r3, [r3, #16]
 8005586:	431a      	orrs	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	4313      	orrs	r3, r2
 800558e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800559a:	f023 030c 	bic.w	r3, r3, #12
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	6812      	ldr	r2, [r2, #0]
 80055a2:	68b9      	ldr	r1, [r7, #8]
 80055a4:	430b      	orrs	r3, r1
 80055a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699a      	ldr	r2, [r3, #24]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a2c      	ldr	r2, [pc, #176]	; (8005674 <UART_SetConfig+0x114>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d103      	bne.n	80055d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80055c8:	f7fe fd4a 	bl	8004060 <HAL_RCC_GetPCLK2Freq>
 80055cc:	60f8      	str	r0, [r7, #12]
 80055ce:	e002      	b.n	80055d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80055d0:	f7fe fd32 	bl	8004038 <HAL_RCC_GetPCLK1Freq>
 80055d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4613      	mov	r3, r2
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	4413      	add	r3, r2
 80055de:	009a      	lsls	r2, r3, #2
 80055e0:	441a      	add	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ec:	4a22      	ldr	r2, [pc, #136]	; (8005678 <UART_SetConfig+0x118>)
 80055ee:	fba2 2303 	umull	r2, r3, r2, r3
 80055f2:	095b      	lsrs	r3, r3, #5
 80055f4:	0119      	lsls	r1, r3, #4
 80055f6:	68fa      	ldr	r2, [r7, #12]
 80055f8:	4613      	mov	r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	4413      	add	r3, r2
 80055fe:	009a      	lsls	r2, r3, #2
 8005600:	441a      	add	r2, r3
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	fbb2 f2f3 	udiv	r2, r2, r3
 800560c:	4b1a      	ldr	r3, [pc, #104]	; (8005678 <UART_SetConfig+0x118>)
 800560e:	fba3 0302 	umull	r0, r3, r3, r2
 8005612:	095b      	lsrs	r3, r3, #5
 8005614:	2064      	movs	r0, #100	; 0x64
 8005616:	fb00 f303 	mul.w	r3, r0, r3
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	011b      	lsls	r3, r3, #4
 800561e:	3332      	adds	r3, #50	; 0x32
 8005620:	4a15      	ldr	r2, [pc, #84]	; (8005678 <UART_SetConfig+0x118>)
 8005622:	fba2 2303 	umull	r2, r3, r2, r3
 8005626:	095b      	lsrs	r3, r3, #5
 8005628:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800562c:	4419      	add	r1, r3
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	4613      	mov	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	009a      	lsls	r2, r3, #2
 8005638:	441a      	add	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	fbb2 f2f3 	udiv	r2, r2, r3
 8005644:	4b0c      	ldr	r3, [pc, #48]	; (8005678 <UART_SetConfig+0x118>)
 8005646:	fba3 0302 	umull	r0, r3, r3, r2
 800564a:	095b      	lsrs	r3, r3, #5
 800564c:	2064      	movs	r0, #100	; 0x64
 800564e:	fb00 f303 	mul.w	r3, r0, r3
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	011b      	lsls	r3, r3, #4
 8005656:	3332      	adds	r3, #50	; 0x32
 8005658:	4a07      	ldr	r2, [pc, #28]	; (8005678 <UART_SetConfig+0x118>)
 800565a:	fba2 2303 	umull	r2, r3, r2, r3
 800565e:	095b      	lsrs	r3, r3, #5
 8005660:	f003 020f 	and.w	r2, r3, #15
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	440a      	add	r2, r1
 800566a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800566c:	bf00      	nop
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40013800 	.word	0x40013800
 8005678:	51eb851f 	.word	0x51eb851f

0800567c <__errno>:
 800567c:	4b01      	ldr	r3, [pc, #4]	; (8005684 <__errno+0x8>)
 800567e:	6818      	ldr	r0, [r3, #0]
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	20000094 	.word	0x20000094

08005688 <__libc_init_array>:
 8005688:	b570      	push	{r4, r5, r6, lr}
 800568a:	2600      	movs	r6, #0
 800568c:	4d0c      	ldr	r5, [pc, #48]	; (80056c0 <__libc_init_array+0x38>)
 800568e:	4c0d      	ldr	r4, [pc, #52]	; (80056c4 <__libc_init_array+0x3c>)
 8005690:	1b64      	subs	r4, r4, r5
 8005692:	10a4      	asrs	r4, r4, #2
 8005694:	42a6      	cmp	r6, r4
 8005696:	d109      	bne.n	80056ac <__libc_init_array+0x24>
 8005698:	f002 feda 	bl	8008450 <_init>
 800569c:	2600      	movs	r6, #0
 800569e:	4d0a      	ldr	r5, [pc, #40]	; (80056c8 <__libc_init_array+0x40>)
 80056a0:	4c0a      	ldr	r4, [pc, #40]	; (80056cc <__libc_init_array+0x44>)
 80056a2:	1b64      	subs	r4, r4, r5
 80056a4:	10a4      	asrs	r4, r4, #2
 80056a6:	42a6      	cmp	r6, r4
 80056a8:	d105      	bne.n	80056b6 <__libc_init_array+0x2e>
 80056aa:	bd70      	pop	{r4, r5, r6, pc}
 80056ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80056b0:	4798      	blx	r3
 80056b2:	3601      	adds	r6, #1
 80056b4:	e7ee      	b.n	8005694 <__libc_init_array+0xc>
 80056b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ba:	4798      	blx	r3
 80056bc:	3601      	adds	r6, #1
 80056be:	e7f2      	b.n	80056a6 <__libc_init_array+0x1e>
 80056c0:	0800891c 	.word	0x0800891c
 80056c4:	0800891c 	.word	0x0800891c
 80056c8:	0800891c 	.word	0x0800891c
 80056cc:	08008924 	.word	0x08008924

080056d0 <memcpy>:
 80056d0:	440a      	add	r2, r1
 80056d2:	4291      	cmp	r1, r2
 80056d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80056d8:	d100      	bne.n	80056dc <memcpy+0xc>
 80056da:	4770      	bx	lr
 80056dc:	b510      	push	{r4, lr}
 80056de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056e2:	4291      	cmp	r1, r2
 80056e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056e8:	d1f9      	bne.n	80056de <memcpy+0xe>
 80056ea:	bd10      	pop	{r4, pc}

080056ec <memset>:
 80056ec:	4603      	mov	r3, r0
 80056ee:	4402      	add	r2, r0
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d100      	bne.n	80056f6 <memset+0xa>
 80056f4:	4770      	bx	lr
 80056f6:	f803 1b01 	strb.w	r1, [r3], #1
 80056fa:	e7f9      	b.n	80056f0 <memset+0x4>

080056fc <__cvt>:
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005702:	461f      	mov	r7, r3
 8005704:	bfbb      	ittet	lt
 8005706:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800570a:	461f      	movlt	r7, r3
 800570c:	2300      	movge	r3, #0
 800570e:	232d      	movlt	r3, #45	; 0x2d
 8005710:	b088      	sub	sp, #32
 8005712:	4614      	mov	r4, r2
 8005714:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005716:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005718:	7013      	strb	r3, [r2, #0]
 800571a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800571c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005720:	f023 0820 	bic.w	r8, r3, #32
 8005724:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005728:	d005      	beq.n	8005736 <__cvt+0x3a>
 800572a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800572e:	d100      	bne.n	8005732 <__cvt+0x36>
 8005730:	3501      	adds	r5, #1
 8005732:	2302      	movs	r3, #2
 8005734:	e000      	b.n	8005738 <__cvt+0x3c>
 8005736:	2303      	movs	r3, #3
 8005738:	aa07      	add	r2, sp, #28
 800573a:	9204      	str	r2, [sp, #16]
 800573c:	aa06      	add	r2, sp, #24
 800573e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005742:	e9cd 3500 	strd	r3, r5, [sp]
 8005746:	4622      	mov	r2, r4
 8005748:	463b      	mov	r3, r7
 800574a:	f000 fd05 	bl	8006158 <_dtoa_r>
 800574e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005752:	4606      	mov	r6, r0
 8005754:	d102      	bne.n	800575c <__cvt+0x60>
 8005756:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005758:	07db      	lsls	r3, r3, #31
 800575a:	d522      	bpl.n	80057a2 <__cvt+0xa6>
 800575c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005760:	eb06 0905 	add.w	r9, r6, r5
 8005764:	d110      	bne.n	8005788 <__cvt+0x8c>
 8005766:	7833      	ldrb	r3, [r6, #0]
 8005768:	2b30      	cmp	r3, #48	; 0x30
 800576a:	d10a      	bne.n	8005782 <__cvt+0x86>
 800576c:	2200      	movs	r2, #0
 800576e:	2300      	movs	r3, #0
 8005770:	4620      	mov	r0, r4
 8005772:	4639      	mov	r1, r7
 8005774:	f7fb f9cc 	bl	8000b10 <__aeabi_dcmpeq>
 8005778:	b918      	cbnz	r0, 8005782 <__cvt+0x86>
 800577a:	f1c5 0501 	rsb	r5, r5, #1
 800577e:	f8ca 5000 	str.w	r5, [sl]
 8005782:	f8da 3000 	ldr.w	r3, [sl]
 8005786:	4499      	add	r9, r3
 8005788:	2200      	movs	r2, #0
 800578a:	2300      	movs	r3, #0
 800578c:	4620      	mov	r0, r4
 800578e:	4639      	mov	r1, r7
 8005790:	f7fb f9be 	bl	8000b10 <__aeabi_dcmpeq>
 8005794:	b108      	cbz	r0, 800579a <__cvt+0x9e>
 8005796:	f8cd 901c 	str.w	r9, [sp, #28]
 800579a:	2230      	movs	r2, #48	; 0x30
 800579c:	9b07      	ldr	r3, [sp, #28]
 800579e:	454b      	cmp	r3, r9
 80057a0:	d307      	bcc.n	80057b2 <__cvt+0xb6>
 80057a2:	4630      	mov	r0, r6
 80057a4:	9b07      	ldr	r3, [sp, #28]
 80057a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80057a8:	1b9b      	subs	r3, r3, r6
 80057aa:	6013      	str	r3, [r2, #0]
 80057ac:	b008      	add	sp, #32
 80057ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057b2:	1c59      	adds	r1, r3, #1
 80057b4:	9107      	str	r1, [sp, #28]
 80057b6:	701a      	strb	r2, [r3, #0]
 80057b8:	e7f0      	b.n	800579c <__cvt+0xa0>

080057ba <__exponent>:
 80057ba:	4603      	mov	r3, r0
 80057bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057be:	2900      	cmp	r1, #0
 80057c0:	f803 2b02 	strb.w	r2, [r3], #2
 80057c4:	bfb6      	itet	lt
 80057c6:	222d      	movlt	r2, #45	; 0x2d
 80057c8:	222b      	movge	r2, #43	; 0x2b
 80057ca:	4249      	neglt	r1, r1
 80057cc:	2909      	cmp	r1, #9
 80057ce:	7042      	strb	r2, [r0, #1]
 80057d0:	dd2b      	ble.n	800582a <__exponent+0x70>
 80057d2:	f10d 0407 	add.w	r4, sp, #7
 80057d6:	46a4      	mov	ip, r4
 80057d8:	270a      	movs	r7, #10
 80057da:	fb91 f6f7 	sdiv	r6, r1, r7
 80057de:	460a      	mov	r2, r1
 80057e0:	46a6      	mov	lr, r4
 80057e2:	fb07 1516 	mls	r5, r7, r6, r1
 80057e6:	2a63      	cmp	r2, #99	; 0x63
 80057e8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80057ec:	4631      	mov	r1, r6
 80057ee:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80057f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80057f6:	dcf0      	bgt.n	80057da <__exponent+0x20>
 80057f8:	3130      	adds	r1, #48	; 0x30
 80057fa:	f1ae 0502 	sub.w	r5, lr, #2
 80057fe:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005802:	4629      	mov	r1, r5
 8005804:	1c44      	adds	r4, r0, #1
 8005806:	4561      	cmp	r1, ip
 8005808:	d30a      	bcc.n	8005820 <__exponent+0x66>
 800580a:	f10d 0209 	add.w	r2, sp, #9
 800580e:	eba2 020e 	sub.w	r2, r2, lr
 8005812:	4565      	cmp	r5, ip
 8005814:	bf88      	it	hi
 8005816:	2200      	movhi	r2, #0
 8005818:	4413      	add	r3, r2
 800581a:	1a18      	subs	r0, r3, r0
 800581c:	b003      	add	sp, #12
 800581e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005820:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005824:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005828:	e7ed      	b.n	8005806 <__exponent+0x4c>
 800582a:	2330      	movs	r3, #48	; 0x30
 800582c:	3130      	adds	r1, #48	; 0x30
 800582e:	7083      	strb	r3, [r0, #2]
 8005830:	70c1      	strb	r1, [r0, #3]
 8005832:	1d03      	adds	r3, r0, #4
 8005834:	e7f1      	b.n	800581a <__exponent+0x60>
	...

08005838 <_printf_float>:
 8005838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800583c:	b091      	sub	sp, #68	; 0x44
 800583e:	460c      	mov	r4, r1
 8005840:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005844:	4616      	mov	r6, r2
 8005846:	461f      	mov	r7, r3
 8005848:	4605      	mov	r5, r0
 800584a:	f001 fa73 	bl	8006d34 <_localeconv_r>
 800584e:	6803      	ldr	r3, [r0, #0]
 8005850:	4618      	mov	r0, r3
 8005852:	9309      	str	r3, [sp, #36]	; 0x24
 8005854:	f7fa fc7c 	bl	8000150 <strlen>
 8005858:	2300      	movs	r3, #0
 800585a:	930e      	str	r3, [sp, #56]	; 0x38
 800585c:	f8d8 3000 	ldr.w	r3, [r8]
 8005860:	900a      	str	r0, [sp, #40]	; 0x28
 8005862:	3307      	adds	r3, #7
 8005864:	f023 0307 	bic.w	r3, r3, #7
 8005868:	f103 0208 	add.w	r2, r3, #8
 800586c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005870:	f8d4 b000 	ldr.w	fp, [r4]
 8005874:	f8c8 2000 	str.w	r2, [r8]
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005880:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005884:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005888:	930b      	str	r3, [sp, #44]	; 0x2c
 800588a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800588e:	4640      	mov	r0, r8
 8005890:	4b9c      	ldr	r3, [pc, #624]	; (8005b04 <_printf_float+0x2cc>)
 8005892:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005894:	f7fb f96e 	bl	8000b74 <__aeabi_dcmpun>
 8005898:	bb70      	cbnz	r0, 80058f8 <_printf_float+0xc0>
 800589a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800589e:	4640      	mov	r0, r8
 80058a0:	4b98      	ldr	r3, [pc, #608]	; (8005b04 <_printf_float+0x2cc>)
 80058a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80058a4:	f7fb f948 	bl	8000b38 <__aeabi_dcmple>
 80058a8:	bb30      	cbnz	r0, 80058f8 <_printf_float+0xc0>
 80058aa:	2200      	movs	r2, #0
 80058ac:	2300      	movs	r3, #0
 80058ae:	4640      	mov	r0, r8
 80058b0:	4651      	mov	r1, sl
 80058b2:	f7fb f937 	bl	8000b24 <__aeabi_dcmplt>
 80058b6:	b110      	cbz	r0, 80058be <_printf_float+0x86>
 80058b8:	232d      	movs	r3, #45	; 0x2d
 80058ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058be:	4b92      	ldr	r3, [pc, #584]	; (8005b08 <_printf_float+0x2d0>)
 80058c0:	4892      	ldr	r0, [pc, #584]	; (8005b0c <_printf_float+0x2d4>)
 80058c2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80058c6:	bf94      	ite	ls
 80058c8:	4698      	movls	r8, r3
 80058ca:	4680      	movhi	r8, r0
 80058cc:	2303      	movs	r3, #3
 80058ce:	f04f 0a00 	mov.w	sl, #0
 80058d2:	6123      	str	r3, [r4, #16]
 80058d4:	f02b 0304 	bic.w	r3, fp, #4
 80058d8:	6023      	str	r3, [r4, #0]
 80058da:	4633      	mov	r3, r6
 80058dc:	4621      	mov	r1, r4
 80058de:	4628      	mov	r0, r5
 80058e0:	9700      	str	r7, [sp, #0]
 80058e2:	aa0f      	add	r2, sp, #60	; 0x3c
 80058e4:	f000 f9d4 	bl	8005c90 <_printf_common>
 80058e8:	3001      	adds	r0, #1
 80058ea:	f040 8090 	bne.w	8005a0e <_printf_float+0x1d6>
 80058ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058f2:	b011      	add	sp, #68	; 0x44
 80058f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058f8:	4642      	mov	r2, r8
 80058fa:	4653      	mov	r3, sl
 80058fc:	4640      	mov	r0, r8
 80058fe:	4651      	mov	r1, sl
 8005900:	f7fb f938 	bl	8000b74 <__aeabi_dcmpun>
 8005904:	b148      	cbz	r0, 800591a <_printf_float+0xe2>
 8005906:	f1ba 0f00 	cmp.w	sl, #0
 800590a:	bfb8      	it	lt
 800590c:	232d      	movlt	r3, #45	; 0x2d
 800590e:	4880      	ldr	r0, [pc, #512]	; (8005b10 <_printf_float+0x2d8>)
 8005910:	bfb8      	it	lt
 8005912:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005916:	4b7f      	ldr	r3, [pc, #508]	; (8005b14 <_printf_float+0x2dc>)
 8005918:	e7d3      	b.n	80058c2 <_printf_float+0x8a>
 800591a:	6863      	ldr	r3, [r4, #4]
 800591c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005920:	1c5a      	adds	r2, r3, #1
 8005922:	d142      	bne.n	80059aa <_printf_float+0x172>
 8005924:	2306      	movs	r3, #6
 8005926:	6063      	str	r3, [r4, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	9206      	str	r2, [sp, #24]
 800592c:	aa0e      	add	r2, sp, #56	; 0x38
 800592e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005932:	aa0d      	add	r2, sp, #52	; 0x34
 8005934:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005938:	9203      	str	r2, [sp, #12]
 800593a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800593e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005942:	6023      	str	r3, [r4, #0]
 8005944:	6863      	ldr	r3, [r4, #4]
 8005946:	4642      	mov	r2, r8
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	4628      	mov	r0, r5
 800594c:	4653      	mov	r3, sl
 800594e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005950:	f7ff fed4 	bl	80056fc <__cvt>
 8005954:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005956:	4680      	mov	r8, r0
 8005958:	2947      	cmp	r1, #71	; 0x47
 800595a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800595c:	d108      	bne.n	8005970 <_printf_float+0x138>
 800595e:	1cc8      	adds	r0, r1, #3
 8005960:	db02      	blt.n	8005968 <_printf_float+0x130>
 8005962:	6863      	ldr	r3, [r4, #4]
 8005964:	4299      	cmp	r1, r3
 8005966:	dd40      	ble.n	80059ea <_printf_float+0x1b2>
 8005968:	f1a9 0902 	sub.w	r9, r9, #2
 800596c:	fa5f f989 	uxtb.w	r9, r9
 8005970:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005974:	d81f      	bhi.n	80059b6 <_printf_float+0x17e>
 8005976:	464a      	mov	r2, r9
 8005978:	3901      	subs	r1, #1
 800597a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800597e:	910d      	str	r1, [sp, #52]	; 0x34
 8005980:	f7ff ff1b 	bl	80057ba <__exponent>
 8005984:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005986:	4682      	mov	sl, r0
 8005988:	1813      	adds	r3, r2, r0
 800598a:	2a01      	cmp	r2, #1
 800598c:	6123      	str	r3, [r4, #16]
 800598e:	dc02      	bgt.n	8005996 <_printf_float+0x15e>
 8005990:	6822      	ldr	r2, [r4, #0]
 8005992:	07d2      	lsls	r2, r2, #31
 8005994:	d501      	bpl.n	800599a <_printf_float+0x162>
 8005996:	3301      	adds	r3, #1
 8005998:	6123      	str	r3, [r4, #16]
 800599a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d09b      	beq.n	80058da <_printf_float+0xa2>
 80059a2:	232d      	movs	r3, #45	; 0x2d
 80059a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059a8:	e797      	b.n	80058da <_printf_float+0xa2>
 80059aa:	2947      	cmp	r1, #71	; 0x47
 80059ac:	d1bc      	bne.n	8005928 <_printf_float+0xf0>
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1ba      	bne.n	8005928 <_printf_float+0xf0>
 80059b2:	2301      	movs	r3, #1
 80059b4:	e7b7      	b.n	8005926 <_printf_float+0xee>
 80059b6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80059ba:	d118      	bne.n	80059ee <_printf_float+0x1b6>
 80059bc:	2900      	cmp	r1, #0
 80059be:	6863      	ldr	r3, [r4, #4]
 80059c0:	dd0b      	ble.n	80059da <_printf_float+0x1a2>
 80059c2:	6121      	str	r1, [r4, #16]
 80059c4:	b913      	cbnz	r3, 80059cc <_printf_float+0x194>
 80059c6:	6822      	ldr	r2, [r4, #0]
 80059c8:	07d0      	lsls	r0, r2, #31
 80059ca:	d502      	bpl.n	80059d2 <_printf_float+0x19a>
 80059cc:	3301      	adds	r3, #1
 80059ce:	440b      	add	r3, r1
 80059d0:	6123      	str	r3, [r4, #16]
 80059d2:	f04f 0a00 	mov.w	sl, #0
 80059d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80059d8:	e7df      	b.n	800599a <_printf_float+0x162>
 80059da:	b913      	cbnz	r3, 80059e2 <_printf_float+0x1aa>
 80059dc:	6822      	ldr	r2, [r4, #0]
 80059de:	07d2      	lsls	r2, r2, #31
 80059e0:	d501      	bpl.n	80059e6 <_printf_float+0x1ae>
 80059e2:	3302      	adds	r3, #2
 80059e4:	e7f4      	b.n	80059d0 <_printf_float+0x198>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e7f2      	b.n	80059d0 <_printf_float+0x198>
 80059ea:	f04f 0967 	mov.w	r9, #103	; 0x67
 80059ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059f0:	4299      	cmp	r1, r3
 80059f2:	db05      	blt.n	8005a00 <_printf_float+0x1c8>
 80059f4:	6823      	ldr	r3, [r4, #0]
 80059f6:	6121      	str	r1, [r4, #16]
 80059f8:	07d8      	lsls	r0, r3, #31
 80059fa:	d5ea      	bpl.n	80059d2 <_printf_float+0x19a>
 80059fc:	1c4b      	adds	r3, r1, #1
 80059fe:	e7e7      	b.n	80059d0 <_printf_float+0x198>
 8005a00:	2900      	cmp	r1, #0
 8005a02:	bfcc      	ite	gt
 8005a04:	2201      	movgt	r2, #1
 8005a06:	f1c1 0202 	rsble	r2, r1, #2
 8005a0a:	4413      	add	r3, r2
 8005a0c:	e7e0      	b.n	80059d0 <_printf_float+0x198>
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	055a      	lsls	r2, r3, #21
 8005a12:	d407      	bmi.n	8005a24 <_printf_float+0x1ec>
 8005a14:	6923      	ldr	r3, [r4, #16]
 8005a16:	4642      	mov	r2, r8
 8005a18:	4631      	mov	r1, r6
 8005a1a:	4628      	mov	r0, r5
 8005a1c:	47b8      	blx	r7
 8005a1e:	3001      	adds	r0, #1
 8005a20:	d12b      	bne.n	8005a7a <_printf_float+0x242>
 8005a22:	e764      	b.n	80058ee <_printf_float+0xb6>
 8005a24:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005a28:	f240 80dd 	bls.w	8005be6 <_printf_float+0x3ae>
 8005a2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a30:	2200      	movs	r2, #0
 8005a32:	2300      	movs	r3, #0
 8005a34:	f7fb f86c 	bl	8000b10 <__aeabi_dcmpeq>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	d033      	beq.n	8005aa4 <_printf_float+0x26c>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	4631      	mov	r1, r6
 8005a40:	4628      	mov	r0, r5
 8005a42:	4a35      	ldr	r2, [pc, #212]	; (8005b18 <_printf_float+0x2e0>)
 8005a44:	47b8      	blx	r7
 8005a46:	3001      	adds	r0, #1
 8005a48:	f43f af51 	beq.w	80058ee <_printf_float+0xb6>
 8005a4c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005a50:	429a      	cmp	r2, r3
 8005a52:	db02      	blt.n	8005a5a <_printf_float+0x222>
 8005a54:	6823      	ldr	r3, [r4, #0]
 8005a56:	07d8      	lsls	r0, r3, #31
 8005a58:	d50f      	bpl.n	8005a7a <_printf_float+0x242>
 8005a5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a5e:	4631      	mov	r1, r6
 8005a60:	4628      	mov	r0, r5
 8005a62:	47b8      	blx	r7
 8005a64:	3001      	adds	r0, #1
 8005a66:	f43f af42 	beq.w	80058ee <_printf_float+0xb6>
 8005a6a:	f04f 0800 	mov.w	r8, #0
 8005a6e:	f104 091a 	add.w	r9, r4, #26
 8005a72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a74:	3b01      	subs	r3, #1
 8005a76:	4543      	cmp	r3, r8
 8005a78:	dc09      	bgt.n	8005a8e <_printf_float+0x256>
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	079b      	lsls	r3, r3, #30
 8005a7e:	f100 8102 	bmi.w	8005c86 <_printf_float+0x44e>
 8005a82:	68e0      	ldr	r0, [r4, #12]
 8005a84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a86:	4298      	cmp	r0, r3
 8005a88:	bfb8      	it	lt
 8005a8a:	4618      	movlt	r0, r3
 8005a8c:	e731      	b.n	80058f2 <_printf_float+0xba>
 8005a8e:	2301      	movs	r3, #1
 8005a90:	464a      	mov	r2, r9
 8005a92:	4631      	mov	r1, r6
 8005a94:	4628      	mov	r0, r5
 8005a96:	47b8      	blx	r7
 8005a98:	3001      	adds	r0, #1
 8005a9a:	f43f af28 	beq.w	80058ee <_printf_float+0xb6>
 8005a9e:	f108 0801 	add.w	r8, r8, #1
 8005aa2:	e7e6      	b.n	8005a72 <_printf_float+0x23a>
 8005aa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	dc38      	bgt.n	8005b1c <_printf_float+0x2e4>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	4631      	mov	r1, r6
 8005aae:	4628      	mov	r0, r5
 8005ab0:	4a19      	ldr	r2, [pc, #100]	; (8005b18 <_printf_float+0x2e0>)
 8005ab2:	47b8      	blx	r7
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	f43f af1a 	beq.w	80058ee <_printf_float+0xb6>
 8005aba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	d102      	bne.n	8005ac8 <_printf_float+0x290>
 8005ac2:	6823      	ldr	r3, [r4, #0]
 8005ac4:	07d9      	lsls	r1, r3, #31
 8005ac6:	d5d8      	bpl.n	8005a7a <_printf_float+0x242>
 8005ac8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005acc:	4631      	mov	r1, r6
 8005ace:	4628      	mov	r0, r5
 8005ad0:	47b8      	blx	r7
 8005ad2:	3001      	adds	r0, #1
 8005ad4:	f43f af0b 	beq.w	80058ee <_printf_float+0xb6>
 8005ad8:	f04f 0900 	mov.w	r9, #0
 8005adc:	f104 0a1a 	add.w	sl, r4, #26
 8005ae0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ae2:	425b      	negs	r3, r3
 8005ae4:	454b      	cmp	r3, r9
 8005ae6:	dc01      	bgt.n	8005aec <_printf_float+0x2b4>
 8005ae8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005aea:	e794      	b.n	8005a16 <_printf_float+0x1de>
 8005aec:	2301      	movs	r3, #1
 8005aee:	4652      	mov	r2, sl
 8005af0:	4631      	mov	r1, r6
 8005af2:	4628      	mov	r0, r5
 8005af4:	47b8      	blx	r7
 8005af6:	3001      	adds	r0, #1
 8005af8:	f43f aef9 	beq.w	80058ee <_printf_float+0xb6>
 8005afc:	f109 0901 	add.w	r9, r9, #1
 8005b00:	e7ee      	b.n	8005ae0 <_printf_float+0x2a8>
 8005b02:	bf00      	nop
 8005b04:	7fefffff 	.word	0x7fefffff
 8005b08:	08008540 	.word	0x08008540
 8005b0c:	08008544 	.word	0x08008544
 8005b10:	0800854c 	.word	0x0800854c
 8005b14:	08008548 	.word	0x08008548
 8005b18:	08008550 	.word	0x08008550
 8005b1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b20:	429a      	cmp	r2, r3
 8005b22:	bfa8      	it	ge
 8005b24:	461a      	movge	r2, r3
 8005b26:	2a00      	cmp	r2, #0
 8005b28:	4691      	mov	r9, r2
 8005b2a:	dc37      	bgt.n	8005b9c <_printf_float+0x364>
 8005b2c:	f04f 0b00 	mov.w	fp, #0
 8005b30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b34:	f104 021a 	add.w	r2, r4, #26
 8005b38:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005b3c:	ebaa 0309 	sub.w	r3, sl, r9
 8005b40:	455b      	cmp	r3, fp
 8005b42:	dc33      	bgt.n	8005bac <_printf_float+0x374>
 8005b44:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	db3b      	blt.n	8005bc4 <_printf_float+0x38c>
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	07da      	lsls	r2, r3, #31
 8005b50:	d438      	bmi.n	8005bc4 <_printf_float+0x38c>
 8005b52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b54:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005b56:	eba2 030a 	sub.w	r3, r2, sl
 8005b5a:	eba2 0901 	sub.w	r9, r2, r1
 8005b5e:	4599      	cmp	r9, r3
 8005b60:	bfa8      	it	ge
 8005b62:	4699      	movge	r9, r3
 8005b64:	f1b9 0f00 	cmp.w	r9, #0
 8005b68:	dc34      	bgt.n	8005bd4 <_printf_float+0x39c>
 8005b6a:	f04f 0800 	mov.w	r8, #0
 8005b6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b72:	f104 0a1a 	add.w	sl, r4, #26
 8005b76:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005b7a:	1a9b      	subs	r3, r3, r2
 8005b7c:	eba3 0309 	sub.w	r3, r3, r9
 8005b80:	4543      	cmp	r3, r8
 8005b82:	f77f af7a 	ble.w	8005a7a <_printf_float+0x242>
 8005b86:	2301      	movs	r3, #1
 8005b88:	4652      	mov	r2, sl
 8005b8a:	4631      	mov	r1, r6
 8005b8c:	4628      	mov	r0, r5
 8005b8e:	47b8      	blx	r7
 8005b90:	3001      	adds	r0, #1
 8005b92:	f43f aeac 	beq.w	80058ee <_printf_float+0xb6>
 8005b96:	f108 0801 	add.w	r8, r8, #1
 8005b9a:	e7ec      	b.n	8005b76 <_printf_float+0x33e>
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	47b8      	blx	r7
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	d1c0      	bne.n	8005b2c <_printf_float+0x2f4>
 8005baa:	e6a0      	b.n	80058ee <_printf_float+0xb6>
 8005bac:	2301      	movs	r3, #1
 8005bae:	4631      	mov	r1, r6
 8005bb0:	4628      	mov	r0, r5
 8005bb2:	920b      	str	r2, [sp, #44]	; 0x2c
 8005bb4:	47b8      	blx	r7
 8005bb6:	3001      	adds	r0, #1
 8005bb8:	f43f ae99 	beq.w	80058ee <_printf_float+0xb6>
 8005bbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005bbe:	f10b 0b01 	add.w	fp, fp, #1
 8005bc2:	e7b9      	b.n	8005b38 <_printf_float+0x300>
 8005bc4:	4631      	mov	r1, r6
 8005bc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bca:	4628      	mov	r0, r5
 8005bcc:	47b8      	blx	r7
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d1bf      	bne.n	8005b52 <_printf_float+0x31a>
 8005bd2:	e68c      	b.n	80058ee <_printf_float+0xb6>
 8005bd4:	464b      	mov	r3, r9
 8005bd6:	4631      	mov	r1, r6
 8005bd8:	4628      	mov	r0, r5
 8005bda:	eb08 020a 	add.w	r2, r8, sl
 8005bde:	47b8      	blx	r7
 8005be0:	3001      	adds	r0, #1
 8005be2:	d1c2      	bne.n	8005b6a <_printf_float+0x332>
 8005be4:	e683      	b.n	80058ee <_printf_float+0xb6>
 8005be6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005be8:	2a01      	cmp	r2, #1
 8005bea:	dc01      	bgt.n	8005bf0 <_printf_float+0x3b8>
 8005bec:	07db      	lsls	r3, r3, #31
 8005bee:	d537      	bpl.n	8005c60 <_printf_float+0x428>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	4642      	mov	r2, r8
 8005bf4:	4631      	mov	r1, r6
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	47b8      	blx	r7
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	f43f ae77 	beq.w	80058ee <_printf_float+0xb6>
 8005c00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c04:	4631      	mov	r1, r6
 8005c06:	4628      	mov	r0, r5
 8005c08:	47b8      	blx	r7
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	f43f ae6f 	beq.w	80058ee <_printf_float+0xb6>
 8005c10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c14:	2200      	movs	r2, #0
 8005c16:	2300      	movs	r3, #0
 8005c18:	f7fa ff7a 	bl	8000b10 <__aeabi_dcmpeq>
 8005c1c:	b9d8      	cbnz	r0, 8005c56 <_printf_float+0x41e>
 8005c1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c20:	f108 0201 	add.w	r2, r8, #1
 8005c24:	3b01      	subs	r3, #1
 8005c26:	4631      	mov	r1, r6
 8005c28:	4628      	mov	r0, r5
 8005c2a:	47b8      	blx	r7
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d10e      	bne.n	8005c4e <_printf_float+0x416>
 8005c30:	e65d      	b.n	80058ee <_printf_float+0xb6>
 8005c32:	2301      	movs	r3, #1
 8005c34:	464a      	mov	r2, r9
 8005c36:	4631      	mov	r1, r6
 8005c38:	4628      	mov	r0, r5
 8005c3a:	47b8      	blx	r7
 8005c3c:	3001      	adds	r0, #1
 8005c3e:	f43f ae56 	beq.w	80058ee <_printf_float+0xb6>
 8005c42:	f108 0801 	add.w	r8, r8, #1
 8005c46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	4543      	cmp	r3, r8
 8005c4c:	dcf1      	bgt.n	8005c32 <_printf_float+0x3fa>
 8005c4e:	4653      	mov	r3, sl
 8005c50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005c54:	e6e0      	b.n	8005a18 <_printf_float+0x1e0>
 8005c56:	f04f 0800 	mov.w	r8, #0
 8005c5a:	f104 091a 	add.w	r9, r4, #26
 8005c5e:	e7f2      	b.n	8005c46 <_printf_float+0x40e>
 8005c60:	2301      	movs	r3, #1
 8005c62:	4642      	mov	r2, r8
 8005c64:	e7df      	b.n	8005c26 <_printf_float+0x3ee>
 8005c66:	2301      	movs	r3, #1
 8005c68:	464a      	mov	r2, r9
 8005c6a:	4631      	mov	r1, r6
 8005c6c:	4628      	mov	r0, r5
 8005c6e:	47b8      	blx	r7
 8005c70:	3001      	adds	r0, #1
 8005c72:	f43f ae3c 	beq.w	80058ee <_printf_float+0xb6>
 8005c76:	f108 0801 	add.w	r8, r8, #1
 8005c7a:	68e3      	ldr	r3, [r4, #12]
 8005c7c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005c7e:	1a5b      	subs	r3, r3, r1
 8005c80:	4543      	cmp	r3, r8
 8005c82:	dcf0      	bgt.n	8005c66 <_printf_float+0x42e>
 8005c84:	e6fd      	b.n	8005a82 <_printf_float+0x24a>
 8005c86:	f04f 0800 	mov.w	r8, #0
 8005c8a:	f104 0919 	add.w	r9, r4, #25
 8005c8e:	e7f4      	b.n	8005c7a <_printf_float+0x442>

08005c90 <_printf_common>:
 8005c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c94:	4616      	mov	r6, r2
 8005c96:	4699      	mov	r9, r3
 8005c98:	688a      	ldr	r2, [r1, #8]
 8005c9a:	690b      	ldr	r3, [r1, #16]
 8005c9c:	4607      	mov	r7, r0
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	bfb8      	it	lt
 8005ca2:	4613      	movlt	r3, r2
 8005ca4:	6033      	str	r3, [r6, #0]
 8005ca6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005caa:	460c      	mov	r4, r1
 8005cac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005cb0:	b10a      	cbz	r2, 8005cb6 <_printf_common+0x26>
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	6033      	str	r3, [r6, #0]
 8005cb6:	6823      	ldr	r3, [r4, #0]
 8005cb8:	0699      	lsls	r1, r3, #26
 8005cba:	bf42      	ittt	mi
 8005cbc:	6833      	ldrmi	r3, [r6, #0]
 8005cbe:	3302      	addmi	r3, #2
 8005cc0:	6033      	strmi	r3, [r6, #0]
 8005cc2:	6825      	ldr	r5, [r4, #0]
 8005cc4:	f015 0506 	ands.w	r5, r5, #6
 8005cc8:	d106      	bne.n	8005cd8 <_printf_common+0x48>
 8005cca:	f104 0a19 	add.w	sl, r4, #25
 8005cce:	68e3      	ldr	r3, [r4, #12]
 8005cd0:	6832      	ldr	r2, [r6, #0]
 8005cd2:	1a9b      	subs	r3, r3, r2
 8005cd4:	42ab      	cmp	r3, r5
 8005cd6:	dc28      	bgt.n	8005d2a <_printf_common+0x9a>
 8005cd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005cdc:	1e13      	subs	r3, r2, #0
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	bf18      	it	ne
 8005ce2:	2301      	movne	r3, #1
 8005ce4:	0692      	lsls	r2, r2, #26
 8005ce6:	d42d      	bmi.n	8005d44 <_printf_common+0xb4>
 8005ce8:	4649      	mov	r1, r9
 8005cea:	4638      	mov	r0, r7
 8005cec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cf0:	47c0      	blx	r8
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	d020      	beq.n	8005d38 <_printf_common+0xa8>
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	68e5      	ldr	r5, [r4, #12]
 8005cfa:	f003 0306 	and.w	r3, r3, #6
 8005cfe:	2b04      	cmp	r3, #4
 8005d00:	bf18      	it	ne
 8005d02:	2500      	movne	r5, #0
 8005d04:	6832      	ldr	r2, [r6, #0]
 8005d06:	f04f 0600 	mov.w	r6, #0
 8005d0a:	68a3      	ldr	r3, [r4, #8]
 8005d0c:	bf08      	it	eq
 8005d0e:	1aad      	subeq	r5, r5, r2
 8005d10:	6922      	ldr	r2, [r4, #16]
 8005d12:	bf08      	it	eq
 8005d14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	bfc4      	itt	gt
 8005d1c:	1a9b      	subgt	r3, r3, r2
 8005d1e:	18ed      	addgt	r5, r5, r3
 8005d20:	341a      	adds	r4, #26
 8005d22:	42b5      	cmp	r5, r6
 8005d24:	d11a      	bne.n	8005d5c <_printf_common+0xcc>
 8005d26:	2000      	movs	r0, #0
 8005d28:	e008      	b.n	8005d3c <_printf_common+0xac>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	4652      	mov	r2, sl
 8005d2e:	4649      	mov	r1, r9
 8005d30:	4638      	mov	r0, r7
 8005d32:	47c0      	blx	r8
 8005d34:	3001      	adds	r0, #1
 8005d36:	d103      	bne.n	8005d40 <_printf_common+0xb0>
 8005d38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d40:	3501      	adds	r5, #1
 8005d42:	e7c4      	b.n	8005cce <_printf_common+0x3e>
 8005d44:	2030      	movs	r0, #48	; 0x30
 8005d46:	18e1      	adds	r1, r4, r3
 8005d48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d52:	4422      	add	r2, r4
 8005d54:	3302      	adds	r3, #2
 8005d56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d5a:	e7c5      	b.n	8005ce8 <_printf_common+0x58>
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	4622      	mov	r2, r4
 8005d60:	4649      	mov	r1, r9
 8005d62:	4638      	mov	r0, r7
 8005d64:	47c0      	blx	r8
 8005d66:	3001      	adds	r0, #1
 8005d68:	d0e6      	beq.n	8005d38 <_printf_common+0xa8>
 8005d6a:	3601      	adds	r6, #1
 8005d6c:	e7d9      	b.n	8005d22 <_printf_common+0x92>
	...

08005d70 <_printf_i>:
 8005d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d74:	460c      	mov	r4, r1
 8005d76:	7e27      	ldrb	r7, [r4, #24]
 8005d78:	4691      	mov	r9, r2
 8005d7a:	2f78      	cmp	r7, #120	; 0x78
 8005d7c:	4680      	mov	r8, r0
 8005d7e:	469a      	mov	sl, r3
 8005d80:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005d82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d86:	d807      	bhi.n	8005d98 <_printf_i+0x28>
 8005d88:	2f62      	cmp	r7, #98	; 0x62
 8005d8a:	d80a      	bhi.n	8005da2 <_printf_i+0x32>
 8005d8c:	2f00      	cmp	r7, #0
 8005d8e:	f000 80d9 	beq.w	8005f44 <_printf_i+0x1d4>
 8005d92:	2f58      	cmp	r7, #88	; 0x58
 8005d94:	f000 80a4 	beq.w	8005ee0 <_printf_i+0x170>
 8005d98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005da0:	e03a      	b.n	8005e18 <_printf_i+0xa8>
 8005da2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005da6:	2b15      	cmp	r3, #21
 8005da8:	d8f6      	bhi.n	8005d98 <_printf_i+0x28>
 8005daa:	a001      	add	r0, pc, #4	; (adr r0, 8005db0 <_printf_i+0x40>)
 8005dac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005db0:	08005e09 	.word	0x08005e09
 8005db4:	08005e1d 	.word	0x08005e1d
 8005db8:	08005d99 	.word	0x08005d99
 8005dbc:	08005d99 	.word	0x08005d99
 8005dc0:	08005d99 	.word	0x08005d99
 8005dc4:	08005d99 	.word	0x08005d99
 8005dc8:	08005e1d 	.word	0x08005e1d
 8005dcc:	08005d99 	.word	0x08005d99
 8005dd0:	08005d99 	.word	0x08005d99
 8005dd4:	08005d99 	.word	0x08005d99
 8005dd8:	08005d99 	.word	0x08005d99
 8005ddc:	08005f2b 	.word	0x08005f2b
 8005de0:	08005e4d 	.word	0x08005e4d
 8005de4:	08005f0d 	.word	0x08005f0d
 8005de8:	08005d99 	.word	0x08005d99
 8005dec:	08005d99 	.word	0x08005d99
 8005df0:	08005f4d 	.word	0x08005f4d
 8005df4:	08005d99 	.word	0x08005d99
 8005df8:	08005e4d 	.word	0x08005e4d
 8005dfc:	08005d99 	.word	0x08005d99
 8005e00:	08005d99 	.word	0x08005d99
 8005e04:	08005f15 	.word	0x08005f15
 8005e08:	680b      	ldr	r3, [r1, #0]
 8005e0a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e0e:	1d1a      	adds	r2, r3, #4
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	600a      	str	r2, [r1, #0]
 8005e14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e0a4      	b.n	8005f66 <_printf_i+0x1f6>
 8005e1c:	6825      	ldr	r5, [r4, #0]
 8005e1e:	6808      	ldr	r0, [r1, #0]
 8005e20:	062e      	lsls	r6, r5, #24
 8005e22:	f100 0304 	add.w	r3, r0, #4
 8005e26:	d50a      	bpl.n	8005e3e <_printf_i+0xce>
 8005e28:	6805      	ldr	r5, [r0, #0]
 8005e2a:	600b      	str	r3, [r1, #0]
 8005e2c:	2d00      	cmp	r5, #0
 8005e2e:	da03      	bge.n	8005e38 <_printf_i+0xc8>
 8005e30:	232d      	movs	r3, #45	; 0x2d
 8005e32:	426d      	negs	r5, r5
 8005e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e38:	230a      	movs	r3, #10
 8005e3a:	485e      	ldr	r0, [pc, #376]	; (8005fb4 <_printf_i+0x244>)
 8005e3c:	e019      	b.n	8005e72 <_printf_i+0x102>
 8005e3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005e42:	6805      	ldr	r5, [r0, #0]
 8005e44:	600b      	str	r3, [r1, #0]
 8005e46:	bf18      	it	ne
 8005e48:	b22d      	sxthne	r5, r5
 8005e4a:	e7ef      	b.n	8005e2c <_printf_i+0xbc>
 8005e4c:	680b      	ldr	r3, [r1, #0]
 8005e4e:	6825      	ldr	r5, [r4, #0]
 8005e50:	1d18      	adds	r0, r3, #4
 8005e52:	6008      	str	r0, [r1, #0]
 8005e54:	0628      	lsls	r0, r5, #24
 8005e56:	d501      	bpl.n	8005e5c <_printf_i+0xec>
 8005e58:	681d      	ldr	r5, [r3, #0]
 8005e5a:	e002      	b.n	8005e62 <_printf_i+0xf2>
 8005e5c:	0669      	lsls	r1, r5, #25
 8005e5e:	d5fb      	bpl.n	8005e58 <_printf_i+0xe8>
 8005e60:	881d      	ldrh	r5, [r3, #0]
 8005e62:	2f6f      	cmp	r7, #111	; 0x6f
 8005e64:	bf0c      	ite	eq
 8005e66:	2308      	moveq	r3, #8
 8005e68:	230a      	movne	r3, #10
 8005e6a:	4852      	ldr	r0, [pc, #328]	; (8005fb4 <_printf_i+0x244>)
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e72:	6866      	ldr	r6, [r4, #4]
 8005e74:	2e00      	cmp	r6, #0
 8005e76:	bfa8      	it	ge
 8005e78:	6821      	ldrge	r1, [r4, #0]
 8005e7a:	60a6      	str	r6, [r4, #8]
 8005e7c:	bfa4      	itt	ge
 8005e7e:	f021 0104 	bicge.w	r1, r1, #4
 8005e82:	6021      	strge	r1, [r4, #0]
 8005e84:	b90d      	cbnz	r5, 8005e8a <_printf_i+0x11a>
 8005e86:	2e00      	cmp	r6, #0
 8005e88:	d04d      	beq.n	8005f26 <_printf_i+0x1b6>
 8005e8a:	4616      	mov	r6, r2
 8005e8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e90:	fb03 5711 	mls	r7, r3, r1, r5
 8005e94:	5dc7      	ldrb	r7, [r0, r7]
 8005e96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e9a:	462f      	mov	r7, r5
 8005e9c:	42bb      	cmp	r3, r7
 8005e9e:	460d      	mov	r5, r1
 8005ea0:	d9f4      	bls.n	8005e8c <_printf_i+0x11c>
 8005ea2:	2b08      	cmp	r3, #8
 8005ea4:	d10b      	bne.n	8005ebe <_printf_i+0x14e>
 8005ea6:	6823      	ldr	r3, [r4, #0]
 8005ea8:	07df      	lsls	r7, r3, #31
 8005eaa:	d508      	bpl.n	8005ebe <_printf_i+0x14e>
 8005eac:	6923      	ldr	r3, [r4, #16]
 8005eae:	6861      	ldr	r1, [r4, #4]
 8005eb0:	4299      	cmp	r1, r3
 8005eb2:	bfde      	ittt	le
 8005eb4:	2330      	movle	r3, #48	; 0x30
 8005eb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005eba:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8005ebe:	1b92      	subs	r2, r2, r6
 8005ec0:	6122      	str	r2, [r4, #16]
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	4621      	mov	r1, r4
 8005ec6:	4640      	mov	r0, r8
 8005ec8:	f8cd a000 	str.w	sl, [sp]
 8005ecc:	aa03      	add	r2, sp, #12
 8005ece:	f7ff fedf 	bl	8005c90 <_printf_common>
 8005ed2:	3001      	adds	r0, #1
 8005ed4:	d14c      	bne.n	8005f70 <_printf_i+0x200>
 8005ed6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005eda:	b004      	add	sp, #16
 8005edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee0:	4834      	ldr	r0, [pc, #208]	; (8005fb4 <_printf_i+0x244>)
 8005ee2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ee6:	680e      	ldr	r6, [r1, #0]
 8005ee8:	6823      	ldr	r3, [r4, #0]
 8005eea:	f856 5b04 	ldr.w	r5, [r6], #4
 8005eee:	061f      	lsls	r7, r3, #24
 8005ef0:	600e      	str	r6, [r1, #0]
 8005ef2:	d514      	bpl.n	8005f1e <_printf_i+0x1ae>
 8005ef4:	07d9      	lsls	r1, r3, #31
 8005ef6:	bf44      	itt	mi
 8005ef8:	f043 0320 	orrmi.w	r3, r3, #32
 8005efc:	6023      	strmi	r3, [r4, #0]
 8005efe:	b91d      	cbnz	r5, 8005f08 <_printf_i+0x198>
 8005f00:	6823      	ldr	r3, [r4, #0]
 8005f02:	f023 0320 	bic.w	r3, r3, #32
 8005f06:	6023      	str	r3, [r4, #0]
 8005f08:	2310      	movs	r3, #16
 8005f0a:	e7af      	b.n	8005e6c <_printf_i+0xfc>
 8005f0c:	6823      	ldr	r3, [r4, #0]
 8005f0e:	f043 0320 	orr.w	r3, r3, #32
 8005f12:	6023      	str	r3, [r4, #0]
 8005f14:	2378      	movs	r3, #120	; 0x78
 8005f16:	4828      	ldr	r0, [pc, #160]	; (8005fb8 <_printf_i+0x248>)
 8005f18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f1c:	e7e3      	b.n	8005ee6 <_printf_i+0x176>
 8005f1e:	065e      	lsls	r6, r3, #25
 8005f20:	bf48      	it	mi
 8005f22:	b2ad      	uxthmi	r5, r5
 8005f24:	e7e6      	b.n	8005ef4 <_printf_i+0x184>
 8005f26:	4616      	mov	r6, r2
 8005f28:	e7bb      	b.n	8005ea2 <_printf_i+0x132>
 8005f2a:	680b      	ldr	r3, [r1, #0]
 8005f2c:	6826      	ldr	r6, [r4, #0]
 8005f2e:	1d1d      	adds	r5, r3, #4
 8005f30:	6960      	ldr	r0, [r4, #20]
 8005f32:	600d      	str	r5, [r1, #0]
 8005f34:	0635      	lsls	r5, r6, #24
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	d501      	bpl.n	8005f3e <_printf_i+0x1ce>
 8005f3a:	6018      	str	r0, [r3, #0]
 8005f3c:	e002      	b.n	8005f44 <_printf_i+0x1d4>
 8005f3e:	0671      	lsls	r1, r6, #25
 8005f40:	d5fb      	bpl.n	8005f3a <_printf_i+0x1ca>
 8005f42:	8018      	strh	r0, [r3, #0]
 8005f44:	2300      	movs	r3, #0
 8005f46:	4616      	mov	r6, r2
 8005f48:	6123      	str	r3, [r4, #16]
 8005f4a:	e7ba      	b.n	8005ec2 <_printf_i+0x152>
 8005f4c:	680b      	ldr	r3, [r1, #0]
 8005f4e:	1d1a      	adds	r2, r3, #4
 8005f50:	600a      	str	r2, [r1, #0]
 8005f52:	681e      	ldr	r6, [r3, #0]
 8005f54:	2100      	movs	r1, #0
 8005f56:	4630      	mov	r0, r6
 8005f58:	6862      	ldr	r2, [r4, #4]
 8005f5a:	f000 fef7 	bl	8006d4c <memchr>
 8005f5e:	b108      	cbz	r0, 8005f64 <_printf_i+0x1f4>
 8005f60:	1b80      	subs	r0, r0, r6
 8005f62:	6060      	str	r0, [r4, #4]
 8005f64:	6863      	ldr	r3, [r4, #4]
 8005f66:	6123      	str	r3, [r4, #16]
 8005f68:	2300      	movs	r3, #0
 8005f6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f6e:	e7a8      	b.n	8005ec2 <_printf_i+0x152>
 8005f70:	4632      	mov	r2, r6
 8005f72:	4649      	mov	r1, r9
 8005f74:	4640      	mov	r0, r8
 8005f76:	6923      	ldr	r3, [r4, #16]
 8005f78:	47d0      	blx	sl
 8005f7a:	3001      	adds	r0, #1
 8005f7c:	d0ab      	beq.n	8005ed6 <_printf_i+0x166>
 8005f7e:	6823      	ldr	r3, [r4, #0]
 8005f80:	079b      	lsls	r3, r3, #30
 8005f82:	d413      	bmi.n	8005fac <_printf_i+0x23c>
 8005f84:	68e0      	ldr	r0, [r4, #12]
 8005f86:	9b03      	ldr	r3, [sp, #12]
 8005f88:	4298      	cmp	r0, r3
 8005f8a:	bfb8      	it	lt
 8005f8c:	4618      	movlt	r0, r3
 8005f8e:	e7a4      	b.n	8005eda <_printf_i+0x16a>
 8005f90:	2301      	movs	r3, #1
 8005f92:	4632      	mov	r2, r6
 8005f94:	4649      	mov	r1, r9
 8005f96:	4640      	mov	r0, r8
 8005f98:	47d0      	blx	sl
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d09b      	beq.n	8005ed6 <_printf_i+0x166>
 8005f9e:	3501      	adds	r5, #1
 8005fa0:	68e3      	ldr	r3, [r4, #12]
 8005fa2:	9903      	ldr	r1, [sp, #12]
 8005fa4:	1a5b      	subs	r3, r3, r1
 8005fa6:	42ab      	cmp	r3, r5
 8005fa8:	dcf2      	bgt.n	8005f90 <_printf_i+0x220>
 8005faa:	e7eb      	b.n	8005f84 <_printf_i+0x214>
 8005fac:	2500      	movs	r5, #0
 8005fae:	f104 0619 	add.w	r6, r4, #25
 8005fb2:	e7f5      	b.n	8005fa0 <_printf_i+0x230>
 8005fb4:	08008552 	.word	0x08008552
 8005fb8:	08008563 	.word	0x08008563

08005fbc <siprintf>:
 8005fbc:	b40e      	push	{r1, r2, r3}
 8005fbe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005fc2:	b500      	push	{lr}
 8005fc4:	b09c      	sub	sp, #112	; 0x70
 8005fc6:	ab1d      	add	r3, sp, #116	; 0x74
 8005fc8:	9002      	str	r0, [sp, #8]
 8005fca:	9006      	str	r0, [sp, #24]
 8005fcc:	9107      	str	r1, [sp, #28]
 8005fce:	9104      	str	r1, [sp, #16]
 8005fd0:	4808      	ldr	r0, [pc, #32]	; (8005ff4 <siprintf+0x38>)
 8005fd2:	4909      	ldr	r1, [pc, #36]	; (8005ff8 <siprintf+0x3c>)
 8005fd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fd8:	9105      	str	r1, [sp, #20]
 8005fda:	6800      	ldr	r0, [r0, #0]
 8005fdc:	a902      	add	r1, sp, #8
 8005fde:	9301      	str	r3, [sp, #4]
 8005fe0:	f001 fb54 	bl	800768c <_svfiprintf_r>
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	9b02      	ldr	r3, [sp, #8]
 8005fe8:	701a      	strb	r2, [r3, #0]
 8005fea:	b01c      	add	sp, #112	; 0x70
 8005fec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ff0:	b003      	add	sp, #12
 8005ff2:	4770      	bx	lr
 8005ff4:	20000094 	.word	0x20000094
 8005ff8:	ffff0208 	.word	0xffff0208

08005ffc <_vsiprintf_r>:
 8005ffc:	b500      	push	{lr}
 8005ffe:	b09b      	sub	sp, #108	; 0x6c
 8006000:	9100      	str	r1, [sp, #0]
 8006002:	9104      	str	r1, [sp, #16]
 8006004:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006008:	9105      	str	r1, [sp, #20]
 800600a:	9102      	str	r1, [sp, #8]
 800600c:	4905      	ldr	r1, [pc, #20]	; (8006024 <_vsiprintf_r+0x28>)
 800600e:	9103      	str	r1, [sp, #12]
 8006010:	4669      	mov	r1, sp
 8006012:	f001 fb3b 	bl	800768c <_svfiprintf_r>
 8006016:	2200      	movs	r2, #0
 8006018:	9b00      	ldr	r3, [sp, #0]
 800601a:	701a      	strb	r2, [r3, #0]
 800601c:	b01b      	add	sp, #108	; 0x6c
 800601e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006022:	bf00      	nop
 8006024:	ffff0208 	.word	0xffff0208

08006028 <vsiprintf>:
 8006028:	4613      	mov	r3, r2
 800602a:	460a      	mov	r2, r1
 800602c:	4601      	mov	r1, r0
 800602e:	4802      	ldr	r0, [pc, #8]	; (8006038 <vsiprintf+0x10>)
 8006030:	6800      	ldr	r0, [r0, #0]
 8006032:	f7ff bfe3 	b.w	8005ffc <_vsiprintf_r>
 8006036:	bf00      	nop
 8006038:	20000094 	.word	0x20000094

0800603c <quorem>:
 800603c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006040:	6903      	ldr	r3, [r0, #16]
 8006042:	690c      	ldr	r4, [r1, #16]
 8006044:	4607      	mov	r7, r0
 8006046:	42a3      	cmp	r3, r4
 8006048:	f2c0 8083 	blt.w	8006152 <quorem+0x116>
 800604c:	3c01      	subs	r4, #1
 800604e:	f100 0514 	add.w	r5, r0, #20
 8006052:	f101 0814 	add.w	r8, r1, #20
 8006056:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800605a:	9301      	str	r3, [sp, #4]
 800605c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006060:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006064:	3301      	adds	r3, #1
 8006066:	429a      	cmp	r2, r3
 8006068:	fbb2 f6f3 	udiv	r6, r2, r3
 800606c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006070:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006074:	d332      	bcc.n	80060dc <quorem+0xa0>
 8006076:	f04f 0e00 	mov.w	lr, #0
 800607a:	4640      	mov	r0, r8
 800607c:	46ac      	mov	ip, r5
 800607e:	46f2      	mov	sl, lr
 8006080:	f850 2b04 	ldr.w	r2, [r0], #4
 8006084:	b293      	uxth	r3, r2
 8006086:	fb06 e303 	mla	r3, r6, r3, lr
 800608a:	0c12      	lsrs	r2, r2, #16
 800608c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006090:	fb06 e202 	mla	r2, r6, r2, lr
 8006094:	b29b      	uxth	r3, r3
 8006096:	ebaa 0303 	sub.w	r3, sl, r3
 800609a:	f8dc a000 	ldr.w	sl, [ip]
 800609e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80060a2:	fa1f fa8a 	uxth.w	sl, sl
 80060a6:	4453      	add	r3, sl
 80060a8:	fa1f fa82 	uxth.w	sl, r2
 80060ac:	f8dc 2000 	ldr.w	r2, [ip]
 80060b0:	4581      	cmp	r9, r0
 80060b2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80060b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060c0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80060c4:	f84c 3b04 	str.w	r3, [ip], #4
 80060c8:	d2da      	bcs.n	8006080 <quorem+0x44>
 80060ca:	f855 300b 	ldr.w	r3, [r5, fp]
 80060ce:	b92b      	cbnz	r3, 80060dc <quorem+0xa0>
 80060d0:	9b01      	ldr	r3, [sp, #4]
 80060d2:	3b04      	subs	r3, #4
 80060d4:	429d      	cmp	r5, r3
 80060d6:	461a      	mov	r2, r3
 80060d8:	d32f      	bcc.n	800613a <quorem+0xfe>
 80060da:	613c      	str	r4, [r7, #16]
 80060dc:	4638      	mov	r0, r7
 80060de:	f001 f8bd 	bl	800725c <__mcmp>
 80060e2:	2800      	cmp	r0, #0
 80060e4:	db25      	blt.n	8006132 <quorem+0xf6>
 80060e6:	4628      	mov	r0, r5
 80060e8:	f04f 0c00 	mov.w	ip, #0
 80060ec:	3601      	adds	r6, #1
 80060ee:	f858 1b04 	ldr.w	r1, [r8], #4
 80060f2:	f8d0 e000 	ldr.w	lr, [r0]
 80060f6:	b28b      	uxth	r3, r1
 80060f8:	ebac 0303 	sub.w	r3, ip, r3
 80060fc:	fa1f f28e 	uxth.w	r2, lr
 8006100:	4413      	add	r3, r2
 8006102:	0c0a      	lsrs	r2, r1, #16
 8006104:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006108:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800610c:	b29b      	uxth	r3, r3
 800610e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006112:	45c1      	cmp	r9, r8
 8006114:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006118:	f840 3b04 	str.w	r3, [r0], #4
 800611c:	d2e7      	bcs.n	80060ee <quorem+0xb2>
 800611e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006126:	b922      	cbnz	r2, 8006132 <quorem+0xf6>
 8006128:	3b04      	subs	r3, #4
 800612a:	429d      	cmp	r5, r3
 800612c:	461a      	mov	r2, r3
 800612e:	d30a      	bcc.n	8006146 <quorem+0x10a>
 8006130:	613c      	str	r4, [r7, #16]
 8006132:	4630      	mov	r0, r6
 8006134:	b003      	add	sp, #12
 8006136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800613a:	6812      	ldr	r2, [r2, #0]
 800613c:	3b04      	subs	r3, #4
 800613e:	2a00      	cmp	r2, #0
 8006140:	d1cb      	bne.n	80060da <quorem+0x9e>
 8006142:	3c01      	subs	r4, #1
 8006144:	e7c6      	b.n	80060d4 <quorem+0x98>
 8006146:	6812      	ldr	r2, [r2, #0]
 8006148:	3b04      	subs	r3, #4
 800614a:	2a00      	cmp	r2, #0
 800614c:	d1f0      	bne.n	8006130 <quorem+0xf4>
 800614e:	3c01      	subs	r4, #1
 8006150:	e7eb      	b.n	800612a <quorem+0xee>
 8006152:	2000      	movs	r0, #0
 8006154:	e7ee      	b.n	8006134 <quorem+0xf8>
	...

08006158 <_dtoa_r>:
 8006158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800615c:	4616      	mov	r6, r2
 800615e:	461f      	mov	r7, r3
 8006160:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006162:	b099      	sub	sp, #100	; 0x64
 8006164:	4605      	mov	r5, r0
 8006166:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800616a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800616e:	b974      	cbnz	r4, 800618e <_dtoa_r+0x36>
 8006170:	2010      	movs	r0, #16
 8006172:	f000 fde3 	bl	8006d3c <malloc>
 8006176:	4602      	mov	r2, r0
 8006178:	6268      	str	r0, [r5, #36]	; 0x24
 800617a:	b920      	cbnz	r0, 8006186 <_dtoa_r+0x2e>
 800617c:	21ea      	movs	r1, #234	; 0xea
 800617e:	4bae      	ldr	r3, [pc, #696]	; (8006438 <_dtoa_r+0x2e0>)
 8006180:	48ae      	ldr	r0, [pc, #696]	; (800643c <_dtoa_r+0x2e4>)
 8006182:	f001 fb93 	bl	80078ac <__assert_func>
 8006186:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800618a:	6004      	str	r4, [r0, #0]
 800618c:	60c4      	str	r4, [r0, #12]
 800618e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006190:	6819      	ldr	r1, [r3, #0]
 8006192:	b151      	cbz	r1, 80061aa <_dtoa_r+0x52>
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	2301      	movs	r3, #1
 8006198:	4093      	lsls	r3, r2
 800619a:	604a      	str	r2, [r1, #4]
 800619c:	608b      	str	r3, [r1, #8]
 800619e:	4628      	mov	r0, r5
 80061a0:	f000 fe22 	bl	8006de8 <_Bfree>
 80061a4:	2200      	movs	r2, #0
 80061a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	1e3b      	subs	r3, r7, #0
 80061ac:	bfaf      	iteee	ge
 80061ae:	2300      	movge	r3, #0
 80061b0:	2201      	movlt	r2, #1
 80061b2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80061b6:	9305      	strlt	r3, [sp, #20]
 80061b8:	bfa8      	it	ge
 80061ba:	f8c8 3000 	strge.w	r3, [r8]
 80061be:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80061c2:	4b9f      	ldr	r3, [pc, #636]	; (8006440 <_dtoa_r+0x2e8>)
 80061c4:	bfb8      	it	lt
 80061c6:	f8c8 2000 	strlt.w	r2, [r8]
 80061ca:	ea33 0309 	bics.w	r3, r3, r9
 80061ce:	d119      	bne.n	8006204 <_dtoa_r+0xac>
 80061d0:	f242 730f 	movw	r3, #9999	; 0x270f
 80061d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80061d6:	6013      	str	r3, [r2, #0]
 80061d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80061dc:	4333      	orrs	r3, r6
 80061de:	f000 8580 	beq.w	8006ce2 <_dtoa_r+0xb8a>
 80061e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80061e4:	b953      	cbnz	r3, 80061fc <_dtoa_r+0xa4>
 80061e6:	4b97      	ldr	r3, [pc, #604]	; (8006444 <_dtoa_r+0x2ec>)
 80061e8:	e022      	b.n	8006230 <_dtoa_r+0xd8>
 80061ea:	4b97      	ldr	r3, [pc, #604]	; (8006448 <_dtoa_r+0x2f0>)
 80061ec:	9308      	str	r3, [sp, #32]
 80061ee:	3308      	adds	r3, #8
 80061f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80061f2:	6013      	str	r3, [r2, #0]
 80061f4:	9808      	ldr	r0, [sp, #32]
 80061f6:	b019      	add	sp, #100	; 0x64
 80061f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061fc:	4b91      	ldr	r3, [pc, #580]	; (8006444 <_dtoa_r+0x2ec>)
 80061fe:	9308      	str	r3, [sp, #32]
 8006200:	3303      	adds	r3, #3
 8006202:	e7f5      	b.n	80061f0 <_dtoa_r+0x98>
 8006204:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006208:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800620c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006210:	2200      	movs	r2, #0
 8006212:	2300      	movs	r3, #0
 8006214:	f7fa fc7c 	bl	8000b10 <__aeabi_dcmpeq>
 8006218:	4680      	mov	r8, r0
 800621a:	b158      	cbz	r0, 8006234 <_dtoa_r+0xdc>
 800621c:	2301      	movs	r3, #1
 800621e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006220:	6013      	str	r3, [r2, #0]
 8006222:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006224:	2b00      	cmp	r3, #0
 8006226:	f000 8559 	beq.w	8006cdc <_dtoa_r+0xb84>
 800622a:	4888      	ldr	r0, [pc, #544]	; (800644c <_dtoa_r+0x2f4>)
 800622c:	6018      	str	r0, [r3, #0]
 800622e:	1e43      	subs	r3, r0, #1
 8006230:	9308      	str	r3, [sp, #32]
 8006232:	e7df      	b.n	80061f4 <_dtoa_r+0x9c>
 8006234:	ab16      	add	r3, sp, #88	; 0x58
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	ab17      	add	r3, sp, #92	; 0x5c
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	4628      	mov	r0, r5
 800623e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006242:	f001 f8b7 	bl	80073b4 <__d2b>
 8006246:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800624a:	4682      	mov	sl, r0
 800624c:	2c00      	cmp	r4, #0
 800624e:	d07e      	beq.n	800634e <_dtoa_r+0x1f6>
 8006250:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006254:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006256:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800625a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800625e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006262:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006266:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800626a:	2200      	movs	r2, #0
 800626c:	4b78      	ldr	r3, [pc, #480]	; (8006450 <_dtoa_r+0x2f8>)
 800626e:	f7fa f82f 	bl	80002d0 <__aeabi_dsub>
 8006272:	a36b      	add	r3, pc, #428	; (adr r3, 8006420 <_dtoa_r+0x2c8>)
 8006274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006278:	f7fa f9e2 	bl	8000640 <__aeabi_dmul>
 800627c:	a36a      	add	r3, pc, #424	; (adr r3, 8006428 <_dtoa_r+0x2d0>)
 800627e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006282:	f7fa f827 	bl	80002d4 <__adddf3>
 8006286:	4606      	mov	r6, r0
 8006288:	4620      	mov	r0, r4
 800628a:	460f      	mov	r7, r1
 800628c:	f7fa f96e 	bl	800056c <__aeabi_i2d>
 8006290:	a367      	add	r3, pc, #412	; (adr r3, 8006430 <_dtoa_r+0x2d8>)
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	f7fa f9d3 	bl	8000640 <__aeabi_dmul>
 800629a:	4602      	mov	r2, r0
 800629c:	460b      	mov	r3, r1
 800629e:	4630      	mov	r0, r6
 80062a0:	4639      	mov	r1, r7
 80062a2:	f7fa f817 	bl	80002d4 <__adddf3>
 80062a6:	4606      	mov	r6, r0
 80062a8:	460f      	mov	r7, r1
 80062aa:	f7fa fc79 	bl	8000ba0 <__aeabi_d2iz>
 80062ae:	2200      	movs	r2, #0
 80062b0:	4681      	mov	r9, r0
 80062b2:	2300      	movs	r3, #0
 80062b4:	4630      	mov	r0, r6
 80062b6:	4639      	mov	r1, r7
 80062b8:	f7fa fc34 	bl	8000b24 <__aeabi_dcmplt>
 80062bc:	b148      	cbz	r0, 80062d2 <_dtoa_r+0x17a>
 80062be:	4648      	mov	r0, r9
 80062c0:	f7fa f954 	bl	800056c <__aeabi_i2d>
 80062c4:	4632      	mov	r2, r6
 80062c6:	463b      	mov	r3, r7
 80062c8:	f7fa fc22 	bl	8000b10 <__aeabi_dcmpeq>
 80062cc:	b908      	cbnz	r0, 80062d2 <_dtoa_r+0x17a>
 80062ce:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80062d2:	f1b9 0f16 	cmp.w	r9, #22
 80062d6:	d857      	bhi.n	8006388 <_dtoa_r+0x230>
 80062d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80062dc:	4b5d      	ldr	r3, [pc, #372]	; (8006454 <_dtoa_r+0x2fc>)
 80062de:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80062e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e6:	f7fa fc1d 	bl	8000b24 <__aeabi_dcmplt>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d04e      	beq.n	800638c <_dtoa_r+0x234>
 80062ee:	2300      	movs	r3, #0
 80062f0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80062f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80062f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80062f8:	1b1c      	subs	r4, r3, r4
 80062fa:	1e63      	subs	r3, r4, #1
 80062fc:	9309      	str	r3, [sp, #36]	; 0x24
 80062fe:	bf49      	itett	mi
 8006300:	f1c4 0301 	rsbmi	r3, r4, #1
 8006304:	2300      	movpl	r3, #0
 8006306:	9306      	strmi	r3, [sp, #24]
 8006308:	2300      	movmi	r3, #0
 800630a:	bf54      	ite	pl
 800630c:	9306      	strpl	r3, [sp, #24]
 800630e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006310:	f1b9 0f00 	cmp.w	r9, #0
 8006314:	db3c      	blt.n	8006390 <_dtoa_r+0x238>
 8006316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006318:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800631c:	444b      	add	r3, r9
 800631e:	9309      	str	r3, [sp, #36]	; 0x24
 8006320:	2300      	movs	r3, #0
 8006322:	930a      	str	r3, [sp, #40]	; 0x28
 8006324:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006326:	2b09      	cmp	r3, #9
 8006328:	d86c      	bhi.n	8006404 <_dtoa_r+0x2ac>
 800632a:	2b05      	cmp	r3, #5
 800632c:	bfc4      	itt	gt
 800632e:	3b04      	subgt	r3, #4
 8006330:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006332:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006334:	bfc8      	it	gt
 8006336:	2400      	movgt	r4, #0
 8006338:	f1a3 0302 	sub.w	r3, r3, #2
 800633c:	bfd8      	it	le
 800633e:	2401      	movle	r4, #1
 8006340:	2b03      	cmp	r3, #3
 8006342:	f200 808b 	bhi.w	800645c <_dtoa_r+0x304>
 8006346:	e8df f003 	tbb	[pc, r3]
 800634a:	4f2d      	.short	0x4f2d
 800634c:	5b4d      	.short	0x5b4d
 800634e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006352:	441c      	add	r4, r3
 8006354:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006358:	2b20      	cmp	r3, #32
 800635a:	bfc3      	ittte	gt
 800635c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006360:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006364:	fa09 f303 	lslgt.w	r3, r9, r3
 8006368:	f1c3 0320 	rsble	r3, r3, #32
 800636c:	bfc6      	itte	gt
 800636e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006372:	4318      	orrgt	r0, r3
 8006374:	fa06 f003 	lslle.w	r0, r6, r3
 8006378:	f7fa f8e8 	bl	800054c <__aeabi_ui2d>
 800637c:	2301      	movs	r3, #1
 800637e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006382:	3c01      	subs	r4, #1
 8006384:	9313      	str	r3, [sp, #76]	; 0x4c
 8006386:	e770      	b.n	800626a <_dtoa_r+0x112>
 8006388:	2301      	movs	r3, #1
 800638a:	e7b3      	b.n	80062f4 <_dtoa_r+0x19c>
 800638c:	900f      	str	r0, [sp, #60]	; 0x3c
 800638e:	e7b2      	b.n	80062f6 <_dtoa_r+0x19e>
 8006390:	9b06      	ldr	r3, [sp, #24]
 8006392:	eba3 0309 	sub.w	r3, r3, r9
 8006396:	9306      	str	r3, [sp, #24]
 8006398:	f1c9 0300 	rsb	r3, r9, #0
 800639c:	930a      	str	r3, [sp, #40]	; 0x28
 800639e:	2300      	movs	r3, #0
 80063a0:	930e      	str	r3, [sp, #56]	; 0x38
 80063a2:	e7bf      	b.n	8006324 <_dtoa_r+0x1cc>
 80063a4:	2300      	movs	r3, #0
 80063a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80063a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	dc59      	bgt.n	8006462 <_dtoa_r+0x30a>
 80063ae:	f04f 0b01 	mov.w	fp, #1
 80063b2:	465b      	mov	r3, fp
 80063b4:	f8cd b008 	str.w	fp, [sp, #8]
 80063b8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80063bc:	2200      	movs	r2, #0
 80063be:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80063c0:	6042      	str	r2, [r0, #4]
 80063c2:	2204      	movs	r2, #4
 80063c4:	f102 0614 	add.w	r6, r2, #20
 80063c8:	429e      	cmp	r6, r3
 80063ca:	6841      	ldr	r1, [r0, #4]
 80063cc:	d94f      	bls.n	800646e <_dtoa_r+0x316>
 80063ce:	4628      	mov	r0, r5
 80063d0:	f000 fcca 	bl	8006d68 <_Balloc>
 80063d4:	9008      	str	r0, [sp, #32]
 80063d6:	2800      	cmp	r0, #0
 80063d8:	d14d      	bne.n	8006476 <_dtoa_r+0x31e>
 80063da:	4602      	mov	r2, r0
 80063dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80063e0:	4b1d      	ldr	r3, [pc, #116]	; (8006458 <_dtoa_r+0x300>)
 80063e2:	e6cd      	b.n	8006180 <_dtoa_r+0x28>
 80063e4:	2301      	movs	r3, #1
 80063e6:	e7de      	b.n	80063a6 <_dtoa_r+0x24e>
 80063e8:	2300      	movs	r3, #0
 80063ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80063ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80063ee:	eb09 0b03 	add.w	fp, r9, r3
 80063f2:	f10b 0301 	add.w	r3, fp, #1
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	9302      	str	r3, [sp, #8]
 80063fa:	bfb8      	it	lt
 80063fc:	2301      	movlt	r3, #1
 80063fe:	e7dd      	b.n	80063bc <_dtoa_r+0x264>
 8006400:	2301      	movs	r3, #1
 8006402:	e7f2      	b.n	80063ea <_dtoa_r+0x292>
 8006404:	2401      	movs	r4, #1
 8006406:	2300      	movs	r3, #0
 8006408:	940b      	str	r4, [sp, #44]	; 0x2c
 800640a:	9322      	str	r3, [sp, #136]	; 0x88
 800640c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8006410:	2200      	movs	r2, #0
 8006412:	2312      	movs	r3, #18
 8006414:	f8cd b008 	str.w	fp, [sp, #8]
 8006418:	9223      	str	r2, [sp, #140]	; 0x8c
 800641a:	e7cf      	b.n	80063bc <_dtoa_r+0x264>
 800641c:	f3af 8000 	nop.w
 8006420:	636f4361 	.word	0x636f4361
 8006424:	3fd287a7 	.word	0x3fd287a7
 8006428:	8b60c8b3 	.word	0x8b60c8b3
 800642c:	3fc68a28 	.word	0x3fc68a28
 8006430:	509f79fb 	.word	0x509f79fb
 8006434:	3fd34413 	.word	0x3fd34413
 8006438:	08008581 	.word	0x08008581
 800643c:	08008598 	.word	0x08008598
 8006440:	7ff00000 	.word	0x7ff00000
 8006444:	0800857d 	.word	0x0800857d
 8006448:	08008574 	.word	0x08008574
 800644c:	08008551 	.word	0x08008551
 8006450:	3ff80000 	.word	0x3ff80000
 8006454:	08008690 	.word	0x08008690
 8006458:	080085f7 	.word	0x080085f7
 800645c:	2301      	movs	r3, #1
 800645e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006460:	e7d4      	b.n	800640c <_dtoa_r+0x2b4>
 8006462:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006466:	465b      	mov	r3, fp
 8006468:	f8cd b008 	str.w	fp, [sp, #8]
 800646c:	e7a6      	b.n	80063bc <_dtoa_r+0x264>
 800646e:	3101      	adds	r1, #1
 8006470:	6041      	str	r1, [r0, #4]
 8006472:	0052      	lsls	r2, r2, #1
 8006474:	e7a6      	b.n	80063c4 <_dtoa_r+0x26c>
 8006476:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006478:	9a08      	ldr	r2, [sp, #32]
 800647a:	601a      	str	r2, [r3, #0]
 800647c:	9b02      	ldr	r3, [sp, #8]
 800647e:	2b0e      	cmp	r3, #14
 8006480:	f200 80a8 	bhi.w	80065d4 <_dtoa_r+0x47c>
 8006484:	2c00      	cmp	r4, #0
 8006486:	f000 80a5 	beq.w	80065d4 <_dtoa_r+0x47c>
 800648a:	f1b9 0f00 	cmp.w	r9, #0
 800648e:	dd34      	ble.n	80064fa <_dtoa_r+0x3a2>
 8006490:	4a9a      	ldr	r2, [pc, #616]	; (80066fc <_dtoa_r+0x5a4>)
 8006492:	f009 030f 	and.w	r3, r9, #15
 8006496:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800649a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800649e:	e9d3 3400 	ldrd	r3, r4, [r3]
 80064a2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80064a6:	ea4f 1429 	mov.w	r4, r9, asr #4
 80064aa:	d016      	beq.n	80064da <_dtoa_r+0x382>
 80064ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064b0:	4b93      	ldr	r3, [pc, #588]	; (8006700 <_dtoa_r+0x5a8>)
 80064b2:	2703      	movs	r7, #3
 80064b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80064b8:	f7fa f9ec 	bl	8000894 <__aeabi_ddiv>
 80064bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064c0:	f004 040f 	and.w	r4, r4, #15
 80064c4:	4e8e      	ldr	r6, [pc, #568]	; (8006700 <_dtoa_r+0x5a8>)
 80064c6:	b954      	cbnz	r4, 80064de <_dtoa_r+0x386>
 80064c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064d0:	f7fa f9e0 	bl	8000894 <__aeabi_ddiv>
 80064d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80064d8:	e029      	b.n	800652e <_dtoa_r+0x3d6>
 80064da:	2702      	movs	r7, #2
 80064dc:	e7f2      	b.n	80064c4 <_dtoa_r+0x36c>
 80064de:	07e1      	lsls	r1, r4, #31
 80064e0:	d508      	bpl.n	80064f4 <_dtoa_r+0x39c>
 80064e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064e6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80064ea:	f7fa f8a9 	bl	8000640 <__aeabi_dmul>
 80064ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80064f2:	3701      	adds	r7, #1
 80064f4:	1064      	asrs	r4, r4, #1
 80064f6:	3608      	adds	r6, #8
 80064f8:	e7e5      	b.n	80064c6 <_dtoa_r+0x36e>
 80064fa:	f000 80a5 	beq.w	8006648 <_dtoa_r+0x4f0>
 80064fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006502:	f1c9 0400 	rsb	r4, r9, #0
 8006506:	4b7d      	ldr	r3, [pc, #500]	; (80066fc <_dtoa_r+0x5a4>)
 8006508:	f004 020f 	and.w	r2, r4, #15
 800650c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006514:	f7fa f894 	bl	8000640 <__aeabi_dmul>
 8006518:	2702      	movs	r7, #2
 800651a:	2300      	movs	r3, #0
 800651c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006520:	4e77      	ldr	r6, [pc, #476]	; (8006700 <_dtoa_r+0x5a8>)
 8006522:	1124      	asrs	r4, r4, #4
 8006524:	2c00      	cmp	r4, #0
 8006526:	f040 8084 	bne.w	8006632 <_dtoa_r+0x4da>
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1d2      	bne.n	80064d4 <_dtoa_r+0x37c>
 800652e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006530:	2b00      	cmp	r3, #0
 8006532:	f000 808b 	beq.w	800664c <_dtoa_r+0x4f4>
 8006536:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800653a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800653e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006542:	2200      	movs	r2, #0
 8006544:	4b6f      	ldr	r3, [pc, #444]	; (8006704 <_dtoa_r+0x5ac>)
 8006546:	f7fa faed 	bl	8000b24 <__aeabi_dcmplt>
 800654a:	2800      	cmp	r0, #0
 800654c:	d07e      	beq.n	800664c <_dtoa_r+0x4f4>
 800654e:	9b02      	ldr	r3, [sp, #8]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d07b      	beq.n	800664c <_dtoa_r+0x4f4>
 8006554:	f1bb 0f00 	cmp.w	fp, #0
 8006558:	dd38      	ble.n	80065cc <_dtoa_r+0x474>
 800655a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800655e:	2200      	movs	r2, #0
 8006560:	4b69      	ldr	r3, [pc, #420]	; (8006708 <_dtoa_r+0x5b0>)
 8006562:	f7fa f86d 	bl	8000640 <__aeabi_dmul>
 8006566:	465c      	mov	r4, fp
 8006568:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800656c:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff
 8006570:	3701      	adds	r7, #1
 8006572:	4638      	mov	r0, r7
 8006574:	f7f9 fffa 	bl	800056c <__aeabi_i2d>
 8006578:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800657c:	f7fa f860 	bl	8000640 <__aeabi_dmul>
 8006580:	2200      	movs	r2, #0
 8006582:	4b62      	ldr	r3, [pc, #392]	; (800670c <_dtoa_r+0x5b4>)
 8006584:	f7f9 fea6 	bl	80002d4 <__adddf3>
 8006588:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800658c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006590:	9611      	str	r6, [sp, #68]	; 0x44
 8006592:	2c00      	cmp	r4, #0
 8006594:	d15d      	bne.n	8006652 <_dtoa_r+0x4fa>
 8006596:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800659a:	2200      	movs	r2, #0
 800659c:	4b5c      	ldr	r3, [pc, #368]	; (8006710 <_dtoa_r+0x5b8>)
 800659e:	f7f9 fe97 	bl	80002d0 <__aeabi_dsub>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065aa:	4633      	mov	r3, r6
 80065ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065ae:	f7fa fad7 	bl	8000b60 <__aeabi_dcmpgt>
 80065b2:	2800      	cmp	r0, #0
 80065b4:	f040 829e 	bne.w	8006af4 <_dtoa_r+0x99c>
 80065b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80065be:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80065c2:	f7fa faaf 	bl	8000b24 <__aeabi_dcmplt>
 80065c6:	2800      	cmp	r0, #0
 80065c8:	f040 8292 	bne.w	8006af0 <_dtoa_r+0x998>
 80065cc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80065d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80065d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	f2c0 8153 	blt.w	8006882 <_dtoa_r+0x72a>
 80065dc:	f1b9 0f0e 	cmp.w	r9, #14
 80065e0:	f300 814f 	bgt.w	8006882 <_dtoa_r+0x72a>
 80065e4:	4b45      	ldr	r3, [pc, #276]	; (80066fc <_dtoa_r+0x5a4>)
 80065e6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80065ea:	e9d3 3400 	ldrd	r3, r4, [r3]
 80065ee:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80065f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f280 80db 	bge.w	80067b0 <_dtoa_r+0x658>
 80065fa:	9b02      	ldr	r3, [sp, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f300 80d7 	bgt.w	80067b0 <_dtoa_r+0x658>
 8006602:	f040 8274 	bne.w	8006aee <_dtoa_r+0x996>
 8006606:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800660a:	2200      	movs	r2, #0
 800660c:	4b40      	ldr	r3, [pc, #256]	; (8006710 <_dtoa_r+0x5b8>)
 800660e:	f7fa f817 	bl	8000640 <__aeabi_dmul>
 8006612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006616:	f7fa fa99 	bl	8000b4c <__aeabi_dcmpge>
 800661a:	9c02      	ldr	r4, [sp, #8]
 800661c:	4626      	mov	r6, r4
 800661e:	2800      	cmp	r0, #0
 8006620:	f040 824a 	bne.w	8006ab8 <_dtoa_r+0x960>
 8006624:	2331      	movs	r3, #49	; 0x31
 8006626:	9f08      	ldr	r7, [sp, #32]
 8006628:	f109 0901 	add.w	r9, r9, #1
 800662c:	f807 3b01 	strb.w	r3, [r7], #1
 8006630:	e246      	b.n	8006ac0 <_dtoa_r+0x968>
 8006632:	07e2      	lsls	r2, r4, #31
 8006634:	d505      	bpl.n	8006642 <_dtoa_r+0x4ea>
 8006636:	e9d6 2300 	ldrd	r2, r3, [r6]
 800663a:	f7fa f801 	bl	8000640 <__aeabi_dmul>
 800663e:	2301      	movs	r3, #1
 8006640:	3701      	adds	r7, #1
 8006642:	1064      	asrs	r4, r4, #1
 8006644:	3608      	adds	r6, #8
 8006646:	e76d      	b.n	8006524 <_dtoa_r+0x3cc>
 8006648:	2702      	movs	r7, #2
 800664a:	e770      	b.n	800652e <_dtoa_r+0x3d6>
 800664c:	46c8      	mov	r8, r9
 800664e:	9c02      	ldr	r4, [sp, #8]
 8006650:	e78f      	b.n	8006572 <_dtoa_r+0x41a>
 8006652:	9908      	ldr	r1, [sp, #32]
 8006654:	4b29      	ldr	r3, [pc, #164]	; (80066fc <_dtoa_r+0x5a4>)
 8006656:	4421      	add	r1, r4
 8006658:	9112      	str	r1, [sp, #72]	; 0x48
 800665a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800665c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006660:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006664:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006668:	2900      	cmp	r1, #0
 800666a:	d055      	beq.n	8006718 <_dtoa_r+0x5c0>
 800666c:	2000      	movs	r0, #0
 800666e:	4929      	ldr	r1, [pc, #164]	; (8006714 <_dtoa_r+0x5bc>)
 8006670:	f7fa f910 	bl	8000894 <__aeabi_ddiv>
 8006674:	463b      	mov	r3, r7
 8006676:	4632      	mov	r2, r6
 8006678:	f7f9 fe2a 	bl	80002d0 <__aeabi_dsub>
 800667c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006680:	9f08      	ldr	r7, [sp, #32]
 8006682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006686:	f7fa fa8b 	bl	8000ba0 <__aeabi_d2iz>
 800668a:	4604      	mov	r4, r0
 800668c:	f7f9 ff6e 	bl	800056c <__aeabi_i2d>
 8006690:	4602      	mov	r2, r0
 8006692:	460b      	mov	r3, r1
 8006694:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006698:	f7f9 fe1a 	bl	80002d0 <__aeabi_dsub>
 800669c:	4602      	mov	r2, r0
 800669e:	460b      	mov	r3, r1
 80066a0:	3430      	adds	r4, #48	; 0x30
 80066a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80066aa:	f807 4b01 	strb.w	r4, [r7], #1
 80066ae:	f7fa fa39 	bl	8000b24 <__aeabi_dcmplt>
 80066b2:	2800      	cmp	r0, #0
 80066b4:	d174      	bne.n	80067a0 <_dtoa_r+0x648>
 80066b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ba:	2000      	movs	r0, #0
 80066bc:	4911      	ldr	r1, [pc, #68]	; (8006704 <_dtoa_r+0x5ac>)
 80066be:	f7f9 fe07 	bl	80002d0 <__aeabi_dsub>
 80066c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80066c6:	f7fa fa2d 	bl	8000b24 <__aeabi_dcmplt>
 80066ca:	2800      	cmp	r0, #0
 80066cc:	f040 80b6 	bne.w	800683c <_dtoa_r+0x6e4>
 80066d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066d2:	429f      	cmp	r7, r3
 80066d4:	f43f af7a 	beq.w	80065cc <_dtoa_r+0x474>
 80066d8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066dc:	2200      	movs	r2, #0
 80066de:	4b0a      	ldr	r3, [pc, #40]	; (8006708 <_dtoa_r+0x5b0>)
 80066e0:	f7f9 ffae 	bl	8000640 <__aeabi_dmul>
 80066e4:	2200      	movs	r2, #0
 80066e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80066ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ee:	4b06      	ldr	r3, [pc, #24]	; (8006708 <_dtoa_r+0x5b0>)
 80066f0:	f7f9 ffa6 	bl	8000640 <__aeabi_dmul>
 80066f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066f8:	e7c3      	b.n	8006682 <_dtoa_r+0x52a>
 80066fa:	bf00      	nop
 80066fc:	08008690 	.word	0x08008690
 8006700:	08008668 	.word	0x08008668
 8006704:	3ff00000 	.word	0x3ff00000
 8006708:	40240000 	.word	0x40240000
 800670c:	401c0000 	.word	0x401c0000
 8006710:	40140000 	.word	0x40140000
 8006714:	3fe00000 	.word	0x3fe00000
 8006718:	4630      	mov	r0, r6
 800671a:	4639      	mov	r1, r7
 800671c:	f7f9 ff90 	bl	8000640 <__aeabi_dmul>
 8006720:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006722:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006726:	9c08      	ldr	r4, [sp, #32]
 8006728:	9314      	str	r3, [sp, #80]	; 0x50
 800672a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800672e:	f7fa fa37 	bl	8000ba0 <__aeabi_d2iz>
 8006732:	9015      	str	r0, [sp, #84]	; 0x54
 8006734:	f7f9 ff1a 	bl	800056c <__aeabi_i2d>
 8006738:	4602      	mov	r2, r0
 800673a:	460b      	mov	r3, r1
 800673c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006740:	f7f9 fdc6 	bl	80002d0 <__aeabi_dsub>
 8006744:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006746:	4606      	mov	r6, r0
 8006748:	3330      	adds	r3, #48	; 0x30
 800674a:	f804 3b01 	strb.w	r3, [r4], #1
 800674e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006750:	460f      	mov	r7, r1
 8006752:	429c      	cmp	r4, r3
 8006754:	f04f 0200 	mov.w	r2, #0
 8006758:	d124      	bne.n	80067a4 <_dtoa_r+0x64c>
 800675a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800675e:	4bb3      	ldr	r3, [pc, #716]	; (8006a2c <_dtoa_r+0x8d4>)
 8006760:	f7f9 fdb8 	bl	80002d4 <__adddf3>
 8006764:	4602      	mov	r2, r0
 8006766:	460b      	mov	r3, r1
 8006768:	4630      	mov	r0, r6
 800676a:	4639      	mov	r1, r7
 800676c:	f7fa f9f8 	bl	8000b60 <__aeabi_dcmpgt>
 8006770:	2800      	cmp	r0, #0
 8006772:	d162      	bne.n	800683a <_dtoa_r+0x6e2>
 8006774:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006778:	2000      	movs	r0, #0
 800677a:	49ac      	ldr	r1, [pc, #688]	; (8006a2c <_dtoa_r+0x8d4>)
 800677c:	f7f9 fda8 	bl	80002d0 <__aeabi_dsub>
 8006780:	4602      	mov	r2, r0
 8006782:	460b      	mov	r3, r1
 8006784:	4630      	mov	r0, r6
 8006786:	4639      	mov	r1, r7
 8006788:	f7fa f9cc 	bl	8000b24 <__aeabi_dcmplt>
 800678c:	2800      	cmp	r0, #0
 800678e:	f43f af1d 	beq.w	80065cc <_dtoa_r+0x474>
 8006792:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006794:	1e7b      	subs	r3, r7, #1
 8006796:	9314      	str	r3, [sp, #80]	; 0x50
 8006798:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800679c:	2b30      	cmp	r3, #48	; 0x30
 800679e:	d0f8      	beq.n	8006792 <_dtoa_r+0x63a>
 80067a0:	46c1      	mov	r9, r8
 80067a2:	e03a      	b.n	800681a <_dtoa_r+0x6c2>
 80067a4:	4ba2      	ldr	r3, [pc, #648]	; (8006a30 <_dtoa_r+0x8d8>)
 80067a6:	f7f9 ff4b 	bl	8000640 <__aeabi_dmul>
 80067aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067ae:	e7bc      	b.n	800672a <_dtoa_r+0x5d2>
 80067b0:	9f08      	ldr	r7, [sp, #32]
 80067b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067ba:	f7fa f86b 	bl	8000894 <__aeabi_ddiv>
 80067be:	f7fa f9ef 	bl	8000ba0 <__aeabi_d2iz>
 80067c2:	4604      	mov	r4, r0
 80067c4:	f7f9 fed2 	bl	800056c <__aeabi_i2d>
 80067c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067cc:	f7f9 ff38 	bl	8000640 <__aeabi_dmul>
 80067d0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80067d4:	460b      	mov	r3, r1
 80067d6:	4602      	mov	r2, r0
 80067d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067dc:	f7f9 fd78 	bl	80002d0 <__aeabi_dsub>
 80067e0:	f807 6b01 	strb.w	r6, [r7], #1
 80067e4:	9e08      	ldr	r6, [sp, #32]
 80067e6:	9b02      	ldr	r3, [sp, #8]
 80067e8:	1bbe      	subs	r6, r7, r6
 80067ea:	42b3      	cmp	r3, r6
 80067ec:	d13a      	bne.n	8006864 <_dtoa_r+0x70c>
 80067ee:	4602      	mov	r2, r0
 80067f0:	460b      	mov	r3, r1
 80067f2:	f7f9 fd6f 	bl	80002d4 <__adddf3>
 80067f6:	4602      	mov	r2, r0
 80067f8:	460b      	mov	r3, r1
 80067fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006802:	f7fa f9ad 	bl	8000b60 <__aeabi_dcmpgt>
 8006806:	bb58      	cbnz	r0, 8006860 <_dtoa_r+0x708>
 8006808:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800680c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006810:	f7fa f97e 	bl	8000b10 <__aeabi_dcmpeq>
 8006814:	b108      	cbz	r0, 800681a <_dtoa_r+0x6c2>
 8006816:	07e1      	lsls	r1, r4, #31
 8006818:	d422      	bmi.n	8006860 <_dtoa_r+0x708>
 800681a:	4628      	mov	r0, r5
 800681c:	4651      	mov	r1, sl
 800681e:	f000 fae3 	bl	8006de8 <_Bfree>
 8006822:	2300      	movs	r3, #0
 8006824:	703b      	strb	r3, [r7, #0]
 8006826:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006828:	f109 0001 	add.w	r0, r9, #1
 800682c:	6018      	str	r0, [r3, #0]
 800682e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006830:	2b00      	cmp	r3, #0
 8006832:	f43f acdf 	beq.w	80061f4 <_dtoa_r+0x9c>
 8006836:	601f      	str	r7, [r3, #0]
 8006838:	e4dc      	b.n	80061f4 <_dtoa_r+0x9c>
 800683a:	4627      	mov	r7, r4
 800683c:	463b      	mov	r3, r7
 800683e:	461f      	mov	r7, r3
 8006840:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006844:	2a39      	cmp	r2, #57	; 0x39
 8006846:	d107      	bne.n	8006858 <_dtoa_r+0x700>
 8006848:	9a08      	ldr	r2, [sp, #32]
 800684a:	429a      	cmp	r2, r3
 800684c:	d1f7      	bne.n	800683e <_dtoa_r+0x6e6>
 800684e:	2230      	movs	r2, #48	; 0x30
 8006850:	9908      	ldr	r1, [sp, #32]
 8006852:	f108 0801 	add.w	r8, r8, #1
 8006856:	700a      	strb	r2, [r1, #0]
 8006858:	781a      	ldrb	r2, [r3, #0]
 800685a:	3201      	adds	r2, #1
 800685c:	701a      	strb	r2, [r3, #0]
 800685e:	e79f      	b.n	80067a0 <_dtoa_r+0x648>
 8006860:	46c8      	mov	r8, r9
 8006862:	e7eb      	b.n	800683c <_dtoa_r+0x6e4>
 8006864:	2200      	movs	r2, #0
 8006866:	4b72      	ldr	r3, [pc, #456]	; (8006a30 <_dtoa_r+0x8d8>)
 8006868:	f7f9 feea 	bl	8000640 <__aeabi_dmul>
 800686c:	4602      	mov	r2, r0
 800686e:	460b      	mov	r3, r1
 8006870:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006874:	2200      	movs	r2, #0
 8006876:	2300      	movs	r3, #0
 8006878:	f7fa f94a 	bl	8000b10 <__aeabi_dcmpeq>
 800687c:	2800      	cmp	r0, #0
 800687e:	d098      	beq.n	80067b2 <_dtoa_r+0x65a>
 8006880:	e7cb      	b.n	800681a <_dtoa_r+0x6c2>
 8006882:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006884:	2a00      	cmp	r2, #0
 8006886:	f000 80cd 	beq.w	8006a24 <_dtoa_r+0x8cc>
 800688a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800688c:	2a01      	cmp	r2, #1
 800688e:	f300 80af 	bgt.w	80069f0 <_dtoa_r+0x898>
 8006892:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006894:	2a00      	cmp	r2, #0
 8006896:	f000 80a7 	beq.w	80069e8 <_dtoa_r+0x890>
 800689a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800689e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80068a0:	9f06      	ldr	r7, [sp, #24]
 80068a2:	9a06      	ldr	r2, [sp, #24]
 80068a4:	2101      	movs	r1, #1
 80068a6:	441a      	add	r2, r3
 80068a8:	9206      	str	r2, [sp, #24]
 80068aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068ac:	4628      	mov	r0, r5
 80068ae:	441a      	add	r2, r3
 80068b0:	9209      	str	r2, [sp, #36]	; 0x24
 80068b2:	f000 fb53 	bl	8006f5c <__i2b>
 80068b6:	4606      	mov	r6, r0
 80068b8:	2f00      	cmp	r7, #0
 80068ba:	dd0c      	ble.n	80068d6 <_dtoa_r+0x77e>
 80068bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068be:	2b00      	cmp	r3, #0
 80068c0:	dd09      	ble.n	80068d6 <_dtoa_r+0x77e>
 80068c2:	42bb      	cmp	r3, r7
 80068c4:	bfa8      	it	ge
 80068c6:	463b      	movge	r3, r7
 80068c8:	9a06      	ldr	r2, [sp, #24]
 80068ca:	1aff      	subs	r7, r7, r3
 80068cc:	1ad2      	subs	r2, r2, r3
 80068ce:	9206      	str	r2, [sp, #24]
 80068d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	9309      	str	r3, [sp, #36]	; 0x24
 80068d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068d8:	b1f3      	cbz	r3, 8006918 <_dtoa_r+0x7c0>
 80068da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f000 80a9 	beq.w	8006a34 <_dtoa_r+0x8dc>
 80068e2:	2c00      	cmp	r4, #0
 80068e4:	dd10      	ble.n	8006908 <_dtoa_r+0x7b0>
 80068e6:	4631      	mov	r1, r6
 80068e8:	4622      	mov	r2, r4
 80068ea:	4628      	mov	r0, r5
 80068ec:	f000 fbf0 	bl	80070d0 <__pow5mult>
 80068f0:	4652      	mov	r2, sl
 80068f2:	4601      	mov	r1, r0
 80068f4:	4606      	mov	r6, r0
 80068f6:	4628      	mov	r0, r5
 80068f8:	f000 fb46 	bl	8006f88 <__multiply>
 80068fc:	4680      	mov	r8, r0
 80068fe:	4651      	mov	r1, sl
 8006900:	4628      	mov	r0, r5
 8006902:	f000 fa71 	bl	8006de8 <_Bfree>
 8006906:	46c2      	mov	sl, r8
 8006908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800690a:	1b1a      	subs	r2, r3, r4
 800690c:	d004      	beq.n	8006918 <_dtoa_r+0x7c0>
 800690e:	4651      	mov	r1, sl
 8006910:	4628      	mov	r0, r5
 8006912:	f000 fbdd 	bl	80070d0 <__pow5mult>
 8006916:	4682      	mov	sl, r0
 8006918:	2101      	movs	r1, #1
 800691a:	4628      	mov	r0, r5
 800691c:	f000 fb1e 	bl	8006f5c <__i2b>
 8006920:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006922:	4604      	mov	r4, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	f340 8087 	ble.w	8006a38 <_dtoa_r+0x8e0>
 800692a:	461a      	mov	r2, r3
 800692c:	4601      	mov	r1, r0
 800692e:	4628      	mov	r0, r5
 8006930:	f000 fbce 	bl	80070d0 <__pow5mult>
 8006934:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006936:	4604      	mov	r4, r0
 8006938:	2b01      	cmp	r3, #1
 800693a:	f340 8080 	ble.w	8006a3e <_dtoa_r+0x8e6>
 800693e:	f04f 0800 	mov.w	r8, #0
 8006942:	6923      	ldr	r3, [r4, #16]
 8006944:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006948:	6918      	ldr	r0, [r3, #16]
 800694a:	f000 fab9 	bl	8006ec0 <__hi0bits>
 800694e:	f1c0 0020 	rsb	r0, r0, #32
 8006952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006954:	4418      	add	r0, r3
 8006956:	f010 001f 	ands.w	r0, r0, #31
 800695a:	f000 8092 	beq.w	8006a82 <_dtoa_r+0x92a>
 800695e:	f1c0 0320 	rsb	r3, r0, #32
 8006962:	2b04      	cmp	r3, #4
 8006964:	f340 808a 	ble.w	8006a7c <_dtoa_r+0x924>
 8006968:	f1c0 001c 	rsb	r0, r0, #28
 800696c:	9b06      	ldr	r3, [sp, #24]
 800696e:	4407      	add	r7, r0
 8006970:	4403      	add	r3, r0
 8006972:	9306      	str	r3, [sp, #24]
 8006974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006976:	4403      	add	r3, r0
 8006978:	9309      	str	r3, [sp, #36]	; 0x24
 800697a:	9b06      	ldr	r3, [sp, #24]
 800697c:	2b00      	cmp	r3, #0
 800697e:	dd05      	ble.n	800698c <_dtoa_r+0x834>
 8006980:	4651      	mov	r1, sl
 8006982:	461a      	mov	r2, r3
 8006984:	4628      	mov	r0, r5
 8006986:	f000 fbfd 	bl	8007184 <__lshift>
 800698a:	4682      	mov	sl, r0
 800698c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800698e:	2b00      	cmp	r3, #0
 8006990:	dd05      	ble.n	800699e <_dtoa_r+0x846>
 8006992:	4621      	mov	r1, r4
 8006994:	461a      	mov	r2, r3
 8006996:	4628      	mov	r0, r5
 8006998:	f000 fbf4 	bl	8007184 <__lshift>
 800699c:	4604      	mov	r4, r0
 800699e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d070      	beq.n	8006a86 <_dtoa_r+0x92e>
 80069a4:	4621      	mov	r1, r4
 80069a6:	4650      	mov	r0, sl
 80069a8:	f000 fc58 	bl	800725c <__mcmp>
 80069ac:	2800      	cmp	r0, #0
 80069ae:	da6a      	bge.n	8006a86 <_dtoa_r+0x92e>
 80069b0:	2300      	movs	r3, #0
 80069b2:	4651      	mov	r1, sl
 80069b4:	220a      	movs	r2, #10
 80069b6:	4628      	mov	r0, r5
 80069b8:	f000 fa38 	bl	8006e2c <__multadd>
 80069bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069be:	4682      	mov	sl, r0
 80069c0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 8193 	beq.w	8006cf0 <_dtoa_r+0xb98>
 80069ca:	4631      	mov	r1, r6
 80069cc:	2300      	movs	r3, #0
 80069ce:	220a      	movs	r2, #10
 80069d0:	4628      	mov	r0, r5
 80069d2:	f000 fa2b 	bl	8006e2c <__multadd>
 80069d6:	f1bb 0f00 	cmp.w	fp, #0
 80069da:	4606      	mov	r6, r0
 80069dc:	f300 8093 	bgt.w	8006b06 <_dtoa_r+0x9ae>
 80069e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	dc57      	bgt.n	8006a96 <_dtoa_r+0x93e>
 80069e6:	e08e      	b.n	8006b06 <_dtoa_r+0x9ae>
 80069e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80069ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80069ee:	e756      	b.n	800689e <_dtoa_r+0x746>
 80069f0:	9b02      	ldr	r3, [sp, #8]
 80069f2:	1e5c      	subs	r4, r3, #1
 80069f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069f6:	42a3      	cmp	r3, r4
 80069f8:	bfb7      	itett	lt
 80069fa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80069fc:	1b1c      	subge	r4, r3, r4
 80069fe:	1ae2      	sublt	r2, r4, r3
 8006a00:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006a02:	bfbe      	ittt	lt
 8006a04:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006a06:	189b      	addlt	r3, r3, r2
 8006a08:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006a0a:	9b02      	ldr	r3, [sp, #8]
 8006a0c:	bfb8      	it	lt
 8006a0e:	2400      	movlt	r4, #0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	bfbb      	ittet	lt
 8006a14:	9b06      	ldrlt	r3, [sp, #24]
 8006a16:	9a02      	ldrlt	r2, [sp, #8]
 8006a18:	9f06      	ldrge	r7, [sp, #24]
 8006a1a:	1a9f      	sublt	r7, r3, r2
 8006a1c:	bfac      	ite	ge
 8006a1e:	9b02      	ldrge	r3, [sp, #8]
 8006a20:	2300      	movlt	r3, #0
 8006a22:	e73e      	b.n	80068a2 <_dtoa_r+0x74a>
 8006a24:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006a26:	9f06      	ldr	r7, [sp, #24]
 8006a28:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006a2a:	e745      	b.n	80068b8 <_dtoa_r+0x760>
 8006a2c:	3fe00000 	.word	0x3fe00000
 8006a30:	40240000 	.word	0x40240000
 8006a34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a36:	e76a      	b.n	800690e <_dtoa_r+0x7b6>
 8006a38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	dc19      	bgt.n	8006a72 <_dtoa_r+0x91a>
 8006a3e:	9b04      	ldr	r3, [sp, #16]
 8006a40:	b9bb      	cbnz	r3, 8006a72 <_dtoa_r+0x91a>
 8006a42:	9b05      	ldr	r3, [sp, #20]
 8006a44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a48:	b99b      	cbnz	r3, 8006a72 <_dtoa_r+0x91a>
 8006a4a:	9b05      	ldr	r3, [sp, #20]
 8006a4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a50:	0d1b      	lsrs	r3, r3, #20
 8006a52:	051b      	lsls	r3, r3, #20
 8006a54:	b183      	cbz	r3, 8006a78 <_dtoa_r+0x920>
 8006a56:	f04f 0801 	mov.w	r8, #1
 8006a5a:	9b06      	ldr	r3, [sp, #24]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	9306      	str	r3, [sp, #24]
 8006a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a62:	3301      	adds	r3, #1
 8006a64:	9309      	str	r3, [sp, #36]	; 0x24
 8006a66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f47f af6a 	bne.w	8006942 <_dtoa_r+0x7ea>
 8006a6e:	2001      	movs	r0, #1
 8006a70:	e76f      	b.n	8006952 <_dtoa_r+0x7fa>
 8006a72:	f04f 0800 	mov.w	r8, #0
 8006a76:	e7f6      	b.n	8006a66 <_dtoa_r+0x90e>
 8006a78:	4698      	mov	r8, r3
 8006a7a:	e7f4      	b.n	8006a66 <_dtoa_r+0x90e>
 8006a7c:	f43f af7d 	beq.w	800697a <_dtoa_r+0x822>
 8006a80:	4618      	mov	r0, r3
 8006a82:	301c      	adds	r0, #28
 8006a84:	e772      	b.n	800696c <_dtoa_r+0x814>
 8006a86:	9b02      	ldr	r3, [sp, #8]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	dc36      	bgt.n	8006afa <_dtoa_r+0x9a2>
 8006a8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	dd33      	ble.n	8006afa <_dtoa_r+0x9a2>
 8006a92:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006a96:	f1bb 0f00 	cmp.w	fp, #0
 8006a9a:	d10d      	bne.n	8006ab8 <_dtoa_r+0x960>
 8006a9c:	4621      	mov	r1, r4
 8006a9e:	465b      	mov	r3, fp
 8006aa0:	2205      	movs	r2, #5
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	f000 f9c2 	bl	8006e2c <__multadd>
 8006aa8:	4601      	mov	r1, r0
 8006aaa:	4604      	mov	r4, r0
 8006aac:	4650      	mov	r0, sl
 8006aae:	f000 fbd5 	bl	800725c <__mcmp>
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	f73f adb6 	bgt.w	8006624 <_dtoa_r+0x4cc>
 8006ab8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006aba:	9f08      	ldr	r7, [sp, #32]
 8006abc:	ea6f 0903 	mvn.w	r9, r3
 8006ac0:	f04f 0800 	mov.w	r8, #0
 8006ac4:	4621      	mov	r1, r4
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f000 f98e 	bl	8006de8 <_Bfree>
 8006acc:	2e00      	cmp	r6, #0
 8006ace:	f43f aea4 	beq.w	800681a <_dtoa_r+0x6c2>
 8006ad2:	f1b8 0f00 	cmp.w	r8, #0
 8006ad6:	d005      	beq.n	8006ae4 <_dtoa_r+0x98c>
 8006ad8:	45b0      	cmp	r8, r6
 8006ada:	d003      	beq.n	8006ae4 <_dtoa_r+0x98c>
 8006adc:	4641      	mov	r1, r8
 8006ade:	4628      	mov	r0, r5
 8006ae0:	f000 f982 	bl	8006de8 <_Bfree>
 8006ae4:	4631      	mov	r1, r6
 8006ae6:	4628      	mov	r0, r5
 8006ae8:	f000 f97e 	bl	8006de8 <_Bfree>
 8006aec:	e695      	b.n	800681a <_dtoa_r+0x6c2>
 8006aee:	2400      	movs	r4, #0
 8006af0:	4626      	mov	r6, r4
 8006af2:	e7e1      	b.n	8006ab8 <_dtoa_r+0x960>
 8006af4:	46c1      	mov	r9, r8
 8006af6:	4626      	mov	r6, r4
 8006af8:	e594      	b.n	8006624 <_dtoa_r+0x4cc>
 8006afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006afc:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 80fc 	beq.w	8006cfe <_dtoa_r+0xba6>
 8006b06:	2f00      	cmp	r7, #0
 8006b08:	dd05      	ble.n	8006b16 <_dtoa_r+0x9be>
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	463a      	mov	r2, r7
 8006b0e:	4628      	mov	r0, r5
 8006b10:	f000 fb38 	bl	8007184 <__lshift>
 8006b14:	4606      	mov	r6, r0
 8006b16:	f1b8 0f00 	cmp.w	r8, #0
 8006b1a:	d05c      	beq.n	8006bd6 <_dtoa_r+0xa7e>
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	6871      	ldr	r1, [r6, #4]
 8006b20:	f000 f922 	bl	8006d68 <_Balloc>
 8006b24:	4607      	mov	r7, r0
 8006b26:	b928      	cbnz	r0, 8006b34 <_dtoa_r+0x9dc>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006b2e:	4b7e      	ldr	r3, [pc, #504]	; (8006d28 <_dtoa_r+0xbd0>)
 8006b30:	f7ff bb26 	b.w	8006180 <_dtoa_r+0x28>
 8006b34:	6932      	ldr	r2, [r6, #16]
 8006b36:	f106 010c 	add.w	r1, r6, #12
 8006b3a:	3202      	adds	r2, #2
 8006b3c:	0092      	lsls	r2, r2, #2
 8006b3e:	300c      	adds	r0, #12
 8006b40:	f7fe fdc6 	bl	80056d0 <memcpy>
 8006b44:	2201      	movs	r2, #1
 8006b46:	4639      	mov	r1, r7
 8006b48:	4628      	mov	r0, r5
 8006b4a:	f000 fb1b 	bl	8007184 <__lshift>
 8006b4e:	46b0      	mov	r8, r6
 8006b50:	4606      	mov	r6, r0
 8006b52:	9b08      	ldr	r3, [sp, #32]
 8006b54:	3301      	adds	r3, #1
 8006b56:	9302      	str	r3, [sp, #8]
 8006b58:	9b08      	ldr	r3, [sp, #32]
 8006b5a:	445b      	add	r3, fp
 8006b5c:	930a      	str	r3, [sp, #40]	; 0x28
 8006b5e:	9b04      	ldr	r3, [sp, #16]
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	9309      	str	r3, [sp, #36]	; 0x24
 8006b66:	9b02      	ldr	r3, [sp, #8]
 8006b68:	4621      	mov	r1, r4
 8006b6a:	4650      	mov	r0, sl
 8006b6c:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8006b70:	f7ff fa64 	bl	800603c <quorem>
 8006b74:	4603      	mov	r3, r0
 8006b76:	4641      	mov	r1, r8
 8006b78:	3330      	adds	r3, #48	; 0x30
 8006b7a:	9004      	str	r0, [sp, #16]
 8006b7c:	4650      	mov	r0, sl
 8006b7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b80:	f000 fb6c 	bl	800725c <__mcmp>
 8006b84:	4632      	mov	r2, r6
 8006b86:	9006      	str	r0, [sp, #24]
 8006b88:	4621      	mov	r1, r4
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	f000 fb82 	bl	8007294 <__mdiff>
 8006b90:	68c2      	ldr	r2, [r0, #12]
 8006b92:	4607      	mov	r7, r0
 8006b94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b96:	bb02      	cbnz	r2, 8006bda <_dtoa_r+0xa82>
 8006b98:	4601      	mov	r1, r0
 8006b9a:	4650      	mov	r0, sl
 8006b9c:	f000 fb5e 	bl	800725c <__mcmp>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ba4:	4639      	mov	r1, r7
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006bac:	f000 f91c 	bl	8006de8 <_Bfree>
 8006bb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006bb2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006bb4:	9f02      	ldr	r7, [sp, #8]
 8006bb6:	ea43 0102 	orr.w	r1, r3, r2
 8006bba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bbc:	430b      	orrs	r3, r1
 8006bbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bc0:	d10d      	bne.n	8006bde <_dtoa_r+0xa86>
 8006bc2:	2b39      	cmp	r3, #57	; 0x39
 8006bc4:	d027      	beq.n	8006c16 <_dtoa_r+0xabe>
 8006bc6:	9a06      	ldr	r2, [sp, #24]
 8006bc8:	2a00      	cmp	r2, #0
 8006bca:	dd01      	ble.n	8006bd0 <_dtoa_r+0xa78>
 8006bcc:	9b04      	ldr	r3, [sp, #16]
 8006bce:	3331      	adds	r3, #49	; 0x31
 8006bd0:	f88b 3000 	strb.w	r3, [fp]
 8006bd4:	e776      	b.n	8006ac4 <_dtoa_r+0x96c>
 8006bd6:	4630      	mov	r0, r6
 8006bd8:	e7b9      	b.n	8006b4e <_dtoa_r+0x9f6>
 8006bda:	2201      	movs	r2, #1
 8006bdc:	e7e2      	b.n	8006ba4 <_dtoa_r+0xa4c>
 8006bde:	9906      	ldr	r1, [sp, #24]
 8006be0:	2900      	cmp	r1, #0
 8006be2:	db04      	blt.n	8006bee <_dtoa_r+0xa96>
 8006be4:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006be6:	4301      	orrs	r1, r0
 8006be8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bea:	4301      	orrs	r1, r0
 8006bec:	d120      	bne.n	8006c30 <_dtoa_r+0xad8>
 8006bee:	2a00      	cmp	r2, #0
 8006bf0:	ddee      	ble.n	8006bd0 <_dtoa_r+0xa78>
 8006bf2:	4651      	mov	r1, sl
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	9302      	str	r3, [sp, #8]
 8006bfa:	f000 fac3 	bl	8007184 <__lshift>
 8006bfe:	4621      	mov	r1, r4
 8006c00:	4682      	mov	sl, r0
 8006c02:	f000 fb2b 	bl	800725c <__mcmp>
 8006c06:	2800      	cmp	r0, #0
 8006c08:	9b02      	ldr	r3, [sp, #8]
 8006c0a:	dc02      	bgt.n	8006c12 <_dtoa_r+0xaba>
 8006c0c:	d1e0      	bne.n	8006bd0 <_dtoa_r+0xa78>
 8006c0e:	07da      	lsls	r2, r3, #31
 8006c10:	d5de      	bpl.n	8006bd0 <_dtoa_r+0xa78>
 8006c12:	2b39      	cmp	r3, #57	; 0x39
 8006c14:	d1da      	bne.n	8006bcc <_dtoa_r+0xa74>
 8006c16:	2339      	movs	r3, #57	; 0x39
 8006c18:	f88b 3000 	strb.w	r3, [fp]
 8006c1c:	463b      	mov	r3, r7
 8006c1e:	461f      	mov	r7, r3
 8006c20:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006c24:	3b01      	subs	r3, #1
 8006c26:	2a39      	cmp	r2, #57	; 0x39
 8006c28:	d050      	beq.n	8006ccc <_dtoa_r+0xb74>
 8006c2a:	3201      	adds	r2, #1
 8006c2c:	701a      	strb	r2, [r3, #0]
 8006c2e:	e749      	b.n	8006ac4 <_dtoa_r+0x96c>
 8006c30:	2a00      	cmp	r2, #0
 8006c32:	dd03      	ble.n	8006c3c <_dtoa_r+0xae4>
 8006c34:	2b39      	cmp	r3, #57	; 0x39
 8006c36:	d0ee      	beq.n	8006c16 <_dtoa_r+0xabe>
 8006c38:	3301      	adds	r3, #1
 8006c3a:	e7c9      	b.n	8006bd0 <_dtoa_r+0xa78>
 8006c3c:	9a02      	ldr	r2, [sp, #8]
 8006c3e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006c40:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c44:	428a      	cmp	r2, r1
 8006c46:	d02a      	beq.n	8006c9e <_dtoa_r+0xb46>
 8006c48:	4651      	mov	r1, sl
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	220a      	movs	r2, #10
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f000 f8ec 	bl	8006e2c <__multadd>
 8006c54:	45b0      	cmp	r8, r6
 8006c56:	4682      	mov	sl, r0
 8006c58:	f04f 0300 	mov.w	r3, #0
 8006c5c:	f04f 020a 	mov.w	r2, #10
 8006c60:	4641      	mov	r1, r8
 8006c62:	4628      	mov	r0, r5
 8006c64:	d107      	bne.n	8006c76 <_dtoa_r+0xb1e>
 8006c66:	f000 f8e1 	bl	8006e2c <__multadd>
 8006c6a:	4680      	mov	r8, r0
 8006c6c:	4606      	mov	r6, r0
 8006c6e:	9b02      	ldr	r3, [sp, #8]
 8006c70:	3301      	adds	r3, #1
 8006c72:	9302      	str	r3, [sp, #8]
 8006c74:	e777      	b.n	8006b66 <_dtoa_r+0xa0e>
 8006c76:	f000 f8d9 	bl	8006e2c <__multadd>
 8006c7a:	4631      	mov	r1, r6
 8006c7c:	4680      	mov	r8, r0
 8006c7e:	2300      	movs	r3, #0
 8006c80:	220a      	movs	r2, #10
 8006c82:	4628      	mov	r0, r5
 8006c84:	f000 f8d2 	bl	8006e2c <__multadd>
 8006c88:	4606      	mov	r6, r0
 8006c8a:	e7f0      	b.n	8006c6e <_dtoa_r+0xb16>
 8006c8c:	f1bb 0f00 	cmp.w	fp, #0
 8006c90:	bfcc      	ite	gt
 8006c92:	465f      	movgt	r7, fp
 8006c94:	2701      	movle	r7, #1
 8006c96:	f04f 0800 	mov.w	r8, #0
 8006c9a:	9a08      	ldr	r2, [sp, #32]
 8006c9c:	4417      	add	r7, r2
 8006c9e:	4651      	mov	r1, sl
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	9302      	str	r3, [sp, #8]
 8006ca6:	f000 fa6d 	bl	8007184 <__lshift>
 8006caa:	4621      	mov	r1, r4
 8006cac:	4682      	mov	sl, r0
 8006cae:	f000 fad5 	bl	800725c <__mcmp>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	dcb2      	bgt.n	8006c1c <_dtoa_r+0xac4>
 8006cb6:	d102      	bne.n	8006cbe <_dtoa_r+0xb66>
 8006cb8:	9b02      	ldr	r3, [sp, #8]
 8006cba:	07db      	lsls	r3, r3, #31
 8006cbc:	d4ae      	bmi.n	8006c1c <_dtoa_r+0xac4>
 8006cbe:	463b      	mov	r3, r7
 8006cc0:	461f      	mov	r7, r3
 8006cc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cc6:	2a30      	cmp	r2, #48	; 0x30
 8006cc8:	d0fa      	beq.n	8006cc0 <_dtoa_r+0xb68>
 8006cca:	e6fb      	b.n	8006ac4 <_dtoa_r+0x96c>
 8006ccc:	9a08      	ldr	r2, [sp, #32]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d1a5      	bne.n	8006c1e <_dtoa_r+0xac6>
 8006cd2:	2331      	movs	r3, #49	; 0x31
 8006cd4:	f109 0901 	add.w	r9, r9, #1
 8006cd8:	7013      	strb	r3, [r2, #0]
 8006cda:	e6f3      	b.n	8006ac4 <_dtoa_r+0x96c>
 8006cdc:	4b13      	ldr	r3, [pc, #76]	; (8006d2c <_dtoa_r+0xbd4>)
 8006cde:	f7ff baa7 	b.w	8006230 <_dtoa_r+0xd8>
 8006ce2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	f47f aa80 	bne.w	80061ea <_dtoa_r+0x92>
 8006cea:	4b11      	ldr	r3, [pc, #68]	; (8006d30 <_dtoa_r+0xbd8>)
 8006cec:	f7ff baa0 	b.w	8006230 <_dtoa_r+0xd8>
 8006cf0:	f1bb 0f00 	cmp.w	fp, #0
 8006cf4:	dc03      	bgt.n	8006cfe <_dtoa_r+0xba6>
 8006cf6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cf8:	2b02      	cmp	r3, #2
 8006cfa:	f73f aecc 	bgt.w	8006a96 <_dtoa_r+0x93e>
 8006cfe:	9f08      	ldr	r7, [sp, #32]
 8006d00:	4621      	mov	r1, r4
 8006d02:	4650      	mov	r0, sl
 8006d04:	f7ff f99a 	bl	800603c <quorem>
 8006d08:	9a08      	ldr	r2, [sp, #32]
 8006d0a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006d0e:	f807 3b01 	strb.w	r3, [r7], #1
 8006d12:	1aba      	subs	r2, r7, r2
 8006d14:	4593      	cmp	fp, r2
 8006d16:	ddb9      	ble.n	8006c8c <_dtoa_r+0xb34>
 8006d18:	4651      	mov	r1, sl
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	220a      	movs	r2, #10
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f000 f884 	bl	8006e2c <__multadd>
 8006d24:	4682      	mov	sl, r0
 8006d26:	e7eb      	b.n	8006d00 <_dtoa_r+0xba8>
 8006d28:	080085f7 	.word	0x080085f7
 8006d2c:	08008550 	.word	0x08008550
 8006d30:	08008574 	.word	0x08008574

08006d34 <_localeconv_r>:
 8006d34:	4800      	ldr	r0, [pc, #0]	; (8006d38 <_localeconv_r+0x4>)
 8006d36:	4770      	bx	lr
 8006d38:	200001e8 	.word	0x200001e8

08006d3c <malloc>:
 8006d3c:	4b02      	ldr	r3, [pc, #8]	; (8006d48 <malloc+0xc>)
 8006d3e:	4601      	mov	r1, r0
 8006d40:	6818      	ldr	r0, [r3, #0]
 8006d42:	f000 bbed 	b.w	8007520 <_malloc_r>
 8006d46:	bf00      	nop
 8006d48:	20000094 	.word	0x20000094

08006d4c <memchr>:
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	b510      	push	{r4, lr}
 8006d50:	b2c9      	uxtb	r1, r1
 8006d52:	4402      	add	r2, r0
 8006d54:	4293      	cmp	r3, r2
 8006d56:	4618      	mov	r0, r3
 8006d58:	d101      	bne.n	8006d5e <memchr+0x12>
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	e003      	b.n	8006d66 <memchr+0x1a>
 8006d5e:	7804      	ldrb	r4, [r0, #0]
 8006d60:	3301      	adds	r3, #1
 8006d62:	428c      	cmp	r4, r1
 8006d64:	d1f6      	bne.n	8006d54 <memchr+0x8>
 8006d66:	bd10      	pop	{r4, pc}

08006d68 <_Balloc>:
 8006d68:	b570      	push	{r4, r5, r6, lr}
 8006d6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d6c:	4604      	mov	r4, r0
 8006d6e:	460d      	mov	r5, r1
 8006d70:	b976      	cbnz	r6, 8006d90 <_Balloc+0x28>
 8006d72:	2010      	movs	r0, #16
 8006d74:	f7ff ffe2 	bl	8006d3c <malloc>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	6260      	str	r0, [r4, #36]	; 0x24
 8006d7c:	b920      	cbnz	r0, 8006d88 <_Balloc+0x20>
 8006d7e:	2166      	movs	r1, #102	; 0x66
 8006d80:	4b17      	ldr	r3, [pc, #92]	; (8006de0 <_Balloc+0x78>)
 8006d82:	4818      	ldr	r0, [pc, #96]	; (8006de4 <_Balloc+0x7c>)
 8006d84:	f000 fd92 	bl	80078ac <__assert_func>
 8006d88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d8c:	6006      	str	r6, [r0, #0]
 8006d8e:	60c6      	str	r6, [r0, #12]
 8006d90:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006d92:	68f3      	ldr	r3, [r6, #12]
 8006d94:	b183      	cbz	r3, 8006db8 <_Balloc+0x50>
 8006d96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d9e:	b9b8      	cbnz	r0, 8006dd0 <_Balloc+0x68>
 8006da0:	2101      	movs	r1, #1
 8006da2:	fa01 f605 	lsl.w	r6, r1, r5
 8006da6:	1d72      	adds	r2, r6, #5
 8006da8:	4620      	mov	r0, r4
 8006daa:	0092      	lsls	r2, r2, #2
 8006dac:	f000 fb5e 	bl	800746c <_calloc_r>
 8006db0:	b160      	cbz	r0, 8006dcc <_Balloc+0x64>
 8006db2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006db6:	e00e      	b.n	8006dd6 <_Balloc+0x6e>
 8006db8:	2221      	movs	r2, #33	; 0x21
 8006dba:	2104      	movs	r1, #4
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f000 fb55 	bl	800746c <_calloc_r>
 8006dc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dc4:	60f0      	str	r0, [r6, #12]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d1e4      	bne.n	8006d96 <_Balloc+0x2e>
 8006dcc:	2000      	movs	r0, #0
 8006dce:	bd70      	pop	{r4, r5, r6, pc}
 8006dd0:	6802      	ldr	r2, [r0, #0]
 8006dd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ddc:	e7f7      	b.n	8006dce <_Balloc+0x66>
 8006dde:	bf00      	nop
 8006de0:	08008581 	.word	0x08008581
 8006de4:	08008608 	.word	0x08008608

08006de8 <_Bfree>:
 8006de8:	b570      	push	{r4, r5, r6, lr}
 8006dea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006dec:	4605      	mov	r5, r0
 8006dee:	460c      	mov	r4, r1
 8006df0:	b976      	cbnz	r6, 8006e10 <_Bfree+0x28>
 8006df2:	2010      	movs	r0, #16
 8006df4:	f7ff ffa2 	bl	8006d3c <malloc>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	6268      	str	r0, [r5, #36]	; 0x24
 8006dfc:	b920      	cbnz	r0, 8006e08 <_Bfree+0x20>
 8006dfe:	218a      	movs	r1, #138	; 0x8a
 8006e00:	4b08      	ldr	r3, [pc, #32]	; (8006e24 <_Bfree+0x3c>)
 8006e02:	4809      	ldr	r0, [pc, #36]	; (8006e28 <_Bfree+0x40>)
 8006e04:	f000 fd52 	bl	80078ac <__assert_func>
 8006e08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e0c:	6006      	str	r6, [r0, #0]
 8006e0e:	60c6      	str	r6, [r0, #12]
 8006e10:	b13c      	cbz	r4, 8006e22 <_Bfree+0x3a>
 8006e12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e14:	6862      	ldr	r2, [r4, #4]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e1c:	6021      	str	r1, [r4, #0]
 8006e1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e22:	bd70      	pop	{r4, r5, r6, pc}
 8006e24:	08008581 	.word	0x08008581
 8006e28:	08008608 	.word	0x08008608

08006e2c <__multadd>:
 8006e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e30:	4698      	mov	r8, r3
 8006e32:	460c      	mov	r4, r1
 8006e34:	2300      	movs	r3, #0
 8006e36:	690e      	ldr	r6, [r1, #16]
 8006e38:	4607      	mov	r7, r0
 8006e3a:	f101 0014 	add.w	r0, r1, #20
 8006e3e:	6805      	ldr	r5, [r0, #0]
 8006e40:	3301      	adds	r3, #1
 8006e42:	b2a9      	uxth	r1, r5
 8006e44:	fb02 8101 	mla	r1, r2, r1, r8
 8006e48:	0c2d      	lsrs	r5, r5, #16
 8006e4a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006e4e:	fb02 c505 	mla	r5, r2, r5, ip
 8006e52:	b289      	uxth	r1, r1
 8006e54:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006e58:	429e      	cmp	r6, r3
 8006e5a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006e5e:	f840 1b04 	str.w	r1, [r0], #4
 8006e62:	dcec      	bgt.n	8006e3e <__multadd+0x12>
 8006e64:	f1b8 0f00 	cmp.w	r8, #0
 8006e68:	d022      	beq.n	8006eb0 <__multadd+0x84>
 8006e6a:	68a3      	ldr	r3, [r4, #8]
 8006e6c:	42b3      	cmp	r3, r6
 8006e6e:	dc19      	bgt.n	8006ea4 <__multadd+0x78>
 8006e70:	6861      	ldr	r1, [r4, #4]
 8006e72:	4638      	mov	r0, r7
 8006e74:	3101      	adds	r1, #1
 8006e76:	f7ff ff77 	bl	8006d68 <_Balloc>
 8006e7a:	4605      	mov	r5, r0
 8006e7c:	b928      	cbnz	r0, 8006e8a <__multadd+0x5e>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	21b5      	movs	r1, #181	; 0xb5
 8006e82:	4b0d      	ldr	r3, [pc, #52]	; (8006eb8 <__multadd+0x8c>)
 8006e84:	480d      	ldr	r0, [pc, #52]	; (8006ebc <__multadd+0x90>)
 8006e86:	f000 fd11 	bl	80078ac <__assert_func>
 8006e8a:	6922      	ldr	r2, [r4, #16]
 8006e8c:	f104 010c 	add.w	r1, r4, #12
 8006e90:	3202      	adds	r2, #2
 8006e92:	0092      	lsls	r2, r2, #2
 8006e94:	300c      	adds	r0, #12
 8006e96:	f7fe fc1b 	bl	80056d0 <memcpy>
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	4638      	mov	r0, r7
 8006e9e:	f7ff ffa3 	bl	8006de8 <_Bfree>
 8006ea2:	462c      	mov	r4, r5
 8006ea4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006ea8:	3601      	adds	r6, #1
 8006eaa:	f8c3 8014 	str.w	r8, [r3, #20]
 8006eae:	6126      	str	r6, [r4, #16]
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eb6:	bf00      	nop
 8006eb8:	080085f7 	.word	0x080085f7
 8006ebc:	08008608 	.word	0x08008608

08006ec0 <__hi0bits>:
 8006ec0:	0c02      	lsrs	r2, r0, #16
 8006ec2:	0412      	lsls	r2, r2, #16
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	b9ca      	cbnz	r2, 8006efc <__hi0bits+0x3c>
 8006ec8:	0403      	lsls	r3, r0, #16
 8006eca:	2010      	movs	r0, #16
 8006ecc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006ed0:	bf04      	itt	eq
 8006ed2:	021b      	lsleq	r3, r3, #8
 8006ed4:	3008      	addeq	r0, #8
 8006ed6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006eda:	bf04      	itt	eq
 8006edc:	011b      	lsleq	r3, r3, #4
 8006ede:	3004      	addeq	r0, #4
 8006ee0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006ee4:	bf04      	itt	eq
 8006ee6:	009b      	lsleq	r3, r3, #2
 8006ee8:	3002      	addeq	r0, #2
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	db05      	blt.n	8006efa <__hi0bits+0x3a>
 8006eee:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006ef2:	f100 0001 	add.w	r0, r0, #1
 8006ef6:	bf08      	it	eq
 8006ef8:	2020      	moveq	r0, #32
 8006efa:	4770      	bx	lr
 8006efc:	2000      	movs	r0, #0
 8006efe:	e7e5      	b.n	8006ecc <__hi0bits+0xc>

08006f00 <__lo0bits>:
 8006f00:	6803      	ldr	r3, [r0, #0]
 8006f02:	4602      	mov	r2, r0
 8006f04:	f013 0007 	ands.w	r0, r3, #7
 8006f08:	d00b      	beq.n	8006f22 <__lo0bits+0x22>
 8006f0a:	07d9      	lsls	r1, r3, #31
 8006f0c:	d422      	bmi.n	8006f54 <__lo0bits+0x54>
 8006f0e:	0798      	lsls	r0, r3, #30
 8006f10:	bf49      	itett	mi
 8006f12:	085b      	lsrmi	r3, r3, #1
 8006f14:	089b      	lsrpl	r3, r3, #2
 8006f16:	2001      	movmi	r0, #1
 8006f18:	6013      	strmi	r3, [r2, #0]
 8006f1a:	bf5c      	itt	pl
 8006f1c:	2002      	movpl	r0, #2
 8006f1e:	6013      	strpl	r3, [r2, #0]
 8006f20:	4770      	bx	lr
 8006f22:	b299      	uxth	r1, r3
 8006f24:	b909      	cbnz	r1, 8006f2a <__lo0bits+0x2a>
 8006f26:	2010      	movs	r0, #16
 8006f28:	0c1b      	lsrs	r3, r3, #16
 8006f2a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f2e:	bf04      	itt	eq
 8006f30:	0a1b      	lsreq	r3, r3, #8
 8006f32:	3008      	addeq	r0, #8
 8006f34:	0719      	lsls	r1, r3, #28
 8006f36:	bf04      	itt	eq
 8006f38:	091b      	lsreq	r3, r3, #4
 8006f3a:	3004      	addeq	r0, #4
 8006f3c:	0799      	lsls	r1, r3, #30
 8006f3e:	bf04      	itt	eq
 8006f40:	089b      	lsreq	r3, r3, #2
 8006f42:	3002      	addeq	r0, #2
 8006f44:	07d9      	lsls	r1, r3, #31
 8006f46:	d403      	bmi.n	8006f50 <__lo0bits+0x50>
 8006f48:	085b      	lsrs	r3, r3, #1
 8006f4a:	f100 0001 	add.w	r0, r0, #1
 8006f4e:	d003      	beq.n	8006f58 <__lo0bits+0x58>
 8006f50:	6013      	str	r3, [r2, #0]
 8006f52:	4770      	bx	lr
 8006f54:	2000      	movs	r0, #0
 8006f56:	4770      	bx	lr
 8006f58:	2020      	movs	r0, #32
 8006f5a:	4770      	bx	lr

08006f5c <__i2b>:
 8006f5c:	b510      	push	{r4, lr}
 8006f5e:	460c      	mov	r4, r1
 8006f60:	2101      	movs	r1, #1
 8006f62:	f7ff ff01 	bl	8006d68 <_Balloc>
 8006f66:	4602      	mov	r2, r0
 8006f68:	b928      	cbnz	r0, 8006f76 <__i2b+0x1a>
 8006f6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006f6e:	4b04      	ldr	r3, [pc, #16]	; (8006f80 <__i2b+0x24>)
 8006f70:	4804      	ldr	r0, [pc, #16]	; (8006f84 <__i2b+0x28>)
 8006f72:	f000 fc9b 	bl	80078ac <__assert_func>
 8006f76:	2301      	movs	r3, #1
 8006f78:	6144      	str	r4, [r0, #20]
 8006f7a:	6103      	str	r3, [r0, #16]
 8006f7c:	bd10      	pop	{r4, pc}
 8006f7e:	bf00      	nop
 8006f80:	080085f7 	.word	0x080085f7
 8006f84:	08008608 	.word	0x08008608

08006f88 <__multiply>:
 8006f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f8c:	4614      	mov	r4, r2
 8006f8e:	690a      	ldr	r2, [r1, #16]
 8006f90:	6923      	ldr	r3, [r4, #16]
 8006f92:	460d      	mov	r5, r1
 8006f94:	429a      	cmp	r2, r3
 8006f96:	bfbe      	ittt	lt
 8006f98:	460b      	movlt	r3, r1
 8006f9a:	4625      	movlt	r5, r4
 8006f9c:	461c      	movlt	r4, r3
 8006f9e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006fa2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006fa6:	68ab      	ldr	r3, [r5, #8]
 8006fa8:	6869      	ldr	r1, [r5, #4]
 8006faa:	eb0a 0709 	add.w	r7, sl, r9
 8006fae:	42bb      	cmp	r3, r7
 8006fb0:	b085      	sub	sp, #20
 8006fb2:	bfb8      	it	lt
 8006fb4:	3101      	addlt	r1, #1
 8006fb6:	f7ff fed7 	bl	8006d68 <_Balloc>
 8006fba:	b930      	cbnz	r0, 8006fca <__multiply+0x42>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	f240 115d 	movw	r1, #349	; 0x15d
 8006fc2:	4b41      	ldr	r3, [pc, #260]	; (80070c8 <__multiply+0x140>)
 8006fc4:	4841      	ldr	r0, [pc, #260]	; (80070cc <__multiply+0x144>)
 8006fc6:	f000 fc71 	bl	80078ac <__assert_func>
 8006fca:	f100 0614 	add.w	r6, r0, #20
 8006fce:	4633      	mov	r3, r6
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006fd6:	4543      	cmp	r3, r8
 8006fd8:	d31e      	bcc.n	8007018 <__multiply+0x90>
 8006fda:	f105 0c14 	add.w	ip, r5, #20
 8006fde:	f104 0314 	add.w	r3, r4, #20
 8006fe2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006fe6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006fea:	9202      	str	r2, [sp, #8]
 8006fec:	ebac 0205 	sub.w	r2, ip, r5
 8006ff0:	3a15      	subs	r2, #21
 8006ff2:	f022 0203 	bic.w	r2, r2, #3
 8006ff6:	3204      	adds	r2, #4
 8006ff8:	f105 0115 	add.w	r1, r5, #21
 8006ffc:	458c      	cmp	ip, r1
 8006ffe:	bf38      	it	cc
 8007000:	2204      	movcc	r2, #4
 8007002:	9201      	str	r2, [sp, #4]
 8007004:	9a02      	ldr	r2, [sp, #8]
 8007006:	9303      	str	r3, [sp, #12]
 8007008:	429a      	cmp	r2, r3
 800700a:	d808      	bhi.n	800701e <__multiply+0x96>
 800700c:	2f00      	cmp	r7, #0
 800700e:	dc55      	bgt.n	80070bc <__multiply+0x134>
 8007010:	6107      	str	r7, [r0, #16]
 8007012:	b005      	add	sp, #20
 8007014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007018:	f843 2b04 	str.w	r2, [r3], #4
 800701c:	e7db      	b.n	8006fd6 <__multiply+0x4e>
 800701e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007022:	f1ba 0f00 	cmp.w	sl, #0
 8007026:	d020      	beq.n	800706a <__multiply+0xe2>
 8007028:	46b1      	mov	r9, r6
 800702a:	2200      	movs	r2, #0
 800702c:	f105 0e14 	add.w	lr, r5, #20
 8007030:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007034:	f8d9 b000 	ldr.w	fp, [r9]
 8007038:	b2a1      	uxth	r1, r4
 800703a:	fa1f fb8b 	uxth.w	fp, fp
 800703e:	fb0a b101 	mla	r1, sl, r1, fp
 8007042:	4411      	add	r1, r2
 8007044:	f8d9 2000 	ldr.w	r2, [r9]
 8007048:	0c24      	lsrs	r4, r4, #16
 800704a:	0c12      	lsrs	r2, r2, #16
 800704c:	fb0a 2404 	mla	r4, sl, r4, r2
 8007050:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007054:	b289      	uxth	r1, r1
 8007056:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800705a:	45f4      	cmp	ip, lr
 800705c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007060:	f849 1b04 	str.w	r1, [r9], #4
 8007064:	d8e4      	bhi.n	8007030 <__multiply+0xa8>
 8007066:	9901      	ldr	r1, [sp, #4]
 8007068:	5072      	str	r2, [r6, r1]
 800706a:	9a03      	ldr	r2, [sp, #12]
 800706c:	3304      	adds	r3, #4
 800706e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007072:	f1b9 0f00 	cmp.w	r9, #0
 8007076:	d01f      	beq.n	80070b8 <__multiply+0x130>
 8007078:	46b6      	mov	lr, r6
 800707a:	f04f 0a00 	mov.w	sl, #0
 800707e:	6834      	ldr	r4, [r6, #0]
 8007080:	f105 0114 	add.w	r1, r5, #20
 8007084:	880a      	ldrh	r2, [r1, #0]
 8007086:	f8be b002 	ldrh.w	fp, [lr, #2]
 800708a:	b2a4      	uxth	r4, r4
 800708c:	fb09 b202 	mla	r2, r9, r2, fp
 8007090:	4492      	add	sl, r2
 8007092:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007096:	f84e 4b04 	str.w	r4, [lr], #4
 800709a:	f851 4b04 	ldr.w	r4, [r1], #4
 800709e:	f8be 2000 	ldrh.w	r2, [lr]
 80070a2:	0c24      	lsrs	r4, r4, #16
 80070a4:	fb09 2404 	mla	r4, r9, r4, r2
 80070a8:	458c      	cmp	ip, r1
 80070aa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80070ae:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80070b2:	d8e7      	bhi.n	8007084 <__multiply+0xfc>
 80070b4:	9a01      	ldr	r2, [sp, #4]
 80070b6:	50b4      	str	r4, [r6, r2]
 80070b8:	3604      	adds	r6, #4
 80070ba:	e7a3      	b.n	8007004 <__multiply+0x7c>
 80070bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1a5      	bne.n	8007010 <__multiply+0x88>
 80070c4:	3f01      	subs	r7, #1
 80070c6:	e7a1      	b.n	800700c <__multiply+0x84>
 80070c8:	080085f7 	.word	0x080085f7
 80070cc:	08008608 	.word	0x08008608

080070d0 <__pow5mult>:
 80070d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070d4:	4615      	mov	r5, r2
 80070d6:	f012 0203 	ands.w	r2, r2, #3
 80070da:	4606      	mov	r6, r0
 80070dc:	460f      	mov	r7, r1
 80070de:	d007      	beq.n	80070f0 <__pow5mult+0x20>
 80070e0:	4c25      	ldr	r4, [pc, #148]	; (8007178 <__pow5mult+0xa8>)
 80070e2:	3a01      	subs	r2, #1
 80070e4:	2300      	movs	r3, #0
 80070e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80070ea:	f7ff fe9f 	bl	8006e2c <__multadd>
 80070ee:	4607      	mov	r7, r0
 80070f0:	10ad      	asrs	r5, r5, #2
 80070f2:	d03d      	beq.n	8007170 <__pow5mult+0xa0>
 80070f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80070f6:	b97c      	cbnz	r4, 8007118 <__pow5mult+0x48>
 80070f8:	2010      	movs	r0, #16
 80070fa:	f7ff fe1f 	bl	8006d3c <malloc>
 80070fe:	4602      	mov	r2, r0
 8007100:	6270      	str	r0, [r6, #36]	; 0x24
 8007102:	b928      	cbnz	r0, 8007110 <__pow5mult+0x40>
 8007104:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007108:	4b1c      	ldr	r3, [pc, #112]	; (800717c <__pow5mult+0xac>)
 800710a:	481d      	ldr	r0, [pc, #116]	; (8007180 <__pow5mult+0xb0>)
 800710c:	f000 fbce 	bl	80078ac <__assert_func>
 8007110:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007114:	6004      	str	r4, [r0, #0]
 8007116:	60c4      	str	r4, [r0, #12]
 8007118:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800711c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007120:	b94c      	cbnz	r4, 8007136 <__pow5mult+0x66>
 8007122:	f240 2171 	movw	r1, #625	; 0x271
 8007126:	4630      	mov	r0, r6
 8007128:	f7ff ff18 	bl	8006f5c <__i2b>
 800712c:	2300      	movs	r3, #0
 800712e:	4604      	mov	r4, r0
 8007130:	f8c8 0008 	str.w	r0, [r8, #8]
 8007134:	6003      	str	r3, [r0, #0]
 8007136:	f04f 0900 	mov.w	r9, #0
 800713a:	07eb      	lsls	r3, r5, #31
 800713c:	d50a      	bpl.n	8007154 <__pow5mult+0x84>
 800713e:	4639      	mov	r1, r7
 8007140:	4622      	mov	r2, r4
 8007142:	4630      	mov	r0, r6
 8007144:	f7ff ff20 	bl	8006f88 <__multiply>
 8007148:	4680      	mov	r8, r0
 800714a:	4639      	mov	r1, r7
 800714c:	4630      	mov	r0, r6
 800714e:	f7ff fe4b 	bl	8006de8 <_Bfree>
 8007152:	4647      	mov	r7, r8
 8007154:	106d      	asrs	r5, r5, #1
 8007156:	d00b      	beq.n	8007170 <__pow5mult+0xa0>
 8007158:	6820      	ldr	r0, [r4, #0]
 800715a:	b938      	cbnz	r0, 800716c <__pow5mult+0x9c>
 800715c:	4622      	mov	r2, r4
 800715e:	4621      	mov	r1, r4
 8007160:	4630      	mov	r0, r6
 8007162:	f7ff ff11 	bl	8006f88 <__multiply>
 8007166:	6020      	str	r0, [r4, #0]
 8007168:	f8c0 9000 	str.w	r9, [r0]
 800716c:	4604      	mov	r4, r0
 800716e:	e7e4      	b.n	800713a <__pow5mult+0x6a>
 8007170:	4638      	mov	r0, r7
 8007172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007176:	bf00      	nop
 8007178:	08008758 	.word	0x08008758
 800717c:	08008581 	.word	0x08008581
 8007180:	08008608 	.word	0x08008608

08007184 <__lshift>:
 8007184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007188:	460c      	mov	r4, r1
 800718a:	4607      	mov	r7, r0
 800718c:	4691      	mov	r9, r2
 800718e:	6923      	ldr	r3, [r4, #16]
 8007190:	6849      	ldr	r1, [r1, #4]
 8007192:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007196:	68a3      	ldr	r3, [r4, #8]
 8007198:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800719c:	f108 0601 	add.w	r6, r8, #1
 80071a0:	42b3      	cmp	r3, r6
 80071a2:	db0b      	blt.n	80071bc <__lshift+0x38>
 80071a4:	4638      	mov	r0, r7
 80071a6:	f7ff fddf 	bl	8006d68 <_Balloc>
 80071aa:	4605      	mov	r5, r0
 80071ac:	b948      	cbnz	r0, 80071c2 <__lshift+0x3e>
 80071ae:	4602      	mov	r2, r0
 80071b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80071b4:	4b27      	ldr	r3, [pc, #156]	; (8007254 <__lshift+0xd0>)
 80071b6:	4828      	ldr	r0, [pc, #160]	; (8007258 <__lshift+0xd4>)
 80071b8:	f000 fb78 	bl	80078ac <__assert_func>
 80071bc:	3101      	adds	r1, #1
 80071be:	005b      	lsls	r3, r3, #1
 80071c0:	e7ee      	b.n	80071a0 <__lshift+0x1c>
 80071c2:	2300      	movs	r3, #0
 80071c4:	f100 0114 	add.w	r1, r0, #20
 80071c8:	f100 0210 	add.w	r2, r0, #16
 80071cc:	4618      	mov	r0, r3
 80071ce:	4553      	cmp	r3, sl
 80071d0:	db33      	blt.n	800723a <__lshift+0xb6>
 80071d2:	6920      	ldr	r0, [r4, #16]
 80071d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80071d8:	f104 0314 	add.w	r3, r4, #20
 80071dc:	f019 091f 	ands.w	r9, r9, #31
 80071e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80071e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80071e8:	d02b      	beq.n	8007242 <__lshift+0xbe>
 80071ea:	468a      	mov	sl, r1
 80071ec:	2200      	movs	r2, #0
 80071ee:	f1c9 0e20 	rsb	lr, r9, #32
 80071f2:	6818      	ldr	r0, [r3, #0]
 80071f4:	fa00 f009 	lsl.w	r0, r0, r9
 80071f8:	4302      	orrs	r2, r0
 80071fa:	f84a 2b04 	str.w	r2, [sl], #4
 80071fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007202:	459c      	cmp	ip, r3
 8007204:	fa22 f20e 	lsr.w	r2, r2, lr
 8007208:	d8f3      	bhi.n	80071f2 <__lshift+0x6e>
 800720a:	ebac 0304 	sub.w	r3, ip, r4
 800720e:	3b15      	subs	r3, #21
 8007210:	f023 0303 	bic.w	r3, r3, #3
 8007214:	3304      	adds	r3, #4
 8007216:	f104 0015 	add.w	r0, r4, #21
 800721a:	4584      	cmp	ip, r0
 800721c:	bf38      	it	cc
 800721e:	2304      	movcc	r3, #4
 8007220:	50ca      	str	r2, [r1, r3]
 8007222:	b10a      	cbz	r2, 8007228 <__lshift+0xa4>
 8007224:	f108 0602 	add.w	r6, r8, #2
 8007228:	3e01      	subs	r6, #1
 800722a:	4638      	mov	r0, r7
 800722c:	4621      	mov	r1, r4
 800722e:	612e      	str	r6, [r5, #16]
 8007230:	f7ff fdda 	bl	8006de8 <_Bfree>
 8007234:	4628      	mov	r0, r5
 8007236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800723a:	f842 0f04 	str.w	r0, [r2, #4]!
 800723e:	3301      	adds	r3, #1
 8007240:	e7c5      	b.n	80071ce <__lshift+0x4a>
 8007242:	3904      	subs	r1, #4
 8007244:	f853 2b04 	ldr.w	r2, [r3], #4
 8007248:	459c      	cmp	ip, r3
 800724a:	f841 2f04 	str.w	r2, [r1, #4]!
 800724e:	d8f9      	bhi.n	8007244 <__lshift+0xc0>
 8007250:	e7ea      	b.n	8007228 <__lshift+0xa4>
 8007252:	bf00      	nop
 8007254:	080085f7 	.word	0x080085f7
 8007258:	08008608 	.word	0x08008608

0800725c <__mcmp>:
 800725c:	4603      	mov	r3, r0
 800725e:	690a      	ldr	r2, [r1, #16]
 8007260:	6900      	ldr	r0, [r0, #16]
 8007262:	b530      	push	{r4, r5, lr}
 8007264:	1a80      	subs	r0, r0, r2
 8007266:	d10d      	bne.n	8007284 <__mcmp+0x28>
 8007268:	3314      	adds	r3, #20
 800726a:	3114      	adds	r1, #20
 800726c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007270:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007274:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007278:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800727c:	4295      	cmp	r5, r2
 800727e:	d002      	beq.n	8007286 <__mcmp+0x2a>
 8007280:	d304      	bcc.n	800728c <__mcmp+0x30>
 8007282:	2001      	movs	r0, #1
 8007284:	bd30      	pop	{r4, r5, pc}
 8007286:	42a3      	cmp	r3, r4
 8007288:	d3f4      	bcc.n	8007274 <__mcmp+0x18>
 800728a:	e7fb      	b.n	8007284 <__mcmp+0x28>
 800728c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007290:	e7f8      	b.n	8007284 <__mcmp+0x28>
	...

08007294 <__mdiff>:
 8007294:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007298:	460c      	mov	r4, r1
 800729a:	4606      	mov	r6, r0
 800729c:	4611      	mov	r1, r2
 800729e:	4620      	mov	r0, r4
 80072a0:	4692      	mov	sl, r2
 80072a2:	f7ff ffdb 	bl	800725c <__mcmp>
 80072a6:	1e05      	subs	r5, r0, #0
 80072a8:	d111      	bne.n	80072ce <__mdiff+0x3a>
 80072aa:	4629      	mov	r1, r5
 80072ac:	4630      	mov	r0, r6
 80072ae:	f7ff fd5b 	bl	8006d68 <_Balloc>
 80072b2:	4602      	mov	r2, r0
 80072b4:	b928      	cbnz	r0, 80072c2 <__mdiff+0x2e>
 80072b6:	f240 2132 	movw	r1, #562	; 0x232
 80072ba:	4b3c      	ldr	r3, [pc, #240]	; (80073ac <__mdiff+0x118>)
 80072bc:	483c      	ldr	r0, [pc, #240]	; (80073b0 <__mdiff+0x11c>)
 80072be:	f000 faf5 	bl	80078ac <__assert_func>
 80072c2:	2301      	movs	r3, #1
 80072c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80072c8:	4610      	mov	r0, r2
 80072ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ce:	bfa4      	itt	ge
 80072d0:	4653      	movge	r3, sl
 80072d2:	46a2      	movge	sl, r4
 80072d4:	4630      	mov	r0, r6
 80072d6:	f8da 1004 	ldr.w	r1, [sl, #4]
 80072da:	bfa6      	itte	ge
 80072dc:	461c      	movge	r4, r3
 80072de:	2500      	movge	r5, #0
 80072e0:	2501      	movlt	r5, #1
 80072e2:	f7ff fd41 	bl	8006d68 <_Balloc>
 80072e6:	4602      	mov	r2, r0
 80072e8:	b918      	cbnz	r0, 80072f2 <__mdiff+0x5e>
 80072ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80072ee:	4b2f      	ldr	r3, [pc, #188]	; (80073ac <__mdiff+0x118>)
 80072f0:	e7e4      	b.n	80072bc <__mdiff+0x28>
 80072f2:	f100 0814 	add.w	r8, r0, #20
 80072f6:	f8da 7010 	ldr.w	r7, [sl, #16]
 80072fa:	60c5      	str	r5, [r0, #12]
 80072fc:	f04f 0c00 	mov.w	ip, #0
 8007300:	f10a 0514 	add.w	r5, sl, #20
 8007304:	f10a 0010 	add.w	r0, sl, #16
 8007308:	46c2      	mov	sl, r8
 800730a:	6926      	ldr	r6, [r4, #16]
 800730c:	f104 0914 	add.w	r9, r4, #20
 8007310:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007314:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007318:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800731c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007320:	fa1f f18b 	uxth.w	r1, fp
 8007324:	4461      	add	r1, ip
 8007326:	fa1f fc83 	uxth.w	ip, r3
 800732a:	0c1b      	lsrs	r3, r3, #16
 800732c:	eba1 010c 	sub.w	r1, r1, ip
 8007330:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007334:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007338:	b289      	uxth	r1, r1
 800733a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800733e:	454e      	cmp	r6, r9
 8007340:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007344:	f84a 3b04 	str.w	r3, [sl], #4
 8007348:	d8e6      	bhi.n	8007318 <__mdiff+0x84>
 800734a:	1b33      	subs	r3, r6, r4
 800734c:	3b15      	subs	r3, #21
 800734e:	f023 0303 	bic.w	r3, r3, #3
 8007352:	3415      	adds	r4, #21
 8007354:	3304      	adds	r3, #4
 8007356:	42a6      	cmp	r6, r4
 8007358:	bf38      	it	cc
 800735a:	2304      	movcc	r3, #4
 800735c:	441d      	add	r5, r3
 800735e:	4443      	add	r3, r8
 8007360:	461e      	mov	r6, r3
 8007362:	462c      	mov	r4, r5
 8007364:	4574      	cmp	r4, lr
 8007366:	d30e      	bcc.n	8007386 <__mdiff+0xf2>
 8007368:	f10e 0103 	add.w	r1, lr, #3
 800736c:	1b49      	subs	r1, r1, r5
 800736e:	f021 0103 	bic.w	r1, r1, #3
 8007372:	3d03      	subs	r5, #3
 8007374:	45ae      	cmp	lr, r5
 8007376:	bf38      	it	cc
 8007378:	2100      	movcc	r1, #0
 800737a:	4419      	add	r1, r3
 800737c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007380:	b18b      	cbz	r3, 80073a6 <__mdiff+0x112>
 8007382:	6117      	str	r7, [r2, #16]
 8007384:	e7a0      	b.n	80072c8 <__mdiff+0x34>
 8007386:	f854 8b04 	ldr.w	r8, [r4], #4
 800738a:	fa1f f188 	uxth.w	r1, r8
 800738e:	4461      	add	r1, ip
 8007390:	1408      	asrs	r0, r1, #16
 8007392:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8007396:	b289      	uxth	r1, r1
 8007398:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800739c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073a0:	f846 1b04 	str.w	r1, [r6], #4
 80073a4:	e7de      	b.n	8007364 <__mdiff+0xd0>
 80073a6:	3f01      	subs	r7, #1
 80073a8:	e7e8      	b.n	800737c <__mdiff+0xe8>
 80073aa:	bf00      	nop
 80073ac:	080085f7 	.word	0x080085f7
 80073b0:	08008608 	.word	0x08008608

080073b4 <__d2b>:
 80073b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80073b8:	2101      	movs	r1, #1
 80073ba:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80073be:	4690      	mov	r8, r2
 80073c0:	461d      	mov	r5, r3
 80073c2:	f7ff fcd1 	bl	8006d68 <_Balloc>
 80073c6:	4604      	mov	r4, r0
 80073c8:	b930      	cbnz	r0, 80073d8 <__d2b+0x24>
 80073ca:	4602      	mov	r2, r0
 80073cc:	f240 310a 	movw	r1, #778	; 0x30a
 80073d0:	4b24      	ldr	r3, [pc, #144]	; (8007464 <__d2b+0xb0>)
 80073d2:	4825      	ldr	r0, [pc, #148]	; (8007468 <__d2b+0xb4>)
 80073d4:	f000 fa6a 	bl	80078ac <__assert_func>
 80073d8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80073dc:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80073e0:	bb2d      	cbnz	r5, 800742e <__d2b+0x7a>
 80073e2:	9301      	str	r3, [sp, #4]
 80073e4:	f1b8 0300 	subs.w	r3, r8, #0
 80073e8:	d026      	beq.n	8007438 <__d2b+0x84>
 80073ea:	4668      	mov	r0, sp
 80073ec:	9300      	str	r3, [sp, #0]
 80073ee:	f7ff fd87 	bl	8006f00 <__lo0bits>
 80073f2:	9900      	ldr	r1, [sp, #0]
 80073f4:	b1f0      	cbz	r0, 8007434 <__d2b+0x80>
 80073f6:	9a01      	ldr	r2, [sp, #4]
 80073f8:	f1c0 0320 	rsb	r3, r0, #32
 80073fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007400:	430b      	orrs	r3, r1
 8007402:	40c2      	lsrs	r2, r0
 8007404:	6163      	str	r3, [r4, #20]
 8007406:	9201      	str	r2, [sp, #4]
 8007408:	9b01      	ldr	r3, [sp, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	bf14      	ite	ne
 800740e:	2102      	movne	r1, #2
 8007410:	2101      	moveq	r1, #1
 8007412:	61a3      	str	r3, [r4, #24]
 8007414:	6121      	str	r1, [r4, #16]
 8007416:	b1c5      	cbz	r5, 800744a <__d2b+0x96>
 8007418:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800741c:	4405      	add	r5, r0
 800741e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007422:	603d      	str	r5, [r7, #0]
 8007424:	6030      	str	r0, [r6, #0]
 8007426:	4620      	mov	r0, r4
 8007428:	b002      	add	sp, #8
 800742a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800742e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007432:	e7d6      	b.n	80073e2 <__d2b+0x2e>
 8007434:	6161      	str	r1, [r4, #20]
 8007436:	e7e7      	b.n	8007408 <__d2b+0x54>
 8007438:	a801      	add	r0, sp, #4
 800743a:	f7ff fd61 	bl	8006f00 <__lo0bits>
 800743e:	2101      	movs	r1, #1
 8007440:	9b01      	ldr	r3, [sp, #4]
 8007442:	6121      	str	r1, [r4, #16]
 8007444:	6163      	str	r3, [r4, #20]
 8007446:	3020      	adds	r0, #32
 8007448:	e7e5      	b.n	8007416 <__d2b+0x62>
 800744a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800744e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007452:	6038      	str	r0, [r7, #0]
 8007454:	6918      	ldr	r0, [r3, #16]
 8007456:	f7ff fd33 	bl	8006ec0 <__hi0bits>
 800745a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800745e:	6031      	str	r1, [r6, #0]
 8007460:	e7e1      	b.n	8007426 <__d2b+0x72>
 8007462:	bf00      	nop
 8007464:	080085f7 	.word	0x080085f7
 8007468:	08008608 	.word	0x08008608

0800746c <_calloc_r>:
 800746c:	b538      	push	{r3, r4, r5, lr}
 800746e:	fb02 f501 	mul.w	r5, r2, r1
 8007472:	4629      	mov	r1, r5
 8007474:	f000 f854 	bl	8007520 <_malloc_r>
 8007478:	4604      	mov	r4, r0
 800747a:	b118      	cbz	r0, 8007484 <_calloc_r+0x18>
 800747c:	462a      	mov	r2, r5
 800747e:	2100      	movs	r1, #0
 8007480:	f7fe f934 	bl	80056ec <memset>
 8007484:	4620      	mov	r0, r4
 8007486:	bd38      	pop	{r3, r4, r5, pc}

08007488 <_free_r>:
 8007488:	b538      	push	{r3, r4, r5, lr}
 800748a:	4605      	mov	r5, r0
 800748c:	2900      	cmp	r1, #0
 800748e:	d043      	beq.n	8007518 <_free_r+0x90>
 8007490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007494:	1f0c      	subs	r4, r1, #4
 8007496:	2b00      	cmp	r3, #0
 8007498:	bfb8      	it	lt
 800749a:	18e4      	addlt	r4, r4, r3
 800749c:	f000 fa62 	bl	8007964 <__malloc_lock>
 80074a0:	4a1e      	ldr	r2, [pc, #120]	; (800751c <_free_r+0x94>)
 80074a2:	6813      	ldr	r3, [r2, #0]
 80074a4:	4610      	mov	r0, r2
 80074a6:	b933      	cbnz	r3, 80074b6 <_free_r+0x2e>
 80074a8:	6063      	str	r3, [r4, #4]
 80074aa:	6014      	str	r4, [r2, #0]
 80074ac:	4628      	mov	r0, r5
 80074ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074b2:	f000 ba5d 	b.w	8007970 <__malloc_unlock>
 80074b6:	42a3      	cmp	r3, r4
 80074b8:	d90a      	bls.n	80074d0 <_free_r+0x48>
 80074ba:	6821      	ldr	r1, [r4, #0]
 80074bc:	1862      	adds	r2, r4, r1
 80074be:	4293      	cmp	r3, r2
 80074c0:	bf01      	itttt	eq
 80074c2:	681a      	ldreq	r2, [r3, #0]
 80074c4:	685b      	ldreq	r3, [r3, #4]
 80074c6:	1852      	addeq	r2, r2, r1
 80074c8:	6022      	streq	r2, [r4, #0]
 80074ca:	6063      	str	r3, [r4, #4]
 80074cc:	6004      	str	r4, [r0, #0]
 80074ce:	e7ed      	b.n	80074ac <_free_r+0x24>
 80074d0:	461a      	mov	r2, r3
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	b10b      	cbz	r3, 80074da <_free_r+0x52>
 80074d6:	42a3      	cmp	r3, r4
 80074d8:	d9fa      	bls.n	80074d0 <_free_r+0x48>
 80074da:	6811      	ldr	r1, [r2, #0]
 80074dc:	1850      	adds	r0, r2, r1
 80074de:	42a0      	cmp	r0, r4
 80074e0:	d10b      	bne.n	80074fa <_free_r+0x72>
 80074e2:	6820      	ldr	r0, [r4, #0]
 80074e4:	4401      	add	r1, r0
 80074e6:	1850      	adds	r0, r2, r1
 80074e8:	4283      	cmp	r3, r0
 80074ea:	6011      	str	r1, [r2, #0]
 80074ec:	d1de      	bne.n	80074ac <_free_r+0x24>
 80074ee:	6818      	ldr	r0, [r3, #0]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	4401      	add	r1, r0
 80074f4:	6011      	str	r1, [r2, #0]
 80074f6:	6053      	str	r3, [r2, #4]
 80074f8:	e7d8      	b.n	80074ac <_free_r+0x24>
 80074fa:	d902      	bls.n	8007502 <_free_r+0x7a>
 80074fc:	230c      	movs	r3, #12
 80074fe:	602b      	str	r3, [r5, #0]
 8007500:	e7d4      	b.n	80074ac <_free_r+0x24>
 8007502:	6820      	ldr	r0, [r4, #0]
 8007504:	1821      	adds	r1, r4, r0
 8007506:	428b      	cmp	r3, r1
 8007508:	bf01      	itttt	eq
 800750a:	6819      	ldreq	r1, [r3, #0]
 800750c:	685b      	ldreq	r3, [r3, #4]
 800750e:	1809      	addeq	r1, r1, r0
 8007510:	6021      	streq	r1, [r4, #0]
 8007512:	6063      	str	r3, [r4, #4]
 8007514:	6054      	str	r4, [r2, #4]
 8007516:	e7c9      	b.n	80074ac <_free_r+0x24>
 8007518:	bd38      	pop	{r3, r4, r5, pc}
 800751a:	bf00      	nop
 800751c:	200004e4 	.word	0x200004e4

08007520 <_malloc_r>:
 8007520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007522:	1ccd      	adds	r5, r1, #3
 8007524:	f025 0503 	bic.w	r5, r5, #3
 8007528:	3508      	adds	r5, #8
 800752a:	2d0c      	cmp	r5, #12
 800752c:	bf38      	it	cc
 800752e:	250c      	movcc	r5, #12
 8007530:	2d00      	cmp	r5, #0
 8007532:	4606      	mov	r6, r0
 8007534:	db01      	blt.n	800753a <_malloc_r+0x1a>
 8007536:	42a9      	cmp	r1, r5
 8007538:	d903      	bls.n	8007542 <_malloc_r+0x22>
 800753a:	230c      	movs	r3, #12
 800753c:	6033      	str	r3, [r6, #0]
 800753e:	2000      	movs	r0, #0
 8007540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007542:	f000 fa0f 	bl	8007964 <__malloc_lock>
 8007546:	4921      	ldr	r1, [pc, #132]	; (80075cc <_malloc_r+0xac>)
 8007548:	680a      	ldr	r2, [r1, #0]
 800754a:	4614      	mov	r4, r2
 800754c:	b99c      	cbnz	r4, 8007576 <_malloc_r+0x56>
 800754e:	4f20      	ldr	r7, [pc, #128]	; (80075d0 <_malloc_r+0xb0>)
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	b923      	cbnz	r3, 800755e <_malloc_r+0x3e>
 8007554:	4621      	mov	r1, r4
 8007556:	4630      	mov	r0, r6
 8007558:	f000 f998 	bl	800788c <_sbrk_r>
 800755c:	6038      	str	r0, [r7, #0]
 800755e:	4629      	mov	r1, r5
 8007560:	4630      	mov	r0, r6
 8007562:	f000 f993 	bl	800788c <_sbrk_r>
 8007566:	1c43      	adds	r3, r0, #1
 8007568:	d123      	bne.n	80075b2 <_malloc_r+0x92>
 800756a:	230c      	movs	r3, #12
 800756c:	4630      	mov	r0, r6
 800756e:	6033      	str	r3, [r6, #0]
 8007570:	f000 f9fe 	bl	8007970 <__malloc_unlock>
 8007574:	e7e3      	b.n	800753e <_malloc_r+0x1e>
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	1b5b      	subs	r3, r3, r5
 800757a:	d417      	bmi.n	80075ac <_malloc_r+0x8c>
 800757c:	2b0b      	cmp	r3, #11
 800757e:	d903      	bls.n	8007588 <_malloc_r+0x68>
 8007580:	6023      	str	r3, [r4, #0]
 8007582:	441c      	add	r4, r3
 8007584:	6025      	str	r5, [r4, #0]
 8007586:	e004      	b.n	8007592 <_malloc_r+0x72>
 8007588:	6863      	ldr	r3, [r4, #4]
 800758a:	42a2      	cmp	r2, r4
 800758c:	bf0c      	ite	eq
 800758e:	600b      	streq	r3, [r1, #0]
 8007590:	6053      	strne	r3, [r2, #4]
 8007592:	4630      	mov	r0, r6
 8007594:	f000 f9ec 	bl	8007970 <__malloc_unlock>
 8007598:	f104 000b 	add.w	r0, r4, #11
 800759c:	1d23      	adds	r3, r4, #4
 800759e:	f020 0007 	bic.w	r0, r0, #7
 80075a2:	1ac2      	subs	r2, r0, r3
 80075a4:	d0cc      	beq.n	8007540 <_malloc_r+0x20>
 80075a6:	1a1b      	subs	r3, r3, r0
 80075a8:	50a3      	str	r3, [r4, r2]
 80075aa:	e7c9      	b.n	8007540 <_malloc_r+0x20>
 80075ac:	4622      	mov	r2, r4
 80075ae:	6864      	ldr	r4, [r4, #4]
 80075b0:	e7cc      	b.n	800754c <_malloc_r+0x2c>
 80075b2:	1cc4      	adds	r4, r0, #3
 80075b4:	f024 0403 	bic.w	r4, r4, #3
 80075b8:	42a0      	cmp	r0, r4
 80075ba:	d0e3      	beq.n	8007584 <_malloc_r+0x64>
 80075bc:	1a21      	subs	r1, r4, r0
 80075be:	4630      	mov	r0, r6
 80075c0:	f000 f964 	bl	800788c <_sbrk_r>
 80075c4:	3001      	adds	r0, #1
 80075c6:	d1dd      	bne.n	8007584 <_malloc_r+0x64>
 80075c8:	e7cf      	b.n	800756a <_malloc_r+0x4a>
 80075ca:	bf00      	nop
 80075cc:	200004e4 	.word	0x200004e4
 80075d0:	200004e8 	.word	0x200004e8

080075d4 <__ssputs_r>:
 80075d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075d8:	688e      	ldr	r6, [r1, #8]
 80075da:	4682      	mov	sl, r0
 80075dc:	429e      	cmp	r6, r3
 80075de:	460c      	mov	r4, r1
 80075e0:	4690      	mov	r8, r2
 80075e2:	461f      	mov	r7, r3
 80075e4:	d838      	bhi.n	8007658 <__ssputs_r+0x84>
 80075e6:	898a      	ldrh	r2, [r1, #12]
 80075e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075ec:	d032      	beq.n	8007654 <__ssputs_r+0x80>
 80075ee:	6825      	ldr	r5, [r4, #0]
 80075f0:	6909      	ldr	r1, [r1, #16]
 80075f2:	3301      	adds	r3, #1
 80075f4:	eba5 0901 	sub.w	r9, r5, r1
 80075f8:	6965      	ldr	r5, [r4, #20]
 80075fa:	444b      	add	r3, r9
 80075fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007600:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007604:	106d      	asrs	r5, r5, #1
 8007606:	429d      	cmp	r5, r3
 8007608:	bf38      	it	cc
 800760a:	461d      	movcc	r5, r3
 800760c:	0553      	lsls	r3, r2, #21
 800760e:	d531      	bpl.n	8007674 <__ssputs_r+0xa0>
 8007610:	4629      	mov	r1, r5
 8007612:	f7ff ff85 	bl	8007520 <_malloc_r>
 8007616:	4606      	mov	r6, r0
 8007618:	b950      	cbnz	r0, 8007630 <__ssputs_r+0x5c>
 800761a:	230c      	movs	r3, #12
 800761c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007620:	f8ca 3000 	str.w	r3, [sl]
 8007624:	89a3      	ldrh	r3, [r4, #12]
 8007626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800762a:	81a3      	strh	r3, [r4, #12]
 800762c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007630:	464a      	mov	r2, r9
 8007632:	6921      	ldr	r1, [r4, #16]
 8007634:	f7fe f84c 	bl	80056d0 <memcpy>
 8007638:	89a3      	ldrh	r3, [r4, #12]
 800763a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800763e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007642:	81a3      	strh	r3, [r4, #12]
 8007644:	6126      	str	r6, [r4, #16]
 8007646:	444e      	add	r6, r9
 8007648:	6026      	str	r6, [r4, #0]
 800764a:	463e      	mov	r6, r7
 800764c:	6165      	str	r5, [r4, #20]
 800764e:	eba5 0509 	sub.w	r5, r5, r9
 8007652:	60a5      	str	r5, [r4, #8]
 8007654:	42be      	cmp	r6, r7
 8007656:	d900      	bls.n	800765a <__ssputs_r+0x86>
 8007658:	463e      	mov	r6, r7
 800765a:	4632      	mov	r2, r6
 800765c:	4641      	mov	r1, r8
 800765e:	6820      	ldr	r0, [r4, #0]
 8007660:	f000 f966 	bl	8007930 <memmove>
 8007664:	68a3      	ldr	r3, [r4, #8]
 8007666:	6822      	ldr	r2, [r4, #0]
 8007668:	1b9b      	subs	r3, r3, r6
 800766a:	4432      	add	r2, r6
 800766c:	2000      	movs	r0, #0
 800766e:	60a3      	str	r3, [r4, #8]
 8007670:	6022      	str	r2, [r4, #0]
 8007672:	e7db      	b.n	800762c <__ssputs_r+0x58>
 8007674:	462a      	mov	r2, r5
 8007676:	f000 f981 	bl	800797c <_realloc_r>
 800767a:	4606      	mov	r6, r0
 800767c:	2800      	cmp	r0, #0
 800767e:	d1e1      	bne.n	8007644 <__ssputs_r+0x70>
 8007680:	4650      	mov	r0, sl
 8007682:	6921      	ldr	r1, [r4, #16]
 8007684:	f7ff ff00 	bl	8007488 <_free_r>
 8007688:	e7c7      	b.n	800761a <__ssputs_r+0x46>
	...

0800768c <_svfiprintf_r>:
 800768c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007690:	4698      	mov	r8, r3
 8007692:	898b      	ldrh	r3, [r1, #12]
 8007694:	4607      	mov	r7, r0
 8007696:	061b      	lsls	r3, r3, #24
 8007698:	460d      	mov	r5, r1
 800769a:	4614      	mov	r4, r2
 800769c:	b09d      	sub	sp, #116	; 0x74
 800769e:	d50e      	bpl.n	80076be <_svfiprintf_r+0x32>
 80076a0:	690b      	ldr	r3, [r1, #16]
 80076a2:	b963      	cbnz	r3, 80076be <_svfiprintf_r+0x32>
 80076a4:	2140      	movs	r1, #64	; 0x40
 80076a6:	f7ff ff3b 	bl	8007520 <_malloc_r>
 80076aa:	6028      	str	r0, [r5, #0]
 80076ac:	6128      	str	r0, [r5, #16]
 80076ae:	b920      	cbnz	r0, 80076ba <_svfiprintf_r+0x2e>
 80076b0:	230c      	movs	r3, #12
 80076b2:	603b      	str	r3, [r7, #0]
 80076b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076b8:	e0d1      	b.n	800785e <_svfiprintf_r+0x1d2>
 80076ba:	2340      	movs	r3, #64	; 0x40
 80076bc:	616b      	str	r3, [r5, #20]
 80076be:	2300      	movs	r3, #0
 80076c0:	9309      	str	r3, [sp, #36]	; 0x24
 80076c2:	2320      	movs	r3, #32
 80076c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076c8:	2330      	movs	r3, #48	; 0x30
 80076ca:	f04f 0901 	mov.w	r9, #1
 80076ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80076d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007878 <_svfiprintf_r+0x1ec>
 80076d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076da:	4623      	mov	r3, r4
 80076dc:	469a      	mov	sl, r3
 80076de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076e2:	b10a      	cbz	r2, 80076e8 <_svfiprintf_r+0x5c>
 80076e4:	2a25      	cmp	r2, #37	; 0x25
 80076e6:	d1f9      	bne.n	80076dc <_svfiprintf_r+0x50>
 80076e8:	ebba 0b04 	subs.w	fp, sl, r4
 80076ec:	d00b      	beq.n	8007706 <_svfiprintf_r+0x7a>
 80076ee:	465b      	mov	r3, fp
 80076f0:	4622      	mov	r2, r4
 80076f2:	4629      	mov	r1, r5
 80076f4:	4638      	mov	r0, r7
 80076f6:	f7ff ff6d 	bl	80075d4 <__ssputs_r>
 80076fa:	3001      	adds	r0, #1
 80076fc:	f000 80aa 	beq.w	8007854 <_svfiprintf_r+0x1c8>
 8007700:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007702:	445a      	add	r2, fp
 8007704:	9209      	str	r2, [sp, #36]	; 0x24
 8007706:	f89a 3000 	ldrb.w	r3, [sl]
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 80a2 	beq.w	8007854 <_svfiprintf_r+0x1c8>
 8007710:	2300      	movs	r3, #0
 8007712:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007716:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800771a:	f10a 0a01 	add.w	sl, sl, #1
 800771e:	9304      	str	r3, [sp, #16]
 8007720:	9307      	str	r3, [sp, #28]
 8007722:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007726:	931a      	str	r3, [sp, #104]	; 0x68
 8007728:	4654      	mov	r4, sl
 800772a:	2205      	movs	r2, #5
 800772c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007730:	4851      	ldr	r0, [pc, #324]	; (8007878 <_svfiprintf_r+0x1ec>)
 8007732:	f7ff fb0b 	bl	8006d4c <memchr>
 8007736:	9a04      	ldr	r2, [sp, #16]
 8007738:	b9d8      	cbnz	r0, 8007772 <_svfiprintf_r+0xe6>
 800773a:	06d0      	lsls	r0, r2, #27
 800773c:	bf44      	itt	mi
 800773e:	2320      	movmi	r3, #32
 8007740:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007744:	0711      	lsls	r1, r2, #28
 8007746:	bf44      	itt	mi
 8007748:	232b      	movmi	r3, #43	; 0x2b
 800774a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800774e:	f89a 3000 	ldrb.w	r3, [sl]
 8007752:	2b2a      	cmp	r3, #42	; 0x2a
 8007754:	d015      	beq.n	8007782 <_svfiprintf_r+0xf6>
 8007756:	4654      	mov	r4, sl
 8007758:	2000      	movs	r0, #0
 800775a:	f04f 0c0a 	mov.w	ip, #10
 800775e:	9a07      	ldr	r2, [sp, #28]
 8007760:	4621      	mov	r1, r4
 8007762:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007766:	3b30      	subs	r3, #48	; 0x30
 8007768:	2b09      	cmp	r3, #9
 800776a:	d94e      	bls.n	800780a <_svfiprintf_r+0x17e>
 800776c:	b1b0      	cbz	r0, 800779c <_svfiprintf_r+0x110>
 800776e:	9207      	str	r2, [sp, #28]
 8007770:	e014      	b.n	800779c <_svfiprintf_r+0x110>
 8007772:	eba0 0308 	sub.w	r3, r0, r8
 8007776:	fa09 f303 	lsl.w	r3, r9, r3
 800777a:	4313      	orrs	r3, r2
 800777c:	46a2      	mov	sl, r4
 800777e:	9304      	str	r3, [sp, #16]
 8007780:	e7d2      	b.n	8007728 <_svfiprintf_r+0x9c>
 8007782:	9b03      	ldr	r3, [sp, #12]
 8007784:	1d19      	adds	r1, r3, #4
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	9103      	str	r1, [sp, #12]
 800778a:	2b00      	cmp	r3, #0
 800778c:	bfbb      	ittet	lt
 800778e:	425b      	neglt	r3, r3
 8007790:	f042 0202 	orrlt.w	r2, r2, #2
 8007794:	9307      	strge	r3, [sp, #28]
 8007796:	9307      	strlt	r3, [sp, #28]
 8007798:	bfb8      	it	lt
 800779a:	9204      	strlt	r2, [sp, #16]
 800779c:	7823      	ldrb	r3, [r4, #0]
 800779e:	2b2e      	cmp	r3, #46	; 0x2e
 80077a0:	d10c      	bne.n	80077bc <_svfiprintf_r+0x130>
 80077a2:	7863      	ldrb	r3, [r4, #1]
 80077a4:	2b2a      	cmp	r3, #42	; 0x2a
 80077a6:	d135      	bne.n	8007814 <_svfiprintf_r+0x188>
 80077a8:	9b03      	ldr	r3, [sp, #12]
 80077aa:	3402      	adds	r4, #2
 80077ac:	1d1a      	adds	r2, r3, #4
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	9203      	str	r2, [sp, #12]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	bfb8      	it	lt
 80077b6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80077ba:	9305      	str	r3, [sp, #20]
 80077bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007888 <_svfiprintf_r+0x1fc>
 80077c0:	2203      	movs	r2, #3
 80077c2:	4650      	mov	r0, sl
 80077c4:	7821      	ldrb	r1, [r4, #0]
 80077c6:	f7ff fac1 	bl	8006d4c <memchr>
 80077ca:	b140      	cbz	r0, 80077de <_svfiprintf_r+0x152>
 80077cc:	2340      	movs	r3, #64	; 0x40
 80077ce:	eba0 000a 	sub.w	r0, r0, sl
 80077d2:	fa03 f000 	lsl.w	r0, r3, r0
 80077d6:	9b04      	ldr	r3, [sp, #16]
 80077d8:	3401      	adds	r4, #1
 80077da:	4303      	orrs	r3, r0
 80077dc:	9304      	str	r3, [sp, #16]
 80077de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e2:	2206      	movs	r2, #6
 80077e4:	4825      	ldr	r0, [pc, #148]	; (800787c <_svfiprintf_r+0x1f0>)
 80077e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077ea:	f7ff faaf 	bl	8006d4c <memchr>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	d038      	beq.n	8007864 <_svfiprintf_r+0x1d8>
 80077f2:	4b23      	ldr	r3, [pc, #140]	; (8007880 <_svfiprintf_r+0x1f4>)
 80077f4:	bb1b      	cbnz	r3, 800783e <_svfiprintf_r+0x1b2>
 80077f6:	9b03      	ldr	r3, [sp, #12]
 80077f8:	3307      	adds	r3, #7
 80077fa:	f023 0307 	bic.w	r3, r3, #7
 80077fe:	3308      	adds	r3, #8
 8007800:	9303      	str	r3, [sp, #12]
 8007802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007804:	4433      	add	r3, r6
 8007806:	9309      	str	r3, [sp, #36]	; 0x24
 8007808:	e767      	b.n	80076da <_svfiprintf_r+0x4e>
 800780a:	460c      	mov	r4, r1
 800780c:	2001      	movs	r0, #1
 800780e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007812:	e7a5      	b.n	8007760 <_svfiprintf_r+0xd4>
 8007814:	2300      	movs	r3, #0
 8007816:	f04f 0c0a 	mov.w	ip, #10
 800781a:	4619      	mov	r1, r3
 800781c:	3401      	adds	r4, #1
 800781e:	9305      	str	r3, [sp, #20]
 8007820:	4620      	mov	r0, r4
 8007822:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007826:	3a30      	subs	r2, #48	; 0x30
 8007828:	2a09      	cmp	r2, #9
 800782a:	d903      	bls.n	8007834 <_svfiprintf_r+0x1a8>
 800782c:	2b00      	cmp	r3, #0
 800782e:	d0c5      	beq.n	80077bc <_svfiprintf_r+0x130>
 8007830:	9105      	str	r1, [sp, #20]
 8007832:	e7c3      	b.n	80077bc <_svfiprintf_r+0x130>
 8007834:	4604      	mov	r4, r0
 8007836:	2301      	movs	r3, #1
 8007838:	fb0c 2101 	mla	r1, ip, r1, r2
 800783c:	e7f0      	b.n	8007820 <_svfiprintf_r+0x194>
 800783e:	ab03      	add	r3, sp, #12
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	462a      	mov	r2, r5
 8007844:	4638      	mov	r0, r7
 8007846:	4b0f      	ldr	r3, [pc, #60]	; (8007884 <_svfiprintf_r+0x1f8>)
 8007848:	a904      	add	r1, sp, #16
 800784a:	f7fd fff5 	bl	8005838 <_printf_float>
 800784e:	1c42      	adds	r2, r0, #1
 8007850:	4606      	mov	r6, r0
 8007852:	d1d6      	bne.n	8007802 <_svfiprintf_r+0x176>
 8007854:	89ab      	ldrh	r3, [r5, #12]
 8007856:	065b      	lsls	r3, r3, #25
 8007858:	f53f af2c 	bmi.w	80076b4 <_svfiprintf_r+0x28>
 800785c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800785e:	b01d      	add	sp, #116	; 0x74
 8007860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007864:	ab03      	add	r3, sp, #12
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	462a      	mov	r2, r5
 800786a:	4638      	mov	r0, r7
 800786c:	4b05      	ldr	r3, [pc, #20]	; (8007884 <_svfiprintf_r+0x1f8>)
 800786e:	a904      	add	r1, sp, #16
 8007870:	f7fe fa7e 	bl	8005d70 <_printf_i>
 8007874:	e7eb      	b.n	800784e <_svfiprintf_r+0x1c2>
 8007876:	bf00      	nop
 8007878:	08008764 	.word	0x08008764
 800787c:	0800876e 	.word	0x0800876e
 8007880:	08005839 	.word	0x08005839
 8007884:	080075d5 	.word	0x080075d5
 8007888:	0800876a 	.word	0x0800876a

0800788c <_sbrk_r>:
 800788c:	b538      	push	{r3, r4, r5, lr}
 800788e:	2300      	movs	r3, #0
 8007890:	4d05      	ldr	r5, [pc, #20]	; (80078a8 <_sbrk_r+0x1c>)
 8007892:	4604      	mov	r4, r0
 8007894:	4608      	mov	r0, r1
 8007896:	602b      	str	r3, [r5, #0]
 8007898:	f7fa fff4 	bl	8002884 <_sbrk>
 800789c:	1c43      	adds	r3, r0, #1
 800789e:	d102      	bne.n	80078a6 <_sbrk_r+0x1a>
 80078a0:	682b      	ldr	r3, [r5, #0]
 80078a2:	b103      	cbz	r3, 80078a6 <_sbrk_r+0x1a>
 80078a4:	6023      	str	r3, [r4, #0]
 80078a6:	bd38      	pop	{r3, r4, r5, pc}
 80078a8:	200004f0 	.word	0x200004f0

080078ac <__assert_func>:
 80078ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80078ae:	4614      	mov	r4, r2
 80078b0:	461a      	mov	r2, r3
 80078b2:	4b09      	ldr	r3, [pc, #36]	; (80078d8 <__assert_func+0x2c>)
 80078b4:	4605      	mov	r5, r0
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68d8      	ldr	r0, [r3, #12]
 80078ba:	b14c      	cbz	r4, 80078d0 <__assert_func+0x24>
 80078bc:	4b07      	ldr	r3, [pc, #28]	; (80078dc <__assert_func+0x30>)
 80078be:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80078c2:	9100      	str	r1, [sp, #0]
 80078c4:	462b      	mov	r3, r5
 80078c6:	4906      	ldr	r1, [pc, #24]	; (80078e0 <__assert_func+0x34>)
 80078c8:	f000 f80e 	bl	80078e8 <fiprintf>
 80078cc:	f000 faa2 	bl	8007e14 <abort>
 80078d0:	4b04      	ldr	r3, [pc, #16]	; (80078e4 <__assert_func+0x38>)
 80078d2:	461c      	mov	r4, r3
 80078d4:	e7f3      	b.n	80078be <__assert_func+0x12>
 80078d6:	bf00      	nop
 80078d8:	20000094 	.word	0x20000094
 80078dc:	08008775 	.word	0x08008775
 80078e0:	08008782 	.word	0x08008782
 80078e4:	080087b0 	.word	0x080087b0

080078e8 <fiprintf>:
 80078e8:	b40e      	push	{r1, r2, r3}
 80078ea:	b503      	push	{r0, r1, lr}
 80078ec:	4601      	mov	r1, r0
 80078ee:	ab03      	add	r3, sp, #12
 80078f0:	4805      	ldr	r0, [pc, #20]	; (8007908 <fiprintf+0x20>)
 80078f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80078f6:	6800      	ldr	r0, [r0, #0]
 80078f8:	9301      	str	r3, [sp, #4]
 80078fa:	f000 f88d 	bl	8007a18 <_vfiprintf_r>
 80078fe:	b002      	add	sp, #8
 8007900:	f85d eb04 	ldr.w	lr, [sp], #4
 8007904:	b003      	add	sp, #12
 8007906:	4770      	bx	lr
 8007908:	20000094 	.word	0x20000094

0800790c <__ascii_mbtowc>:
 800790c:	b082      	sub	sp, #8
 800790e:	b901      	cbnz	r1, 8007912 <__ascii_mbtowc+0x6>
 8007910:	a901      	add	r1, sp, #4
 8007912:	b142      	cbz	r2, 8007926 <__ascii_mbtowc+0x1a>
 8007914:	b14b      	cbz	r3, 800792a <__ascii_mbtowc+0x1e>
 8007916:	7813      	ldrb	r3, [r2, #0]
 8007918:	600b      	str	r3, [r1, #0]
 800791a:	7812      	ldrb	r2, [r2, #0]
 800791c:	1e10      	subs	r0, r2, #0
 800791e:	bf18      	it	ne
 8007920:	2001      	movne	r0, #1
 8007922:	b002      	add	sp, #8
 8007924:	4770      	bx	lr
 8007926:	4610      	mov	r0, r2
 8007928:	e7fb      	b.n	8007922 <__ascii_mbtowc+0x16>
 800792a:	f06f 0001 	mvn.w	r0, #1
 800792e:	e7f8      	b.n	8007922 <__ascii_mbtowc+0x16>

08007930 <memmove>:
 8007930:	4288      	cmp	r0, r1
 8007932:	b510      	push	{r4, lr}
 8007934:	eb01 0402 	add.w	r4, r1, r2
 8007938:	d902      	bls.n	8007940 <memmove+0x10>
 800793a:	4284      	cmp	r4, r0
 800793c:	4623      	mov	r3, r4
 800793e:	d807      	bhi.n	8007950 <memmove+0x20>
 8007940:	1e43      	subs	r3, r0, #1
 8007942:	42a1      	cmp	r1, r4
 8007944:	d008      	beq.n	8007958 <memmove+0x28>
 8007946:	f811 2b01 	ldrb.w	r2, [r1], #1
 800794a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800794e:	e7f8      	b.n	8007942 <memmove+0x12>
 8007950:	4601      	mov	r1, r0
 8007952:	4402      	add	r2, r0
 8007954:	428a      	cmp	r2, r1
 8007956:	d100      	bne.n	800795a <memmove+0x2a>
 8007958:	bd10      	pop	{r4, pc}
 800795a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800795e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007962:	e7f7      	b.n	8007954 <memmove+0x24>

08007964 <__malloc_lock>:
 8007964:	4801      	ldr	r0, [pc, #4]	; (800796c <__malloc_lock+0x8>)
 8007966:	f000 bc15 	b.w	8008194 <__retarget_lock_acquire_recursive>
 800796a:	bf00      	nop
 800796c:	200004f8 	.word	0x200004f8

08007970 <__malloc_unlock>:
 8007970:	4801      	ldr	r0, [pc, #4]	; (8007978 <__malloc_unlock+0x8>)
 8007972:	f000 bc10 	b.w	8008196 <__retarget_lock_release_recursive>
 8007976:	bf00      	nop
 8007978:	200004f8 	.word	0x200004f8

0800797c <_realloc_r>:
 800797c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800797e:	4607      	mov	r7, r0
 8007980:	4614      	mov	r4, r2
 8007982:	460e      	mov	r6, r1
 8007984:	b921      	cbnz	r1, 8007990 <_realloc_r+0x14>
 8007986:	4611      	mov	r1, r2
 8007988:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800798c:	f7ff bdc8 	b.w	8007520 <_malloc_r>
 8007990:	b922      	cbnz	r2, 800799c <_realloc_r+0x20>
 8007992:	f7ff fd79 	bl	8007488 <_free_r>
 8007996:	4625      	mov	r5, r4
 8007998:	4628      	mov	r0, r5
 800799a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800799c:	f000 fc60 	bl	8008260 <_malloc_usable_size_r>
 80079a0:	42a0      	cmp	r0, r4
 80079a2:	d20f      	bcs.n	80079c4 <_realloc_r+0x48>
 80079a4:	4621      	mov	r1, r4
 80079a6:	4638      	mov	r0, r7
 80079a8:	f7ff fdba 	bl	8007520 <_malloc_r>
 80079ac:	4605      	mov	r5, r0
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d0f2      	beq.n	8007998 <_realloc_r+0x1c>
 80079b2:	4631      	mov	r1, r6
 80079b4:	4622      	mov	r2, r4
 80079b6:	f7fd fe8b 	bl	80056d0 <memcpy>
 80079ba:	4631      	mov	r1, r6
 80079bc:	4638      	mov	r0, r7
 80079be:	f7ff fd63 	bl	8007488 <_free_r>
 80079c2:	e7e9      	b.n	8007998 <_realloc_r+0x1c>
 80079c4:	4635      	mov	r5, r6
 80079c6:	e7e7      	b.n	8007998 <_realloc_r+0x1c>

080079c8 <__sfputc_r>:
 80079c8:	6893      	ldr	r3, [r2, #8]
 80079ca:	b410      	push	{r4}
 80079cc:	3b01      	subs	r3, #1
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	6093      	str	r3, [r2, #8]
 80079d2:	da07      	bge.n	80079e4 <__sfputc_r+0x1c>
 80079d4:	6994      	ldr	r4, [r2, #24]
 80079d6:	42a3      	cmp	r3, r4
 80079d8:	db01      	blt.n	80079de <__sfputc_r+0x16>
 80079da:	290a      	cmp	r1, #10
 80079dc:	d102      	bne.n	80079e4 <__sfputc_r+0x1c>
 80079de:	bc10      	pop	{r4}
 80079e0:	f000 b94a 	b.w	8007c78 <__swbuf_r>
 80079e4:	6813      	ldr	r3, [r2, #0]
 80079e6:	1c58      	adds	r0, r3, #1
 80079e8:	6010      	str	r0, [r2, #0]
 80079ea:	7019      	strb	r1, [r3, #0]
 80079ec:	4608      	mov	r0, r1
 80079ee:	bc10      	pop	{r4}
 80079f0:	4770      	bx	lr

080079f2 <__sfputs_r>:
 80079f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079f4:	4606      	mov	r6, r0
 80079f6:	460f      	mov	r7, r1
 80079f8:	4614      	mov	r4, r2
 80079fa:	18d5      	adds	r5, r2, r3
 80079fc:	42ac      	cmp	r4, r5
 80079fe:	d101      	bne.n	8007a04 <__sfputs_r+0x12>
 8007a00:	2000      	movs	r0, #0
 8007a02:	e007      	b.n	8007a14 <__sfputs_r+0x22>
 8007a04:	463a      	mov	r2, r7
 8007a06:	4630      	mov	r0, r6
 8007a08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a0c:	f7ff ffdc 	bl	80079c8 <__sfputc_r>
 8007a10:	1c43      	adds	r3, r0, #1
 8007a12:	d1f3      	bne.n	80079fc <__sfputs_r+0xa>
 8007a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a18 <_vfiprintf_r>:
 8007a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1c:	460d      	mov	r5, r1
 8007a1e:	4614      	mov	r4, r2
 8007a20:	4698      	mov	r8, r3
 8007a22:	4606      	mov	r6, r0
 8007a24:	b09d      	sub	sp, #116	; 0x74
 8007a26:	b118      	cbz	r0, 8007a30 <_vfiprintf_r+0x18>
 8007a28:	6983      	ldr	r3, [r0, #24]
 8007a2a:	b90b      	cbnz	r3, 8007a30 <_vfiprintf_r+0x18>
 8007a2c:	f000 fb14 	bl	8008058 <__sinit>
 8007a30:	4b89      	ldr	r3, [pc, #548]	; (8007c58 <_vfiprintf_r+0x240>)
 8007a32:	429d      	cmp	r5, r3
 8007a34:	d11b      	bne.n	8007a6e <_vfiprintf_r+0x56>
 8007a36:	6875      	ldr	r5, [r6, #4]
 8007a38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a3a:	07d9      	lsls	r1, r3, #31
 8007a3c:	d405      	bmi.n	8007a4a <_vfiprintf_r+0x32>
 8007a3e:	89ab      	ldrh	r3, [r5, #12]
 8007a40:	059a      	lsls	r2, r3, #22
 8007a42:	d402      	bmi.n	8007a4a <_vfiprintf_r+0x32>
 8007a44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a46:	f000 fba5 	bl	8008194 <__retarget_lock_acquire_recursive>
 8007a4a:	89ab      	ldrh	r3, [r5, #12]
 8007a4c:	071b      	lsls	r3, r3, #28
 8007a4e:	d501      	bpl.n	8007a54 <_vfiprintf_r+0x3c>
 8007a50:	692b      	ldr	r3, [r5, #16]
 8007a52:	b9eb      	cbnz	r3, 8007a90 <_vfiprintf_r+0x78>
 8007a54:	4629      	mov	r1, r5
 8007a56:	4630      	mov	r0, r6
 8007a58:	f000 f96e 	bl	8007d38 <__swsetup_r>
 8007a5c:	b1c0      	cbz	r0, 8007a90 <_vfiprintf_r+0x78>
 8007a5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a60:	07dc      	lsls	r4, r3, #31
 8007a62:	d50e      	bpl.n	8007a82 <_vfiprintf_r+0x6a>
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a68:	b01d      	add	sp, #116	; 0x74
 8007a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a6e:	4b7b      	ldr	r3, [pc, #492]	; (8007c5c <_vfiprintf_r+0x244>)
 8007a70:	429d      	cmp	r5, r3
 8007a72:	d101      	bne.n	8007a78 <_vfiprintf_r+0x60>
 8007a74:	68b5      	ldr	r5, [r6, #8]
 8007a76:	e7df      	b.n	8007a38 <_vfiprintf_r+0x20>
 8007a78:	4b79      	ldr	r3, [pc, #484]	; (8007c60 <_vfiprintf_r+0x248>)
 8007a7a:	429d      	cmp	r5, r3
 8007a7c:	bf08      	it	eq
 8007a7e:	68f5      	ldreq	r5, [r6, #12]
 8007a80:	e7da      	b.n	8007a38 <_vfiprintf_r+0x20>
 8007a82:	89ab      	ldrh	r3, [r5, #12]
 8007a84:	0598      	lsls	r0, r3, #22
 8007a86:	d4ed      	bmi.n	8007a64 <_vfiprintf_r+0x4c>
 8007a88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a8a:	f000 fb84 	bl	8008196 <__retarget_lock_release_recursive>
 8007a8e:	e7e9      	b.n	8007a64 <_vfiprintf_r+0x4c>
 8007a90:	2300      	movs	r3, #0
 8007a92:	9309      	str	r3, [sp, #36]	; 0x24
 8007a94:	2320      	movs	r3, #32
 8007a96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a9a:	2330      	movs	r3, #48	; 0x30
 8007a9c:	f04f 0901 	mov.w	r9, #1
 8007aa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007aa4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007c64 <_vfiprintf_r+0x24c>
 8007aa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007aac:	4623      	mov	r3, r4
 8007aae:	469a      	mov	sl, r3
 8007ab0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ab4:	b10a      	cbz	r2, 8007aba <_vfiprintf_r+0xa2>
 8007ab6:	2a25      	cmp	r2, #37	; 0x25
 8007ab8:	d1f9      	bne.n	8007aae <_vfiprintf_r+0x96>
 8007aba:	ebba 0b04 	subs.w	fp, sl, r4
 8007abe:	d00b      	beq.n	8007ad8 <_vfiprintf_r+0xc0>
 8007ac0:	465b      	mov	r3, fp
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4629      	mov	r1, r5
 8007ac6:	4630      	mov	r0, r6
 8007ac8:	f7ff ff93 	bl	80079f2 <__sfputs_r>
 8007acc:	3001      	adds	r0, #1
 8007ace:	f000 80aa 	beq.w	8007c26 <_vfiprintf_r+0x20e>
 8007ad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ad4:	445a      	add	r2, fp
 8007ad6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ad8:	f89a 3000 	ldrb.w	r3, [sl]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 80a2 	beq.w	8007c26 <_vfiprintf_r+0x20e>
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aec:	f10a 0a01 	add.w	sl, sl, #1
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	9307      	str	r3, [sp, #28]
 8007af4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007af8:	931a      	str	r3, [sp, #104]	; 0x68
 8007afa:	4654      	mov	r4, sl
 8007afc:	2205      	movs	r2, #5
 8007afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b02:	4858      	ldr	r0, [pc, #352]	; (8007c64 <_vfiprintf_r+0x24c>)
 8007b04:	f7ff f922 	bl	8006d4c <memchr>
 8007b08:	9a04      	ldr	r2, [sp, #16]
 8007b0a:	b9d8      	cbnz	r0, 8007b44 <_vfiprintf_r+0x12c>
 8007b0c:	06d1      	lsls	r1, r2, #27
 8007b0e:	bf44      	itt	mi
 8007b10:	2320      	movmi	r3, #32
 8007b12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b16:	0713      	lsls	r3, r2, #28
 8007b18:	bf44      	itt	mi
 8007b1a:	232b      	movmi	r3, #43	; 0x2b
 8007b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b20:	f89a 3000 	ldrb.w	r3, [sl]
 8007b24:	2b2a      	cmp	r3, #42	; 0x2a
 8007b26:	d015      	beq.n	8007b54 <_vfiprintf_r+0x13c>
 8007b28:	4654      	mov	r4, sl
 8007b2a:	2000      	movs	r0, #0
 8007b2c:	f04f 0c0a 	mov.w	ip, #10
 8007b30:	9a07      	ldr	r2, [sp, #28]
 8007b32:	4621      	mov	r1, r4
 8007b34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b38:	3b30      	subs	r3, #48	; 0x30
 8007b3a:	2b09      	cmp	r3, #9
 8007b3c:	d94e      	bls.n	8007bdc <_vfiprintf_r+0x1c4>
 8007b3e:	b1b0      	cbz	r0, 8007b6e <_vfiprintf_r+0x156>
 8007b40:	9207      	str	r2, [sp, #28]
 8007b42:	e014      	b.n	8007b6e <_vfiprintf_r+0x156>
 8007b44:	eba0 0308 	sub.w	r3, r0, r8
 8007b48:	fa09 f303 	lsl.w	r3, r9, r3
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	46a2      	mov	sl, r4
 8007b50:	9304      	str	r3, [sp, #16]
 8007b52:	e7d2      	b.n	8007afa <_vfiprintf_r+0xe2>
 8007b54:	9b03      	ldr	r3, [sp, #12]
 8007b56:	1d19      	adds	r1, r3, #4
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	9103      	str	r1, [sp, #12]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	bfbb      	ittet	lt
 8007b60:	425b      	neglt	r3, r3
 8007b62:	f042 0202 	orrlt.w	r2, r2, #2
 8007b66:	9307      	strge	r3, [sp, #28]
 8007b68:	9307      	strlt	r3, [sp, #28]
 8007b6a:	bfb8      	it	lt
 8007b6c:	9204      	strlt	r2, [sp, #16]
 8007b6e:	7823      	ldrb	r3, [r4, #0]
 8007b70:	2b2e      	cmp	r3, #46	; 0x2e
 8007b72:	d10c      	bne.n	8007b8e <_vfiprintf_r+0x176>
 8007b74:	7863      	ldrb	r3, [r4, #1]
 8007b76:	2b2a      	cmp	r3, #42	; 0x2a
 8007b78:	d135      	bne.n	8007be6 <_vfiprintf_r+0x1ce>
 8007b7a:	9b03      	ldr	r3, [sp, #12]
 8007b7c:	3402      	adds	r4, #2
 8007b7e:	1d1a      	adds	r2, r3, #4
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	9203      	str	r2, [sp, #12]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	bfb8      	it	lt
 8007b88:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007b8c:	9305      	str	r3, [sp, #20]
 8007b8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007c74 <_vfiprintf_r+0x25c>
 8007b92:	2203      	movs	r2, #3
 8007b94:	4650      	mov	r0, sl
 8007b96:	7821      	ldrb	r1, [r4, #0]
 8007b98:	f7ff f8d8 	bl	8006d4c <memchr>
 8007b9c:	b140      	cbz	r0, 8007bb0 <_vfiprintf_r+0x198>
 8007b9e:	2340      	movs	r3, #64	; 0x40
 8007ba0:	eba0 000a 	sub.w	r0, r0, sl
 8007ba4:	fa03 f000 	lsl.w	r0, r3, r0
 8007ba8:	9b04      	ldr	r3, [sp, #16]
 8007baa:	3401      	adds	r4, #1
 8007bac:	4303      	orrs	r3, r0
 8007bae:	9304      	str	r3, [sp, #16]
 8007bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bb4:	2206      	movs	r2, #6
 8007bb6:	482c      	ldr	r0, [pc, #176]	; (8007c68 <_vfiprintf_r+0x250>)
 8007bb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007bbc:	f7ff f8c6 	bl	8006d4c <memchr>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	d03f      	beq.n	8007c44 <_vfiprintf_r+0x22c>
 8007bc4:	4b29      	ldr	r3, [pc, #164]	; (8007c6c <_vfiprintf_r+0x254>)
 8007bc6:	bb1b      	cbnz	r3, 8007c10 <_vfiprintf_r+0x1f8>
 8007bc8:	9b03      	ldr	r3, [sp, #12]
 8007bca:	3307      	adds	r3, #7
 8007bcc:	f023 0307 	bic.w	r3, r3, #7
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	9303      	str	r3, [sp, #12]
 8007bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd6:	443b      	add	r3, r7
 8007bd8:	9309      	str	r3, [sp, #36]	; 0x24
 8007bda:	e767      	b.n	8007aac <_vfiprintf_r+0x94>
 8007bdc:	460c      	mov	r4, r1
 8007bde:	2001      	movs	r0, #1
 8007be0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007be4:	e7a5      	b.n	8007b32 <_vfiprintf_r+0x11a>
 8007be6:	2300      	movs	r3, #0
 8007be8:	f04f 0c0a 	mov.w	ip, #10
 8007bec:	4619      	mov	r1, r3
 8007bee:	3401      	adds	r4, #1
 8007bf0:	9305      	str	r3, [sp, #20]
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bf8:	3a30      	subs	r2, #48	; 0x30
 8007bfa:	2a09      	cmp	r2, #9
 8007bfc:	d903      	bls.n	8007c06 <_vfiprintf_r+0x1ee>
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d0c5      	beq.n	8007b8e <_vfiprintf_r+0x176>
 8007c02:	9105      	str	r1, [sp, #20]
 8007c04:	e7c3      	b.n	8007b8e <_vfiprintf_r+0x176>
 8007c06:	4604      	mov	r4, r0
 8007c08:	2301      	movs	r3, #1
 8007c0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c0e:	e7f0      	b.n	8007bf2 <_vfiprintf_r+0x1da>
 8007c10:	ab03      	add	r3, sp, #12
 8007c12:	9300      	str	r3, [sp, #0]
 8007c14:	462a      	mov	r2, r5
 8007c16:	4630      	mov	r0, r6
 8007c18:	4b15      	ldr	r3, [pc, #84]	; (8007c70 <_vfiprintf_r+0x258>)
 8007c1a:	a904      	add	r1, sp, #16
 8007c1c:	f7fd fe0c 	bl	8005838 <_printf_float>
 8007c20:	4607      	mov	r7, r0
 8007c22:	1c78      	adds	r0, r7, #1
 8007c24:	d1d6      	bne.n	8007bd4 <_vfiprintf_r+0x1bc>
 8007c26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c28:	07d9      	lsls	r1, r3, #31
 8007c2a:	d405      	bmi.n	8007c38 <_vfiprintf_r+0x220>
 8007c2c:	89ab      	ldrh	r3, [r5, #12]
 8007c2e:	059a      	lsls	r2, r3, #22
 8007c30:	d402      	bmi.n	8007c38 <_vfiprintf_r+0x220>
 8007c32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c34:	f000 faaf 	bl	8008196 <__retarget_lock_release_recursive>
 8007c38:	89ab      	ldrh	r3, [r5, #12]
 8007c3a:	065b      	lsls	r3, r3, #25
 8007c3c:	f53f af12 	bmi.w	8007a64 <_vfiprintf_r+0x4c>
 8007c40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c42:	e711      	b.n	8007a68 <_vfiprintf_r+0x50>
 8007c44:	ab03      	add	r3, sp, #12
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	462a      	mov	r2, r5
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	4b08      	ldr	r3, [pc, #32]	; (8007c70 <_vfiprintf_r+0x258>)
 8007c4e:	a904      	add	r1, sp, #16
 8007c50:	f7fe f88e 	bl	8005d70 <_printf_i>
 8007c54:	e7e4      	b.n	8007c20 <_vfiprintf_r+0x208>
 8007c56:	bf00      	nop
 8007c58:	080088dc 	.word	0x080088dc
 8007c5c:	080088fc 	.word	0x080088fc
 8007c60:	080088bc 	.word	0x080088bc
 8007c64:	08008764 	.word	0x08008764
 8007c68:	0800876e 	.word	0x0800876e
 8007c6c:	08005839 	.word	0x08005839
 8007c70:	080079f3 	.word	0x080079f3
 8007c74:	0800876a 	.word	0x0800876a

08007c78 <__swbuf_r>:
 8007c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c7a:	460e      	mov	r6, r1
 8007c7c:	4614      	mov	r4, r2
 8007c7e:	4605      	mov	r5, r0
 8007c80:	b118      	cbz	r0, 8007c8a <__swbuf_r+0x12>
 8007c82:	6983      	ldr	r3, [r0, #24]
 8007c84:	b90b      	cbnz	r3, 8007c8a <__swbuf_r+0x12>
 8007c86:	f000 f9e7 	bl	8008058 <__sinit>
 8007c8a:	4b21      	ldr	r3, [pc, #132]	; (8007d10 <__swbuf_r+0x98>)
 8007c8c:	429c      	cmp	r4, r3
 8007c8e:	d12b      	bne.n	8007ce8 <__swbuf_r+0x70>
 8007c90:	686c      	ldr	r4, [r5, #4]
 8007c92:	69a3      	ldr	r3, [r4, #24]
 8007c94:	60a3      	str	r3, [r4, #8]
 8007c96:	89a3      	ldrh	r3, [r4, #12]
 8007c98:	071a      	lsls	r2, r3, #28
 8007c9a:	d52f      	bpl.n	8007cfc <__swbuf_r+0x84>
 8007c9c:	6923      	ldr	r3, [r4, #16]
 8007c9e:	b36b      	cbz	r3, 8007cfc <__swbuf_r+0x84>
 8007ca0:	6923      	ldr	r3, [r4, #16]
 8007ca2:	6820      	ldr	r0, [r4, #0]
 8007ca4:	b2f6      	uxtb	r6, r6
 8007ca6:	1ac0      	subs	r0, r0, r3
 8007ca8:	6963      	ldr	r3, [r4, #20]
 8007caa:	4637      	mov	r7, r6
 8007cac:	4283      	cmp	r3, r0
 8007cae:	dc04      	bgt.n	8007cba <__swbuf_r+0x42>
 8007cb0:	4621      	mov	r1, r4
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	f000 f93c 	bl	8007f30 <_fflush_r>
 8007cb8:	bb30      	cbnz	r0, 8007d08 <__swbuf_r+0x90>
 8007cba:	68a3      	ldr	r3, [r4, #8]
 8007cbc:	3001      	adds	r0, #1
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	60a3      	str	r3, [r4, #8]
 8007cc2:	6823      	ldr	r3, [r4, #0]
 8007cc4:	1c5a      	adds	r2, r3, #1
 8007cc6:	6022      	str	r2, [r4, #0]
 8007cc8:	701e      	strb	r6, [r3, #0]
 8007cca:	6963      	ldr	r3, [r4, #20]
 8007ccc:	4283      	cmp	r3, r0
 8007cce:	d004      	beq.n	8007cda <__swbuf_r+0x62>
 8007cd0:	89a3      	ldrh	r3, [r4, #12]
 8007cd2:	07db      	lsls	r3, r3, #31
 8007cd4:	d506      	bpl.n	8007ce4 <__swbuf_r+0x6c>
 8007cd6:	2e0a      	cmp	r6, #10
 8007cd8:	d104      	bne.n	8007ce4 <__swbuf_r+0x6c>
 8007cda:	4621      	mov	r1, r4
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f000 f927 	bl	8007f30 <_fflush_r>
 8007ce2:	b988      	cbnz	r0, 8007d08 <__swbuf_r+0x90>
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce8:	4b0a      	ldr	r3, [pc, #40]	; (8007d14 <__swbuf_r+0x9c>)
 8007cea:	429c      	cmp	r4, r3
 8007cec:	d101      	bne.n	8007cf2 <__swbuf_r+0x7a>
 8007cee:	68ac      	ldr	r4, [r5, #8]
 8007cf0:	e7cf      	b.n	8007c92 <__swbuf_r+0x1a>
 8007cf2:	4b09      	ldr	r3, [pc, #36]	; (8007d18 <__swbuf_r+0xa0>)
 8007cf4:	429c      	cmp	r4, r3
 8007cf6:	bf08      	it	eq
 8007cf8:	68ec      	ldreq	r4, [r5, #12]
 8007cfa:	e7ca      	b.n	8007c92 <__swbuf_r+0x1a>
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	4628      	mov	r0, r5
 8007d00:	f000 f81a 	bl	8007d38 <__swsetup_r>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d0cb      	beq.n	8007ca0 <__swbuf_r+0x28>
 8007d08:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007d0c:	e7ea      	b.n	8007ce4 <__swbuf_r+0x6c>
 8007d0e:	bf00      	nop
 8007d10:	080088dc 	.word	0x080088dc
 8007d14:	080088fc 	.word	0x080088fc
 8007d18:	080088bc 	.word	0x080088bc

08007d1c <__ascii_wctomb>:
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	4608      	mov	r0, r1
 8007d20:	b141      	cbz	r1, 8007d34 <__ascii_wctomb+0x18>
 8007d22:	2aff      	cmp	r2, #255	; 0xff
 8007d24:	d904      	bls.n	8007d30 <__ascii_wctomb+0x14>
 8007d26:	228a      	movs	r2, #138	; 0x8a
 8007d28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	4770      	bx	lr
 8007d30:	2001      	movs	r0, #1
 8007d32:	700a      	strb	r2, [r1, #0]
 8007d34:	4770      	bx	lr
	...

08007d38 <__swsetup_r>:
 8007d38:	4b32      	ldr	r3, [pc, #200]	; (8007e04 <__swsetup_r+0xcc>)
 8007d3a:	b570      	push	{r4, r5, r6, lr}
 8007d3c:	681d      	ldr	r5, [r3, #0]
 8007d3e:	4606      	mov	r6, r0
 8007d40:	460c      	mov	r4, r1
 8007d42:	b125      	cbz	r5, 8007d4e <__swsetup_r+0x16>
 8007d44:	69ab      	ldr	r3, [r5, #24]
 8007d46:	b913      	cbnz	r3, 8007d4e <__swsetup_r+0x16>
 8007d48:	4628      	mov	r0, r5
 8007d4a:	f000 f985 	bl	8008058 <__sinit>
 8007d4e:	4b2e      	ldr	r3, [pc, #184]	; (8007e08 <__swsetup_r+0xd0>)
 8007d50:	429c      	cmp	r4, r3
 8007d52:	d10f      	bne.n	8007d74 <__swsetup_r+0x3c>
 8007d54:	686c      	ldr	r4, [r5, #4]
 8007d56:	89a3      	ldrh	r3, [r4, #12]
 8007d58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d5c:	0719      	lsls	r1, r3, #28
 8007d5e:	d42c      	bmi.n	8007dba <__swsetup_r+0x82>
 8007d60:	06dd      	lsls	r5, r3, #27
 8007d62:	d411      	bmi.n	8007d88 <__swsetup_r+0x50>
 8007d64:	2309      	movs	r3, #9
 8007d66:	6033      	str	r3, [r6, #0]
 8007d68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d70:	81a3      	strh	r3, [r4, #12]
 8007d72:	e03e      	b.n	8007df2 <__swsetup_r+0xba>
 8007d74:	4b25      	ldr	r3, [pc, #148]	; (8007e0c <__swsetup_r+0xd4>)
 8007d76:	429c      	cmp	r4, r3
 8007d78:	d101      	bne.n	8007d7e <__swsetup_r+0x46>
 8007d7a:	68ac      	ldr	r4, [r5, #8]
 8007d7c:	e7eb      	b.n	8007d56 <__swsetup_r+0x1e>
 8007d7e:	4b24      	ldr	r3, [pc, #144]	; (8007e10 <__swsetup_r+0xd8>)
 8007d80:	429c      	cmp	r4, r3
 8007d82:	bf08      	it	eq
 8007d84:	68ec      	ldreq	r4, [r5, #12]
 8007d86:	e7e6      	b.n	8007d56 <__swsetup_r+0x1e>
 8007d88:	0758      	lsls	r0, r3, #29
 8007d8a:	d512      	bpl.n	8007db2 <__swsetup_r+0x7a>
 8007d8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d8e:	b141      	cbz	r1, 8007da2 <__swsetup_r+0x6a>
 8007d90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d94:	4299      	cmp	r1, r3
 8007d96:	d002      	beq.n	8007d9e <__swsetup_r+0x66>
 8007d98:	4630      	mov	r0, r6
 8007d9a:	f7ff fb75 	bl	8007488 <_free_r>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	6363      	str	r3, [r4, #52]	; 0x34
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007da8:	81a3      	strh	r3, [r4, #12]
 8007daa:	2300      	movs	r3, #0
 8007dac:	6063      	str	r3, [r4, #4]
 8007dae:	6923      	ldr	r3, [r4, #16]
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	89a3      	ldrh	r3, [r4, #12]
 8007db4:	f043 0308 	orr.w	r3, r3, #8
 8007db8:	81a3      	strh	r3, [r4, #12]
 8007dba:	6923      	ldr	r3, [r4, #16]
 8007dbc:	b94b      	cbnz	r3, 8007dd2 <__swsetup_r+0x9a>
 8007dbe:	89a3      	ldrh	r3, [r4, #12]
 8007dc0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007dc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dc8:	d003      	beq.n	8007dd2 <__swsetup_r+0x9a>
 8007dca:	4621      	mov	r1, r4
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f000 fa07 	bl	80081e0 <__smakebuf_r>
 8007dd2:	89a0      	ldrh	r0, [r4, #12]
 8007dd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dd8:	f010 0301 	ands.w	r3, r0, #1
 8007ddc:	d00a      	beq.n	8007df4 <__swsetup_r+0xbc>
 8007dde:	2300      	movs	r3, #0
 8007de0:	60a3      	str	r3, [r4, #8]
 8007de2:	6963      	ldr	r3, [r4, #20]
 8007de4:	425b      	negs	r3, r3
 8007de6:	61a3      	str	r3, [r4, #24]
 8007de8:	6923      	ldr	r3, [r4, #16]
 8007dea:	b943      	cbnz	r3, 8007dfe <__swsetup_r+0xc6>
 8007dec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007df0:	d1ba      	bne.n	8007d68 <__swsetup_r+0x30>
 8007df2:	bd70      	pop	{r4, r5, r6, pc}
 8007df4:	0781      	lsls	r1, r0, #30
 8007df6:	bf58      	it	pl
 8007df8:	6963      	ldrpl	r3, [r4, #20]
 8007dfa:	60a3      	str	r3, [r4, #8]
 8007dfc:	e7f4      	b.n	8007de8 <__swsetup_r+0xb0>
 8007dfe:	2000      	movs	r0, #0
 8007e00:	e7f7      	b.n	8007df2 <__swsetup_r+0xba>
 8007e02:	bf00      	nop
 8007e04:	20000094 	.word	0x20000094
 8007e08:	080088dc 	.word	0x080088dc
 8007e0c:	080088fc 	.word	0x080088fc
 8007e10:	080088bc 	.word	0x080088bc

08007e14 <abort>:
 8007e14:	2006      	movs	r0, #6
 8007e16:	b508      	push	{r3, lr}
 8007e18:	f000 fa52 	bl	80082c0 <raise>
 8007e1c:	2001      	movs	r0, #1
 8007e1e:	f7fa fcbe 	bl	800279e <_exit>
	...

08007e24 <__sflush_r>:
 8007e24:	898a      	ldrh	r2, [r1, #12]
 8007e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	0710      	lsls	r0, r2, #28
 8007e2e:	460c      	mov	r4, r1
 8007e30:	d458      	bmi.n	8007ee4 <__sflush_r+0xc0>
 8007e32:	684b      	ldr	r3, [r1, #4]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	dc05      	bgt.n	8007e44 <__sflush_r+0x20>
 8007e38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	dc02      	bgt.n	8007e44 <__sflush_r+0x20>
 8007e3e:	2000      	movs	r0, #0
 8007e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e46:	2e00      	cmp	r6, #0
 8007e48:	d0f9      	beq.n	8007e3e <__sflush_r+0x1a>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e50:	682f      	ldr	r7, [r5, #0]
 8007e52:	602b      	str	r3, [r5, #0]
 8007e54:	d032      	beq.n	8007ebc <__sflush_r+0x98>
 8007e56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e58:	89a3      	ldrh	r3, [r4, #12]
 8007e5a:	075a      	lsls	r2, r3, #29
 8007e5c:	d505      	bpl.n	8007e6a <__sflush_r+0x46>
 8007e5e:	6863      	ldr	r3, [r4, #4]
 8007e60:	1ac0      	subs	r0, r0, r3
 8007e62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e64:	b10b      	cbz	r3, 8007e6a <__sflush_r+0x46>
 8007e66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e68:	1ac0      	subs	r0, r0, r3
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e70:	4628      	mov	r0, r5
 8007e72:	6a21      	ldr	r1, [r4, #32]
 8007e74:	47b0      	blx	r6
 8007e76:	1c43      	adds	r3, r0, #1
 8007e78:	89a3      	ldrh	r3, [r4, #12]
 8007e7a:	d106      	bne.n	8007e8a <__sflush_r+0x66>
 8007e7c:	6829      	ldr	r1, [r5, #0]
 8007e7e:	291d      	cmp	r1, #29
 8007e80:	d82c      	bhi.n	8007edc <__sflush_r+0xb8>
 8007e82:	4a2a      	ldr	r2, [pc, #168]	; (8007f2c <__sflush_r+0x108>)
 8007e84:	40ca      	lsrs	r2, r1
 8007e86:	07d6      	lsls	r6, r2, #31
 8007e88:	d528      	bpl.n	8007edc <__sflush_r+0xb8>
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	6062      	str	r2, [r4, #4]
 8007e8e:	6922      	ldr	r2, [r4, #16]
 8007e90:	04d9      	lsls	r1, r3, #19
 8007e92:	6022      	str	r2, [r4, #0]
 8007e94:	d504      	bpl.n	8007ea0 <__sflush_r+0x7c>
 8007e96:	1c42      	adds	r2, r0, #1
 8007e98:	d101      	bne.n	8007e9e <__sflush_r+0x7a>
 8007e9a:	682b      	ldr	r3, [r5, #0]
 8007e9c:	b903      	cbnz	r3, 8007ea0 <__sflush_r+0x7c>
 8007e9e:	6560      	str	r0, [r4, #84]	; 0x54
 8007ea0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ea2:	602f      	str	r7, [r5, #0]
 8007ea4:	2900      	cmp	r1, #0
 8007ea6:	d0ca      	beq.n	8007e3e <__sflush_r+0x1a>
 8007ea8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007eac:	4299      	cmp	r1, r3
 8007eae:	d002      	beq.n	8007eb6 <__sflush_r+0x92>
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	f7ff fae9 	bl	8007488 <_free_r>
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	6360      	str	r0, [r4, #52]	; 0x34
 8007eba:	e7c1      	b.n	8007e40 <__sflush_r+0x1c>
 8007ebc:	6a21      	ldr	r1, [r4, #32]
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	47b0      	blx	r6
 8007ec4:	1c41      	adds	r1, r0, #1
 8007ec6:	d1c7      	bne.n	8007e58 <__sflush_r+0x34>
 8007ec8:	682b      	ldr	r3, [r5, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d0c4      	beq.n	8007e58 <__sflush_r+0x34>
 8007ece:	2b1d      	cmp	r3, #29
 8007ed0:	d001      	beq.n	8007ed6 <__sflush_r+0xb2>
 8007ed2:	2b16      	cmp	r3, #22
 8007ed4:	d101      	bne.n	8007eda <__sflush_r+0xb6>
 8007ed6:	602f      	str	r7, [r5, #0]
 8007ed8:	e7b1      	b.n	8007e3e <__sflush_r+0x1a>
 8007eda:	89a3      	ldrh	r3, [r4, #12]
 8007edc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ee0:	81a3      	strh	r3, [r4, #12]
 8007ee2:	e7ad      	b.n	8007e40 <__sflush_r+0x1c>
 8007ee4:	690f      	ldr	r7, [r1, #16]
 8007ee6:	2f00      	cmp	r7, #0
 8007ee8:	d0a9      	beq.n	8007e3e <__sflush_r+0x1a>
 8007eea:	0793      	lsls	r3, r2, #30
 8007eec:	bf18      	it	ne
 8007eee:	2300      	movne	r3, #0
 8007ef0:	680e      	ldr	r6, [r1, #0]
 8007ef2:	bf08      	it	eq
 8007ef4:	694b      	ldreq	r3, [r1, #20]
 8007ef6:	eba6 0807 	sub.w	r8, r6, r7
 8007efa:	600f      	str	r7, [r1, #0]
 8007efc:	608b      	str	r3, [r1, #8]
 8007efe:	f1b8 0f00 	cmp.w	r8, #0
 8007f02:	dd9c      	ble.n	8007e3e <__sflush_r+0x1a>
 8007f04:	4643      	mov	r3, r8
 8007f06:	463a      	mov	r2, r7
 8007f08:	4628      	mov	r0, r5
 8007f0a:	6a21      	ldr	r1, [r4, #32]
 8007f0c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f0e:	47b0      	blx	r6
 8007f10:	2800      	cmp	r0, #0
 8007f12:	dc06      	bgt.n	8007f22 <__sflush_r+0xfe>
 8007f14:	89a3      	ldrh	r3, [r4, #12]
 8007f16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f1e:	81a3      	strh	r3, [r4, #12]
 8007f20:	e78e      	b.n	8007e40 <__sflush_r+0x1c>
 8007f22:	4407      	add	r7, r0
 8007f24:	eba8 0800 	sub.w	r8, r8, r0
 8007f28:	e7e9      	b.n	8007efe <__sflush_r+0xda>
 8007f2a:	bf00      	nop
 8007f2c:	20400001 	.word	0x20400001

08007f30 <_fflush_r>:
 8007f30:	b538      	push	{r3, r4, r5, lr}
 8007f32:	690b      	ldr	r3, [r1, #16]
 8007f34:	4605      	mov	r5, r0
 8007f36:	460c      	mov	r4, r1
 8007f38:	b913      	cbnz	r3, 8007f40 <_fflush_r+0x10>
 8007f3a:	2500      	movs	r5, #0
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	bd38      	pop	{r3, r4, r5, pc}
 8007f40:	b118      	cbz	r0, 8007f4a <_fflush_r+0x1a>
 8007f42:	6983      	ldr	r3, [r0, #24]
 8007f44:	b90b      	cbnz	r3, 8007f4a <_fflush_r+0x1a>
 8007f46:	f000 f887 	bl	8008058 <__sinit>
 8007f4a:	4b14      	ldr	r3, [pc, #80]	; (8007f9c <_fflush_r+0x6c>)
 8007f4c:	429c      	cmp	r4, r3
 8007f4e:	d11b      	bne.n	8007f88 <_fflush_r+0x58>
 8007f50:	686c      	ldr	r4, [r5, #4]
 8007f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d0ef      	beq.n	8007f3a <_fflush_r+0xa>
 8007f5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f5c:	07d0      	lsls	r0, r2, #31
 8007f5e:	d404      	bmi.n	8007f6a <_fflush_r+0x3a>
 8007f60:	0599      	lsls	r1, r3, #22
 8007f62:	d402      	bmi.n	8007f6a <_fflush_r+0x3a>
 8007f64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f66:	f000 f915 	bl	8008194 <__retarget_lock_acquire_recursive>
 8007f6a:	4628      	mov	r0, r5
 8007f6c:	4621      	mov	r1, r4
 8007f6e:	f7ff ff59 	bl	8007e24 <__sflush_r>
 8007f72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f74:	4605      	mov	r5, r0
 8007f76:	07da      	lsls	r2, r3, #31
 8007f78:	d4e0      	bmi.n	8007f3c <_fflush_r+0xc>
 8007f7a:	89a3      	ldrh	r3, [r4, #12]
 8007f7c:	059b      	lsls	r3, r3, #22
 8007f7e:	d4dd      	bmi.n	8007f3c <_fflush_r+0xc>
 8007f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f82:	f000 f908 	bl	8008196 <__retarget_lock_release_recursive>
 8007f86:	e7d9      	b.n	8007f3c <_fflush_r+0xc>
 8007f88:	4b05      	ldr	r3, [pc, #20]	; (8007fa0 <_fflush_r+0x70>)
 8007f8a:	429c      	cmp	r4, r3
 8007f8c:	d101      	bne.n	8007f92 <_fflush_r+0x62>
 8007f8e:	68ac      	ldr	r4, [r5, #8]
 8007f90:	e7df      	b.n	8007f52 <_fflush_r+0x22>
 8007f92:	4b04      	ldr	r3, [pc, #16]	; (8007fa4 <_fflush_r+0x74>)
 8007f94:	429c      	cmp	r4, r3
 8007f96:	bf08      	it	eq
 8007f98:	68ec      	ldreq	r4, [r5, #12]
 8007f9a:	e7da      	b.n	8007f52 <_fflush_r+0x22>
 8007f9c:	080088dc 	.word	0x080088dc
 8007fa0:	080088fc 	.word	0x080088fc
 8007fa4:	080088bc 	.word	0x080088bc

08007fa8 <std>:
 8007fa8:	2300      	movs	r3, #0
 8007faa:	b510      	push	{r4, lr}
 8007fac:	4604      	mov	r4, r0
 8007fae:	e9c0 3300 	strd	r3, r3, [r0]
 8007fb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fb6:	6083      	str	r3, [r0, #8]
 8007fb8:	8181      	strh	r1, [r0, #12]
 8007fba:	6643      	str	r3, [r0, #100]	; 0x64
 8007fbc:	81c2      	strh	r2, [r0, #14]
 8007fbe:	6183      	str	r3, [r0, #24]
 8007fc0:	4619      	mov	r1, r3
 8007fc2:	2208      	movs	r2, #8
 8007fc4:	305c      	adds	r0, #92	; 0x5c
 8007fc6:	f7fd fb91 	bl	80056ec <memset>
 8007fca:	4b05      	ldr	r3, [pc, #20]	; (8007fe0 <std+0x38>)
 8007fcc:	6224      	str	r4, [r4, #32]
 8007fce:	6263      	str	r3, [r4, #36]	; 0x24
 8007fd0:	4b04      	ldr	r3, [pc, #16]	; (8007fe4 <std+0x3c>)
 8007fd2:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fd4:	4b04      	ldr	r3, [pc, #16]	; (8007fe8 <std+0x40>)
 8007fd6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fd8:	4b04      	ldr	r3, [pc, #16]	; (8007fec <std+0x44>)
 8007fda:	6323      	str	r3, [r4, #48]	; 0x30
 8007fdc:	bd10      	pop	{r4, pc}
 8007fde:	bf00      	nop
 8007fe0:	080082f9 	.word	0x080082f9
 8007fe4:	0800831b 	.word	0x0800831b
 8007fe8:	08008353 	.word	0x08008353
 8007fec:	08008377 	.word	0x08008377

08007ff0 <_cleanup_r>:
 8007ff0:	4901      	ldr	r1, [pc, #4]	; (8007ff8 <_cleanup_r+0x8>)
 8007ff2:	f000 b8af 	b.w	8008154 <_fwalk_reent>
 8007ff6:	bf00      	nop
 8007ff8:	08007f31 	.word	0x08007f31

08007ffc <__sfmoreglue>:
 8007ffc:	b570      	push	{r4, r5, r6, lr}
 8007ffe:	2568      	movs	r5, #104	; 0x68
 8008000:	1e4a      	subs	r2, r1, #1
 8008002:	4355      	muls	r5, r2
 8008004:	460e      	mov	r6, r1
 8008006:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800800a:	f7ff fa89 	bl	8007520 <_malloc_r>
 800800e:	4604      	mov	r4, r0
 8008010:	b140      	cbz	r0, 8008024 <__sfmoreglue+0x28>
 8008012:	2100      	movs	r1, #0
 8008014:	e9c0 1600 	strd	r1, r6, [r0]
 8008018:	300c      	adds	r0, #12
 800801a:	60a0      	str	r0, [r4, #8]
 800801c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008020:	f7fd fb64 	bl	80056ec <memset>
 8008024:	4620      	mov	r0, r4
 8008026:	bd70      	pop	{r4, r5, r6, pc}

08008028 <__sfp_lock_acquire>:
 8008028:	4801      	ldr	r0, [pc, #4]	; (8008030 <__sfp_lock_acquire+0x8>)
 800802a:	f000 b8b3 	b.w	8008194 <__retarget_lock_acquire_recursive>
 800802e:	bf00      	nop
 8008030:	200004fc 	.word	0x200004fc

08008034 <__sfp_lock_release>:
 8008034:	4801      	ldr	r0, [pc, #4]	; (800803c <__sfp_lock_release+0x8>)
 8008036:	f000 b8ae 	b.w	8008196 <__retarget_lock_release_recursive>
 800803a:	bf00      	nop
 800803c:	200004fc 	.word	0x200004fc

08008040 <__sinit_lock_acquire>:
 8008040:	4801      	ldr	r0, [pc, #4]	; (8008048 <__sinit_lock_acquire+0x8>)
 8008042:	f000 b8a7 	b.w	8008194 <__retarget_lock_acquire_recursive>
 8008046:	bf00      	nop
 8008048:	200004f7 	.word	0x200004f7

0800804c <__sinit_lock_release>:
 800804c:	4801      	ldr	r0, [pc, #4]	; (8008054 <__sinit_lock_release+0x8>)
 800804e:	f000 b8a2 	b.w	8008196 <__retarget_lock_release_recursive>
 8008052:	bf00      	nop
 8008054:	200004f7 	.word	0x200004f7

08008058 <__sinit>:
 8008058:	b510      	push	{r4, lr}
 800805a:	4604      	mov	r4, r0
 800805c:	f7ff fff0 	bl	8008040 <__sinit_lock_acquire>
 8008060:	69a3      	ldr	r3, [r4, #24]
 8008062:	b11b      	cbz	r3, 800806c <__sinit+0x14>
 8008064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008068:	f7ff bff0 	b.w	800804c <__sinit_lock_release>
 800806c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008070:	6523      	str	r3, [r4, #80]	; 0x50
 8008072:	4b13      	ldr	r3, [pc, #76]	; (80080c0 <__sinit+0x68>)
 8008074:	4a13      	ldr	r2, [pc, #76]	; (80080c4 <__sinit+0x6c>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	62a2      	str	r2, [r4, #40]	; 0x28
 800807a:	42a3      	cmp	r3, r4
 800807c:	bf08      	it	eq
 800807e:	2301      	moveq	r3, #1
 8008080:	4620      	mov	r0, r4
 8008082:	bf08      	it	eq
 8008084:	61a3      	streq	r3, [r4, #24]
 8008086:	f000 f81f 	bl	80080c8 <__sfp>
 800808a:	6060      	str	r0, [r4, #4]
 800808c:	4620      	mov	r0, r4
 800808e:	f000 f81b 	bl	80080c8 <__sfp>
 8008092:	60a0      	str	r0, [r4, #8]
 8008094:	4620      	mov	r0, r4
 8008096:	f000 f817 	bl	80080c8 <__sfp>
 800809a:	2200      	movs	r2, #0
 800809c:	2104      	movs	r1, #4
 800809e:	60e0      	str	r0, [r4, #12]
 80080a0:	6860      	ldr	r0, [r4, #4]
 80080a2:	f7ff ff81 	bl	8007fa8 <std>
 80080a6:	2201      	movs	r2, #1
 80080a8:	2109      	movs	r1, #9
 80080aa:	68a0      	ldr	r0, [r4, #8]
 80080ac:	f7ff ff7c 	bl	8007fa8 <std>
 80080b0:	2202      	movs	r2, #2
 80080b2:	2112      	movs	r1, #18
 80080b4:	68e0      	ldr	r0, [r4, #12]
 80080b6:	f7ff ff77 	bl	8007fa8 <std>
 80080ba:	2301      	movs	r3, #1
 80080bc:	61a3      	str	r3, [r4, #24]
 80080be:	e7d1      	b.n	8008064 <__sinit+0xc>
 80080c0:	0800853c 	.word	0x0800853c
 80080c4:	08007ff1 	.word	0x08007ff1

080080c8 <__sfp>:
 80080c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ca:	4607      	mov	r7, r0
 80080cc:	f7ff ffac 	bl	8008028 <__sfp_lock_acquire>
 80080d0:	4b1e      	ldr	r3, [pc, #120]	; (800814c <__sfp+0x84>)
 80080d2:	681e      	ldr	r6, [r3, #0]
 80080d4:	69b3      	ldr	r3, [r6, #24]
 80080d6:	b913      	cbnz	r3, 80080de <__sfp+0x16>
 80080d8:	4630      	mov	r0, r6
 80080da:	f7ff ffbd 	bl	8008058 <__sinit>
 80080de:	3648      	adds	r6, #72	; 0x48
 80080e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80080e4:	3b01      	subs	r3, #1
 80080e6:	d503      	bpl.n	80080f0 <__sfp+0x28>
 80080e8:	6833      	ldr	r3, [r6, #0]
 80080ea:	b30b      	cbz	r3, 8008130 <__sfp+0x68>
 80080ec:	6836      	ldr	r6, [r6, #0]
 80080ee:	e7f7      	b.n	80080e0 <__sfp+0x18>
 80080f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80080f4:	b9d5      	cbnz	r5, 800812c <__sfp+0x64>
 80080f6:	4b16      	ldr	r3, [pc, #88]	; (8008150 <__sfp+0x88>)
 80080f8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80080fc:	60e3      	str	r3, [r4, #12]
 80080fe:	6665      	str	r5, [r4, #100]	; 0x64
 8008100:	f000 f847 	bl	8008192 <__retarget_lock_init_recursive>
 8008104:	f7ff ff96 	bl	8008034 <__sfp_lock_release>
 8008108:	2208      	movs	r2, #8
 800810a:	4629      	mov	r1, r5
 800810c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008110:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008114:	6025      	str	r5, [r4, #0]
 8008116:	61a5      	str	r5, [r4, #24]
 8008118:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800811c:	f7fd fae6 	bl	80056ec <memset>
 8008120:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008124:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008128:	4620      	mov	r0, r4
 800812a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800812c:	3468      	adds	r4, #104	; 0x68
 800812e:	e7d9      	b.n	80080e4 <__sfp+0x1c>
 8008130:	2104      	movs	r1, #4
 8008132:	4638      	mov	r0, r7
 8008134:	f7ff ff62 	bl	8007ffc <__sfmoreglue>
 8008138:	4604      	mov	r4, r0
 800813a:	6030      	str	r0, [r6, #0]
 800813c:	2800      	cmp	r0, #0
 800813e:	d1d5      	bne.n	80080ec <__sfp+0x24>
 8008140:	f7ff ff78 	bl	8008034 <__sfp_lock_release>
 8008144:	230c      	movs	r3, #12
 8008146:	603b      	str	r3, [r7, #0]
 8008148:	e7ee      	b.n	8008128 <__sfp+0x60>
 800814a:	bf00      	nop
 800814c:	0800853c 	.word	0x0800853c
 8008150:	ffff0001 	.word	0xffff0001

08008154 <_fwalk_reent>:
 8008154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008158:	4606      	mov	r6, r0
 800815a:	4688      	mov	r8, r1
 800815c:	2700      	movs	r7, #0
 800815e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008162:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008166:	f1b9 0901 	subs.w	r9, r9, #1
 800816a:	d505      	bpl.n	8008178 <_fwalk_reent+0x24>
 800816c:	6824      	ldr	r4, [r4, #0]
 800816e:	2c00      	cmp	r4, #0
 8008170:	d1f7      	bne.n	8008162 <_fwalk_reent+0xe>
 8008172:	4638      	mov	r0, r7
 8008174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008178:	89ab      	ldrh	r3, [r5, #12]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d907      	bls.n	800818e <_fwalk_reent+0x3a>
 800817e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008182:	3301      	adds	r3, #1
 8008184:	d003      	beq.n	800818e <_fwalk_reent+0x3a>
 8008186:	4629      	mov	r1, r5
 8008188:	4630      	mov	r0, r6
 800818a:	47c0      	blx	r8
 800818c:	4307      	orrs	r7, r0
 800818e:	3568      	adds	r5, #104	; 0x68
 8008190:	e7e9      	b.n	8008166 <_fwalk_reent+0x12>

08008192 <__retarget_lock_init_recursive>:
 8008192:	4770      	bx	lr

08008194 <__retarget_lock_acquire_recursive>:
 8008194:	4770      	bx	lr

08008196 <__retarget_lock_release_recursive>:
 8008196:	4770      	bx	lr

08008198 <__swhatbuf_r>:
 8008198:	b570      	push	{r4, r5, r6, lr}
 800819a:	460e      	mov	r6, r1
 800819c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081a0:	4614      	mov	r4, r2
 80081a2:	2900      	cmp	r1, #0
 80081a4:	461d      	mov	r5, r3
 80081a6:	b096      	sub	sp, #88	; 0x58
 80081a8:	da07      	bge.n	80081ba <__swhatbuf_r+0x22>
 80081aa:	2300      	movs	r3, #0
 80081ac:	602b      	str	r3, [r5, #0]
 80081ae:	89b3      	ldrh	r3, [r6, #12]
 80081b0:	061a      	lsls	r2, r3, #24
 80081b2:	d410      	bmi.n	80081d6 <__swhatbuf_r+0x3e>
 80081b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081b8:	e00e      	b.n	80081d8 <__swhatbuf_r+0x40>
 80081ba:	466a      	mov	r2, sp
 80081bc:	f000 f902 	bl	80083c4 <_fstat_r>
 80081c0:	2800      	cmp	r0, #0
 80081c2:	dbf2      	blt.n	80081aa <__swhatbuf_r+0x12>
 80081c4:	9a01      	ldr	r2, [sp, #4]
 80081c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081ce:	425a      	negs	r2, r3
 80081d0:	415a      	adcs	r2, r3
 80081d2:	602a      	str	r2, [r5, #0]
 80081d4:	e7ee      	b.n	80081b4 <__swhatbuf_r+0x1c>
 80081d6:	2340      	movs	r3, #64	; 0x40
 80081d8:	2000      	movs	r0, #0
 80081da:	6023      	str	r3, [r4, #0]
 80081dc:	b016      	add	sp, #88	; 0x58
 80081de:	bd70      	pop	{r4, r5, r6, pc}

080081e0 <__smakebuf_r>:
 80081e0:	898b      	ldrh	r3, [r1, #12]
 80081e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081e4:	079d      	lsls	r5, r3, #30
 80081e6:	4606      	mov	r6, r0
 80081e8:	460c      	mov	r4, r1
 80081ea:	d507      	bpl.n	80081fc <__smakebuf_r+0x1c>
 80081ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	6123      	str	r3, [r4, #16]
 80081f4:	2301      	movs	r3, #1
 80081f6:	6163      	str	r3, [r4, #20]
 80081f8:	b002      	add	sp, #8
 80081fa:	bd70      	pop	{r4, r5, r6, pc}
 80081fc:	466a      	mov	r2, sp
 80081fe:	ab01      	add	r3, sp, #4
 8008200:	f7ff ffca 	bl	8008198 <__swhatbuf_r>
 8008204:	9900      	ldr	r1, [sp, #0]
 8008206:	4605      	mov	r5, r0
 8008208:	4630      	mov	r0, r6
 800820a:	f7ff f989 	bl	8007520 <_malloc_r>
 800820e:	b948      	cbnz	r0, 8008224 <__smakebuf_r+0x44>
 8008210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008214:	059a      	lsls	r2, r3, #22
 8008216:	d4ef      	bmi.n	80081f8 <__smakebuf_r+0x18>
 8008218:	f023 0303 	bic.w	r3, r3, #3
 800821c:	f043 0302 	orr.w	r3, r3, #2
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	e7e3      	b.n	80081ec <__smakebuf_r+0xc>
 8008224:	4b0d      	ldr	r3, [pc, #52]	; (800825c <__smakebuf_r+0x7c>)
 8008226:	62b3      	str	r3, [r6, #40]	; 0x28
 8008228:	89a3      	ldrh	r3, [r4, #12]
 800822a:	6020      	str	r0, [r4, #0]
 800822c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008230:	81a3      	strh	r3, [r4, #12]
 8008232:	9b00      	ldr	r3, [sp, #0]
 8008234:	6120      	str	r0, [r4, #16]
 8008236:	6163      	str	r3, [r4, #20]
 8008238:	9b01      	ldr	r3, [sp, #4]
 800823a:	b15b      	cbz	r3, 8008254 <__smakebuf_r+0x74>
 800823c:	4630      	mov	r0, r6
 800823e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008242:	f000 f8d1 	bl	80083e8 <_isatty_r>
 8008246:	b128      	cbz	r0, 8008254 <__smakebuf_r+0x74>
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	f023 0303 	bic.w	r3, r3, #3
 800824e:	f043 0301 	orr.w	r3, r3, #1
 8008252:	81a3      	strh	r3, [r4, #12]
 8008254:	89a0      	ldrh	r0, [r4, #12]
 8008256:	4305      	orrs	r5, r0
 8008258:	81a5      	strh	r5, [r4, #12]
 800825a:	e7cd      	b.n	80081f8 <__smakebuf_r+0x18>
 800825c:	08007ff1 	.word	0x08007ff1

08008260 <_malloc_usable_size_r>:
 8008260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008264:	1f18      	subs	r0, r3, #4
 8008266:	2b00      	cmp	r3, #0
 8008268:	bfbc      	itt	lt
 800826a:	580b      	ldrlt	r3, [r1, r0]
 800826c:	18c0      	addlt	r0, r0, r3
 800826e:	4770      	bx	lr

08008270 <_raise_r>:
 8008270:	291f      	cmp	r1, #31
 8008272:	b538      	push	{r3, r4, r5, lr}
 8008274:	4604      	mov	r4, r0
 8008276:	460d      	mov	r5, r1
 8008278:	d904      	bls.n	8008284 <_raise_r+0x14>
 800827a:	2316      	movs	r3, #22
 800827c:	6003      	str	r3, [r0, #0]
 800827e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008282:	bd38      	pop	{r3, r4, r5, pc}
 8008284:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008286:	b112      	cbz	r2, 800828e <_raise_r+0x1e>
 8008288:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800828c:	b94b      	cbnz	r3, 80082a2 <_raise_r+0x32>
 800828e:	4620      	mov	r0, r4
 8008290:	f000 f830 	bl	80082f4 <_getpid_r>
 8008294:	462a      	mov	r2, r5
 8008296:	4601      	mov	r1, r0
 8008298:	4620      	mov	r0, r4
 800829a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800829e:	f000 b817 	b.w	80082d0 <_kill_r>
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d00a      	beq.n	80082bc <_raise_r+0x4c>
 80082a6:	1c59      	adds	r1, r3, #1
 80082a8:	d103      	bne.n	80082b2 <_raise_r+0x42>
 80082aa:	2316      	movs	r3, #22
 80082ac:	6003      	str	r3, [r0, #0]
 80082ae:	2001      	movs	r0, #1
 80082b0:	e7e7      	b.n	8008282 <_raise_r+0x12>
 80082b2:	2400      	movs	r4, #0
 80082b4:	4628      	mov	r0, r5
 80082b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80082ba:	4798      	blx	r3
 80082bc:	2000      	movs	r0, #0
 80082be:	e7e0      	b.n	8008282 <_raise_r+0x12>

080082c0 <raise>:
 80082c0:	4b02      	ldr	r3, [pc, #8]	; (80082cc <raise+0xc>)
 80082c2:	4601      	mov	r1, r0
 80082c4:	6818      	ldr	r0, [r3, #0]
 80082c6:	f7ff bfd3 	b.w	8008270 <_raise_r>
 80082ca:	bf00      	nop
 80082cc:	20000094 	.word	0x20000094

080082d0 <_kill_r>:
 80082d0:	b538      	push	{r3, r4, r5, lr}
 80082d2:	2300      	movs	r3, #0
 80082d4:	4d06      	ldr	r5, [pc, #24]	; (80082f0 <_kill_r+0x20>)
 80082d6:	4604      	mov	r4, r0
 80082d8:	4608      	mov	r0, r1
 80082da:	4611      	mov	r1, r2
 80082dc:	602b      	str	r3, [r5, #0]
 80082de:	f7fa fa4e 	bl	800277e <_kill>
 80082e2:	1c43      	adds	r3, r0, #1
 80082e4:	d102      	bne.n	80082ec <_kill_r+0x1c>
 80082e6:	682b      	ldr	r3, [r5, #0]
 80082e8:	b103      	cbz	r3, 80082ec <_kill_r+0x1c>
 80082ea:	6023      	str	r3, [r4, #0]
 80082ec:	bd38      	pop	{r3, r4, r5, pc}
 80082ee:	bf00      	nop
 80082f0:	200004f0 	.word	0x200004f0

080082f4 <_getpid_r>:
 80082f4:	f7fa ba3c 	b.w	8002770 <_getpid>

080082f8 <__sread>:
 80082f8:	b510      	push	{r4, lr}
 80082fa:	460c      	mov	r4, r1
 80082fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008300:	f000 f894 	bl	800842c <_read_r>
 8008304:	2800      	cmp	r0, #0
 8008306:	bfab      	itete	ge
 8008308:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800830a:	89a3      	ldrhlt	r3, [r4, #12]
 800830c:	181b      	addge	r3, r3, r0
 800830e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008312:	bfac      	ite	ge
 8008314:	6563      	strge	r3, [r4, #84]	; 0x54
 8008316:	81a3      	strhlt	r3, [r4, #12]
 8008318:	bd10      	pop	{r4, pc}

0800831a <__swrite>:
 800831a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800831e:	461f      	mov	r7, r3
 8008320:	898b      	ldrh	r3, [r1, #12]
 8008322:	4605      	mov	r5, r0
 8008324:	05db      	lsls	r3, r3, #23
 8008326:	460c      	mov	r4, r1
 8008328:	4616      	mov	r6, r2
 800832a:	d505      	bpl.n	8008338 <__swrite+0x1e>
 800832c:	2302      	movs	r3, #2
 800832e:	2200      	movs	r2, #0
 8008330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008334:	f000 f868 	bl	8008408 <_lseek_r>
 8008338:	89a3      	ldrh	r3, [r4, #12]
 800833a:	4632      	mov	r2, r6
 800833c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008340:	81a3      	strh	r3, [r4, #12]
 8008342:	4628      	mov	r0, r5
 8008344:	463b      	mov	r3, r7
 8008346:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800834a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800834e:	f000 b817 	b.w	8008380 <_write_r>

08008352 <__sseek>:
 8008352:	b510      	push	{r4, lr}
 8008354:	460c      	mov	r4, r1
 8008356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800835a:	f000 f855 	bl	8008408 <_lseek_r>
 800835e:	1c43      	adds	r3, r0, #1
 8008360:	89a3      	ldrh	r3, [r4, #12]
 8008362:	bf15      	itete	ne
 8008364:	6560      	strne	r0, [r4, #84]	; 0x54
 8008366:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800836a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800836e:	81a3      	strheq	r3, [r4, #12]
 8008370:	bf18      	it	ne
 8008372:	81a3      	strhne	r3, [r4, #12]
 8008374:	bd10      	pop	{r4, pc}

08008376 <__sclose>:
 8008376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837a:	f000 b813 	b.w	80083a4 <_close_r>
	...

08008380 <_write_r>:
 8008380:	b538      	push	{r3, r4, r5, lr}
 8008382:	4604      	mov	r4, r0
 8008384:	4608      	mov	r0, r1
 8008386:	4611      	mov	r1, r2
 8008388:	2200      	movs	r2, #0
 800838a:	4d05      	ldr	r5, [pc, #20]	; (80083a0 <_write_r+0x20>)
 800838c:	602a      	str	r2, [r5, #0]
 800838e:	461a      	mov	r2, r3
 8008390:	f7fa fa2c 	bl	80027ec <_write>
 8008394:	1c43      	adds	r3, r0, #1
 8008396:	d102      	bne.n	800839e <_write_r+0x1e>
 8008398:	682b      	ldr	r3, [r5, #0]
 800839a:	b103      	cbz	r3, 800839e <_write_r+0x1e>
 800839c:	6023      	str	r3, [r4, #0]
 800839e:	bd38      	pop	{r3, r4, r5, pc}
 80083a0:	200004f0 	.word	0x200004f0

080083a4 <_close_r>:
 80083a4:	b538      	push	{r3, r4, r5, lr}
 80083a6:	2300      	movs	r3, #0
 80083a8:	4d05      	ldr	r5, [pc, #20]	; (80083c0 <_close_r+0x1c>)
 80083aa:	4604      	mov	r4, r0
 80083ac:	4608      	mov	r0, r1
 80083ae:	602b      	str	r3, [r5, #0]
 80083b0:	f7fa fa38 	bl	8002824 <_close>
 80083b4:	1c43      	adds	r3, r0, #1
 80083b6:	d102      	bne.n	80083be <_close_r+0x1a>
 80083b8:	682b      	ldr	r3, [r5, #0]
 80083ba:	b103      	cbz	r3, 80083be <_close_r+0x1a>
 80083bc:	6023      	str	r3, [r4, #0]
 80083be:	bd38      	pop	{r3, r4, r5, pc}
 80083c0:	200004f0 	.word	0x200004f0

080083c4 <_fstat_r>:
 80083c4:	b538      	push	{r3, r4, r5, lr}
 80083c6:	2300      	movs	r3, #0
 80083c8:	4d06      	ldr	r5, [pc, #24]	; (80083e4 <_fstat_r+0x20>)
 80083ca:	4604      	mov	r4, r0
 80083cc:	4608      	mov	r0, r1
 80083ce:	4611      	mov	r1, r2
 80083d0:	602b      	str	r3, [r5, #0]
 80083d2:	f7fa fa32 	bl	800283a <_fstat>
 80083d6:	1c43      	adds	r3, r0, #1
 80083d8:	d102      	bne.n	80083e0 <_fstat_r+0x1c>
 80083da:	682b      	ldr	r3, [r5, #0]
 80083dc:	b103      	cbz	r3, 80083e0 <_fstat_r+0x1c>
 80083de:	6023      	str	r3, [r4, #0]
 80083e0:	bd38      	pop	{r3, r4, r5, pc}
 80083e2:	bf00      	nop
 80083e4:	200004f0 	.word	0x200004f0

080083e8 <_isatty_r>:
 80083e8:	b538      	push	{r3, r4, r5, lr}
 80083ea:	2300      	movs	r3, #0
 80083ec:	4d05      	ldr	r5, [pc, #20]	; (8008404 <_isatty_r+0x1c>)
 80083ee:	4604      	mov	r4, r0
 80083f0:	4608      	mov	r0, r1
 80083f2:	602b      	str	r3, [r5, #0]
 80083f4:	f7fa fa30 	bl	8002858 <_isatty>
 80083f8:	1c43      	adds	r3, r0, #1
 80083fa:	d102      	bne.n	8008402 <_isatty_r+0x1a>
 80083fc:	682b      	ldr	r3, [r5, #0]
 80083fe:	b103      	cbz	r3, 8008402 <_isatty_r+0x1a>
 8008400:	6023      	str	r3, [r4, #0]
 8008402:	bd38      	pop	{r3, r4, r5, pc}
 8008404:	200004f0 	.word	0x200004f0

08008408 <_lseek_r>:
 8008408:	b538      	push	{r3, r4, r5, lr}
 800840a:	4604      	mov	r4, r0
 800840c:	4608      	mov	r0, r1
 800840e:	4611      	mov	r1, r2
 8008410:	2200      	movs	r2, #0
 8008412:	4d05      	ldr	r5, [pc, #20]	; (8008428 <_lseek_r+0x20>)
 8008414:	602a      	str	r2, [r5, #0]
 8008416:	461a      	mov	r2, r3
 8008418:	f7fa fa28 	bl	800286c <_lseek>
 800841c:	1c43      	adds	r3, r0, #1
 800841e:	d102      	bne.n	8008426 <_lseek_r+0x1e>
 8008420:	682b      	ldr	r3, [r5, #0]
 8008422:	b103      	cbz	r3, 8008426 <_lseek_r+0x1e>
 8008424:	6023      	str	r3, [r4, #0]
 8008426:	bd38      	pop	{r3, r4, r5, pc}
 8008428:	200004f0 	.word	0x200004f0

0800842c <_read_r>:
 800842c:	b538      	push	{r3, r4, r5, lr}
 800842e:	4604      	mov	r4, r0
 8008430:	4608      	mov	r0, r1
 8008432:	4611      	mov	r1, r2
 8008434:	2200      	movs	r2, #0
 8008436:	4d05      	ldr	r5, [pc, #20]	; (800844c <_read_r+0x20>)
 8008438:	602a      	str	r2, [r5, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	f7fa f9b9 	bl	80027b2 <_read>
 8008440:	1c43      	adds	r3, r0, #1
 8008442:	d102      	bne.n	800844a <_read_r+0x1e>
 8008444:	682b      	ldr	r3, [r5, #0]
 8008446:	b103      	cbz	r3, 800844a <_read_r+0x1e>
 8008448:	6023      	str	r3, [r4, #0]
 800844a:	bd38      	pop	{r3, r4, r5, pc}
 800844c:	200004f0 	.word	0x200004f0

08008450 <_init>:
 8008450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008452:	bf00      	nop
 8008454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008456:	bc08      	pop	{r3}
 8008458:	469e      	mov	lr, r3
 800845a:	4770      	bx	lr

0800845c <_fini>:
 800845c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800845e:	bf00      	nop
 8008460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008462:	bc08      	pop	{r3}
 8008464:	469e      	mov	lr, r3
 8008466:	4770      	bx	lr
