Data ID	Sub System	Name	ADC No	Packet Type	Packet Subtype	Decode Type	Decode ID1	Decode ID2	Decode ID3	Decode ID4	Raw Format	Eng Format	Eng Eq Type	Eng K1	Eng K2	Sci Units	Sci Format	Sci Eq Type	Sci From Eng	Sci K1	Sci K2	Sci K3	Sci K4	Sci K5	Sci K6	Sci K7	Sci K8	Mux Ch	Eng Limit Type	Eng Yellow Limit	Eng Red Limit	Sci Limit Type	Sci Yellow Limit	Sci Red Limit
1	CDH	+5D_VMON	2	5	0	101	1	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0
2	CDH	+13A_VMON	2	5	0	101	2	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	2	0	0	0	0	0	0
3	CDH	-13A_VMON	2	5	0	101	3	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	3	0	0	0	0	0	0
4	CDH	SPARE_4	2	5	0	101	4	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	4	0	0	0	0	0	0
5	CDH	SPARE_5	2	5	0	101	5	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	5	0	0	0	0	0	0
6	CDH	AGC_TMP	2	5	0	101	6	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	6	0	0	0	0	0	0
7	CDH	DET_TMP	2	5	0	101	7	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	7	0	0	0	0	0	0
8	CDH	RF_TMP	2	5	0	101	8	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	8	0	0	0	0	0	0
9	CDH	CDH_TMP	2	5	0	101	9	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	9	0	0	0	0	0	0
10	CDH	-5.7VREF	2	5	0	101	10	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	10	0	0	0	0	0	0
11	CDH	PS_IMON_2	2	5	0	101	11	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0	0	0	0	11	0	0	0	0	0	0
12	CDH	CDH_GND_REF	2	5	0	101	12	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	12	0	0	0	0	0	0
13	CDH	CTL_TMP	2	5	0	101	13	0	0	0	%d	%.4f	2	1	10	C	%.3f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	13	0	0	0	0	0	0
14	CDH	CTL_+5VMON	2	5	0	101	14	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	14	0	0	0	0	0	0
15	CDH	CTL_+3.3VMON	2	5	0	101	15	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	15	0	0	0	0	0	0
16	CDH	CTL_+2.5VMON	2	5	0	101	16	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	16	0	0	0	0	0	0
17	CDH	CTL_+6VMON	2	5	0	101	17	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	17	0	0	0	0	0	0
18	CDH	CTL_+4VMON	2	5	0	101	18	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	18	0	0	0	0	0	0
19	CDH	CTL_+13VMON	2	5	0	101	19	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	19	0	0	0	0	0	0
20	CDH	CTL_-13VMON	2	5	0	101	20	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	20	0	0	0	0	0	0
21	CDH	PS_TMP	2	5	0	101	21	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	21	0	0	0	0	0	0
22	CDH	5V_IMON	2	5	0	101	22	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0	0	0	0	22	0	0	0	0	0	0
23	CDH	3.3V_IMON	2	5	0	101	23	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0	0	0	0	23	0	0	0	0	0	0
24	CDH	+13V_MON	2	5	0	101	24	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	24	0	0	0	0	0	0
25	CDH	-13V_MON	2	5	0	101	25	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	25	0	0	0	0	0	0
26	CDH	CTL_+5VREF	2	5	0	101	26	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	26	0	0	0	0	0	0
27	CDH	CTL_-5VREF	2	5	0	101	27	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	27	0	0	0	0	0	0
28	CDH	CTL_SPARE	2	5	0	101	28	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	28	0	0	0	0	0	0
29	CDH	IA_L4A_MON	2	5	0	101	29	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	29	0	0	0	0	0	0
30	CDH	IA_L4B_MON	2	5	0	101	30	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	30	0	0	0	0	0	0
31	CDH	SL_TF_MON	2	5	0	101	31	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	31	0	0	0	0	0	0
32	CDH	SL_BB_MON	2	5	0	101	32	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	32	0	0	0	0	0	0
33	CDH	MT_WD_MON	2	5	0	101	33	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	33	0	0	0	0	0	0
34	CDH	MT_EZ_MON	2	5	0	101	34	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	34	0	0	0	0	0	0
35	CDH	MT_MA1_MON	2	5	0	101	35	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	35	0	0	0	0	0	0
36	CDH	MT_MA2_MON	2	5	0	101	36	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	36	0	0	0	0	0	0
37	CDH	MT_FC_MON	2	5	0	101	37	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	37	0	0	0	0	0	0
38	CDH	QD_BS_MON	2	5	0	101	38	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	38	0	0	0	0	0	0
39	CDH	BA_FIL_VMON	2	5	0	101	39	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	39	0	0	0	0	0	0
40	CDH	BA_FIL_IMON	2	5	0	101	40	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	40	0	0	0	0	0	0
41	CDH	BA_FIL_EMIS	2	5	0	101	41	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	41	0	0	0	0	0	0
42	CDH	BA_GRID_IMON	2	5	0	101	42	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0	0	0	0	42	0	0	0	0	0	0
43	CDH	BA_PRES	2	5	0	101	43	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	43	0	0	0	0	0	0
44	CDH	THPRES	2	5	0	101	44	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	44	0	0	0	0	0	0
45	CDH	OS_OL5_MON	2	5	0	101	45	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	45	0	0	0	0	0	0
46	CDH	OS_OL6_MON	2	5	0	101	46	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	46	0	0	0	0	0	0
47	CDH	SL_TB_MON	2	5	0	101	47	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	47	0	0	0	0	0	0
48	CDH	SL_BF_MON	2	5	0	101	48	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	48	0	0	0	0	0	0
49	CDH	SL_EL_MON	2	5	0	101	49	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	49	0	0	0	0	0	0
50	CDH	IA_L1_MON	2	5	0	101	50	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	50	0	0	0	0	0	0
51	CDH	IA_L2_MON	2	5	0	101	51	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	51	0	0	0	0	0	0
52	CDH	IA_L5_MON	2	5	0	101	52	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	52	0	0	0	0	0	0
53	CDH	IA_L6_MON	2	5	0	101	53	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	53	0	0	0	0	0	0
54	CDH	IF_+5REF_MON	2	5	0	101	54	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	54	0	0	0	0	0	0
55	CDH	IF_-5REF_MON	2	5	0	101	55	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	55	0	0	0	0	0	0
56	CDH	IF_TMP	2	5	0	101	56	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	56	0	0	0	0	0	0
57	CDH	IS_TMP	2	5	0	101	57	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.001059882	0.0002323	2.02E-07	0	0	0	57	0	0	0	0	0	0
58	CDH	EXT_THERM2	2	5	0	101	58	0	0	0	%d	%.4f	2	1	10	C	%.1f	1	TRUE	0	1	0	0	0	0	0	0	58	0	0	0	0	0	0
59	CDH	BA_PRES_LO	2	5	0	101	59	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	59	0	0	0	0	0	0
60	CDH	IF_GND_REF	2	5	0	101	60	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	60	0	0	0	0	0	0
61	CDH	SPARE_6	2	5	0	101	61	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	61	0	0	0	0	0	0
62	CDH	CDH_3.3VMON	2	5	0	101	62	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	62	0	0	0	0	0	0
63	CDH	CDH_2.5VMON	2	5	0	101	63	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	63	0	0	0	0	0	0
64	CDH	+160_VMON	2	5	0	101	64	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	64	0	0	0	0	0	0
65	CDH	-160_VMON	2	5	0	101	65	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	65	0	0	0	0	0	0
66	CDH	+80RF_VMON	2	5	0	101	66	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	66	0	0	0	0	0	0
67	CDH	+15RF_VMON	2	5	0	101	67	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	67	0	0	0	0	0	0
68	CDH	-15RF_VMON	2	5	0	101	68	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	68	0	0	0	0	0	0
69	CDH	CDH_+5VREF	2	5	0	101	69	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	69	0	0	0	0	0	0
70	CDH	CDH_-5VREF	2	5	0	101	70	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	70	0	0	0	0	0	0
71	CDH	OS_FIL1_VMON	2	5	0	101	71	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	71	0	0	0	0	0	0
72	CDH	OS_FIL2_VMON	2	5	0	101	72	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	72	0	0	0	0	0	0
73	CDH	OS_FIL_EMON	2	5	0	101	73	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	73	0	0	0	0	0	0
74	CDH	OS_FS1_MON	2	5	0	101	74	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	74	0	0	0	0	0	0
75	CDH	OS_EF1A_MON	2	5	0	101	75	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	75	0	0	0	0	0	0
76	CDH	OS_EF1B_MON	2	5	0	101	76	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	76	0	0	0	0	0	0
77	CDH	OS_EF2A_MON	2	5	0	101	77	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	77	0	0	0	0	0	0
78	CDH	OS_EF2B_MON	2	5	0	101	78	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	78	0	0	0	0	0	0
79	CDH	OS_RES1_MON	2	5	0	101	79	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	79	0	0	0	0	0	0
80	CDH	OS_RES2_MON	2	5	0	101	80	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	80	0	0	0	0	0	0
81	CDH	OS_OL1_MON	2	5	0	101	81	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	81	0	0	0	0	0	0
82	CDH	OS_OL2_MON	2	5	0	101	82	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	82	0	0	0	0	0	0
83	CDH	OS_OL3_MON	2	5	0	101	83	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	83	0	0	0	0	0	0
84	CDH	OS_OL4_MON	2	5	0	101	84	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	84	0	0	0	0	0	0
85	CDH	OS_-5REF_MON	2	5	0	101	85	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	85	0	0	0	0	0	0
86	CDH	OS_GND_REF	2	5	0	101	86	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	86	0	0	0	0	0	0
87	CDH	OS_FIL1_IMON	2	5	0	101	87	0	0	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	87	0	0	0	0	0	0
88	CDH	OS_FIL2_IMON	2	5	0	101	88	0	0	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	88	0	0	0	0	0	0
89	CDH	OS_TRAP_MON	2	5	0	101	89	0	0	0	%d	%.4f	2	1	10	V	%.0f	1	TRUE	0	1	0	0	0	0	0	0	89	0	0	0	0	0	0
90	CDH	OS_FS2_MON	2	5	0	101	90	0	0	0	%d	%.4f	2	1	10	V	%.0f	1	TRUE	0	1	0	0	0	0	0	0	90	0	0	0	0	0	0
91	CDH	OS_EF1C_MON	2	5	0	101	91	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	91	0	0	0	0	0	0
92	CDH	OS_EF1D_MON	2	5	0	101	92	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	92	0	0	0	0	0	0
93	CDH	OS_EF2C_MON	2	5	0	101	93	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	93	0	0	0	0	0	0
94	CDH	OS_EF2D_MON	2	5	0	101	94	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	103	0	0	0	0	0	0
95	CDH	OS_EA1_MON	2	5	0	101	95	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	103	0	0	0	0	0	0
96	CDH	OS_EA2_MON	2	5	0	101	96	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	103	0	0	0	0	0	0
97	CDH	OS_COLA_MON	2	5	0	101	97	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	97	0	0	0	0	0	0
98	CDH	OS_COLB_MON	2	5	0	101	98	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	98	0	0	0	0	0	0
99	CDH	OS_FIL_SEL_ST	2	5	0	101	99	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	99	0	0	0	0	0	0
100	CDH	OS_+5REF_MON	2	5	0	101	100	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	100	0	0	0	0	0	0
101	CDH	OS_+13A_MON	2	5	0	101	101	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	101	0	0	0	0	0	0
102	CDH	OS_TMP	2	5	0	101	102	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	102	0	0	0	0	0	0
103	CDH	OS_SPARE	2	5	0	101	103	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	103	0	0	0	0	0	0
104	CDH	CS_FIL1_VMON	2	5	0	101	104	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	104	0	0	0	0	0	0
105	CDH	CS_FIL2_VMON	2	5	0	101	105	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	105	0	0	0	0	0	0
106	CDH	CS_FIL_EMON	2	5	0	101	106	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	106	0	0	0	0	0	0
107	CDH	CS_FS1_MON	2	5	0	101	107	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	107	0	0	0	0	0	0
108	CDH	CS_EF1A_MON	2	5	0	101	108	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	108	0	0	0	0	0	0
109	CDH	CS_EF1B_MON	2	5	0	101	109	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	109	0	0	0	0	0	0
110	CDH	CS_EF2A_MON	2	5	0	101	110	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	110	0	0	0	0	0	0
111	CDH	CS_EF2B_MON	2	5	0	101	111	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	111	0	0	0	0	0	0
112	CDH	CS_AN1_MON	2	5	0	101	112	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	112	0	0	0	0	0	0
113	CDH	CS_AN2_MON	2	5	0	101	113	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	113	0	0	0	0	0	0
114	CDH	CS_IA_MON	2	5	0	101	114	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	114	0	0	0	0	0	0
115	CDH	CS_IFA_MON	2	5	0	101	115	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	115	0	0	0	0	0	0
116	CDH	CS_IFB_MON	2	5	0	101	116	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	116	0	0	0	0	0	0
117	CDH	CS_NZ_MON	2	5	0	101	117	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	117	0	0	0	0	0	0
118	CDH	CS_-5REF_MON	2	5	0	101	118	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	118	0	0	0	0	0	0
119	CDH	CS_GND_REF	2	5	0	101	119	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	119	0	0	0	0	0	0
120	CDH	CS_FIL1_IMON	2	5	0	101	120	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0	0	0	0	120	0	0	0	0	0	0
121	CDH	CS_FIL2_IMON	2	5	0	101	121	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0	0	0	0	121	0	0	0	0	0	0
122	CDH	CS_TRAP_MON	2	5	0	101	122	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	122	0	0	0	0	0	0
123	CDH	CS_FS2_MON	2	5	0	101	123	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	123	0	0	0	0	0	0
124	CDH	CS_EF1C_MON	2	5	0	101	124	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	124	0	0	0	0	0	0
125	CDH	CS_EF1D_MON	2	5	0	101	125	0	0	0	%d	%.4f	2	1	10	V	%.3f	1	TRUE	0	1	0	0	0	0	0	0	125	0	0	0	0	0	0
126	CDH	CS_EF2C_MON	2	5	0	101	126	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	126	0	0	0	0	0	0
127	CDH	CS_EF2D_MON	2	5	0	101	127	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	127	0	0	0	0	0	0
128	CDH	CS_EA1_MON	2	5	0	101	128	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	128	0	0	0	0	0	0
129	CDH	CS_EA2_MON	2	5	0	101	129	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	129	0	0	0	0	0	0
130	CDH	CS_RP_MON	2	5	0	101	130	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	130	0	0	0	0	0	0
131	CDH	CS_RS_MON	2	5	0	101	131	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	131	0	0	0	0	0	0
132	CDH	CS_FIL_SEL_ST	2	5	0	101	132	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	132	0	0	0	0	0	0
133	CDH	CS_+5REF_MON	2	5	0	101	133	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	133	0	0	0	0	0	0
134	CDH	CS_+13A_MON	2	5	0	101	134	0	0	0	%d	%.4f	2	1	10	A	%.1f	1	TRUE	0	1	0	0	0	0	0	0	134	0	0	0	0	0	0
135	CDH	CS_TMP	2	5	0	101	135	0	0	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	135	0	0	0	0	0	0
136	CDH	CS_SPARE	2	5	0	101	136	0	0	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	136	0	0	0	0	0	0
201	CDH	PS_IMON	1	5	0	101	201	0	0	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0
202	CDH	EM1_IMON	1	5	0	101	202	0	0	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	2	0	0	0	0	0	0
203	CDH	EM2_IMON	1	5	0	101	203	0	0	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	3	0	0	0	0	0	0
204	CDH	MULTANA1	1	5	0	101	204	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	4	0	0	0	0	0	0
205	CDH	MULTANA2	1	5	0	101	205	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	5	0	0	0	0	0	0
206	CDH	RF_AGC_MON	1	5	0	101	206	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	6	0	0	0	0	0	0
207	CDH	VCAP+_MON	1	5	0	101	207	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	7	0	0	0	0	0	0
208	CDH	VCAP-_MON	1	5	0	101	208	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	8	0	0	0	0	0	0
209	CDH	SPARE_209	1	5	0	101	209	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	9	0	0	0	0	0	0
210	CDH	SPARE_210	1	5	0	101	210	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	10	0	0	0	0	0	0
211	CDH	SPARE_0	1	5	0	101	211	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	11	0	0	0	0	0	0
212	CDH	SPARE_1	1	5	0	101	212	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	12	0	0	0	0	0	0
213	CDH	SPARE_2	1	5	0	101	213	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0.00E+00	0	0	0	13	0	0	0	0	0	0
214	CDH	SPARE_3	1	5	0	101	214	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	14	0	0	0	0	0	0
215	CDH	+5VREF_DAC	1	5	0	101	215	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	15	0	0	0	0	0	0
216	CDH	-5VREF_DAC	1	5	0	101	216	0	0	0	%d	%.4f	2	1	10	V	%.4f	1	TRUE	0	1	0	0	0	0	0	0	16	0	0	0	0	0	0
219	CDH	PulseCounter	0	5	0	107	0	0	0	0	%d	%d	1	0	1	Hz	%.2g	1	FALSE	0	37.03703704	0	0	0	0	0	0	0	0	0	0	0	0	0
221	CDH	RF_Cntr	0	5	0	108	0	0	0	0	%d	%d	1	0	0.018518519	MHz	%.6g	1	TRUE	0	0.001	0	0	0	0	0	0	0	0	0	0	0	0	0
601	QMS	OS_FIL1_VCTL	0	6	0	1	16	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
602	QMS	OS_FIL1_ECTL	0	6	0	1	17	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
603	QMS	OS_FS1_VCTL	0	6	0	1	18	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
604	QMS	OS_FIL2_VCTL	0	6	0	1	19	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
605	QMS	OS_FIL2_ECTL	0	6	0	1	20	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
606	QMS	OS_FS2_VCTL	0	6	0	1	21	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
607	QMS	CS_FIL1_VCTL	0	6	0	1	22	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
608	QMS	CS_FIL1_ECTL	0	6	0	1	23	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
609	QMS	CS_FS1_VCTL	0	6	0	1	24	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
610	QMS	CS_FIL2_VCTL	0	6	0	1	25	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
611	QMS	CS_FIL2_ECTL	0	6	0	1	26	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
612	QMS	CS_FS2_VCTL	0	6	0	1	27	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
613	QMS	DT1_VCTL	0	6	0	1	28	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
614	QMS	DT2_VCTL	0	6	0	1	29	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
615	QMS	QB_VCTL	0	6	0	1	30	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
616	QMS	FIL_ON_CTRL	0	6	0	1	32	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
617	QMS	RODAC_CTRL	0	6	0	1	33	2	0xFFFF	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
618	QMS	RODDC_CTL	0	6	0	1	35	2	0xFFFF	0	%d	%.4f	2	1	10	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
619	QMS	RF_FREQ_SET	0	6	0	1	37	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
620	QMS	IP_COUNT	0	6	0	1	44	2	0xFFFF	0	%d	%.4f	1	0	0.0001	s	%.4f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
621	QMS	IP_SETUP	0	6	0	1	46	1	0xFF	0	%d	%.4f	1	0	0.0001	s	%.4f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
622	QMS	FIL_SELECT	0	6	0	1	47	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
623	QMS	BA_FIL_VCTL	0	6	0	1	48	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
624	QMS	CS_NZ_VCTL	0	6	0	1	50	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
625	QMS	MT_MU1_VCTL	0	6	0	1	52	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
626	QMS	MT_MU2_VCTL	0	6	0	1	54	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
627	QMS	CS_EA1_VCTL	0	6	0	1	56	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
628	QMS	CS_AN1_VCTL	0	6	0	1	58	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
629	QMS	CS_EA2_VCTL	0	6	0	1	60	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
630	QMS	CS_AN2_VCTL	0	6	0	1	62	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
631	QMS	QD_BS_VCTL	0	6	0	1	64	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
632	QMS	MT_EZ_VCTL	0	6	0	1	66	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
633	QMS	MT_MA1_VCTL	0	6	0	1	68	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
634	QMS	MT_MA2_VCTL	0	6	0	1	70	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
635	QMS	MT_WD_VCTL	0	6	0	1	72	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
636	QMS	MT_FC_VCTL	0	6	0	1	74	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
637	QMS	OS_EA1_VCTL	0	6	0	1	76	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
638	QMS	OS_RES1_VCTL	0	6	0	1	78	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
639	QMS	OS_EA2_VCTL	0	6	0	1	80	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
640	QMS	OS_RES2_VCTL	0	6	0	1	82	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
641	QMS	OS_OL1_VCTL	0	6	0	1	84	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
642	QMS	OS_OL2_VCTL	0	6	0	1	86	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
643	QMS	OS_COLA_VCTL	0	6	0	1	88	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
644	QMS	OS_COLB_VCTL	0	6	0	1	90	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
645	QMS	CS_IA_VCTL	0	6	0	1	92	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
646	QMS	CS_RP_VCTL	0	6	0	1	94	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
647	QMS	CS_RS_VCTL	0	6	0	1	96	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
648	QMS	IA_L1_VCTL	0	6	0	1	104	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
649	QMS	IA_L2_VCTL	0	6	0	1	106	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
650	QMS	IA_L4A_VCTL	0	6	0	1	108	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
651	QMS	IA_L4B_VCTL	0	6	0	1	110	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
652	QMS	IA_L5_VCTL	0	6	0	1	112	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
653	QMS	IA_L6_VCTL	0	6	0	1	114	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
654	QMS	OS_EF1A_VCTL	0	6	0	1	116	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
655	QMS	OS_EF1B_VCTL	0	6	0	1	118	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
656	QMS	OS_EF1C_VCTL	0	6	0	1	120	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
657	QMS	OS_EF1D_VCTL	0	6	0	1	122	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
658	QMS	OS_EF2A_VCTL	0	6	0	1	124	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
659	QMS	OS_EF2B_VCTL	0	6	0	1	126	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
660	QMS	OS_EF2C_VCTL	0	6	0	1	128	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
661	QMS	OS_EF2D_VCTL	0	6	0	1	130	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
662	QMS	CS_EF1A_VCTL	0	6	0	1	132	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
663	QMS	CS_EF1B_VCTL	0	6	0	1	134	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
664	QMS	CS_EF1C_VCTL	0	6	0	1	136	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
665	QMS	CS_EF1D_VCTL	0	6	0	1	138	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
666	QMS	CS_EF2A_VCTL	0	6	0	1	140	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
667	QMS	CS_EF2B_VCTL	0	6	0	1	142	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
668	QMS	CS_EF2C_VCTL	0	6	0	1	144	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
669	QMS	CS_EF2D_VCTL	0	6	0	1	146	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
670	QMS	OS_OL4_VCTL	0	6	0	1	152	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
671	QMS	CS_IFA_VCTL	0	6	0	1	154	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
672	QMS	CS_IFB_VCTL	0	6	0	1	156	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
673	QMS	SL_TB_VCTL	0	6	0	1	158	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
674	QMS	SL_BB_VCTL	0	6	0	1	160	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
675	QMS	SL_BF_VCTL	0	6	0	1	162	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
676	QMS	SL_EL_VCTL	0	6	0	1	164	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
677	QMS	OS_OL3_VCTL	0	6	0	1	166	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
678	QMS	SL_TF_VCTL	0	6	0	1	168	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
679	QMS	OS_OL5_VCTL	0	6	0	1	170	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
680	QMS	OS_OL6_VCTL	0	6	0	1	172	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
700	TM	TMSync	0	9	0	1	0	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
701	TM	TMTick	0	9	0	1	4	4	0xFFFFFFFF	0	%d	%d	0	0	1	sec	%.2f	1	FALSE	0	0.02	0	0	0	0	0	0	0	0	0	0	0	0	0
702	TM	TMSystemID	0	9	0	1	8	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
703	TM	TMMarker	0	9	0	1	12	4	0xFFFFFFFF	0	%08X	%.0f	0	0	1	na	%.0f	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
704	TM	TMMarkerText	0	9	0	6	16	41	0	0	%s	%s	0	0	1	na	%s	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
901	FSW	SW_VER	0	7	0	1	0	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
902	FSW	PKT_REV	0	7	0	1	4	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
903	FSW	LAST_RESET	0	7	0	1	5	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
904	FSW	LOAD_TYPE	0	7	0	1	6	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
905	FSW	LAST_CMD	0	7	0	1	7	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
906	FSW	N_CMDS	0	7	0	1	8	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
907	FSW	N_CMD_ERRS	0	7	0	1	10	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
908	FSW	BAD_CMD_OP	0	7	0	1	12	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
909	FSW	BAD_CMD_ERR	0	7	0	1	13	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
910	FSW	ZONE_ALERT	0	7	0	1	14	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
911	FSW	INST_MODE	0	7	0	1	15	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
912	FSW	SCRIPT_MODE	0	7	0	1	16	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
913	FSW	TELEM_MODE	0	7	0	1	17	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
914	FSW	LIB_VER	0	7	0	1	18	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
915	FSW	SCRIPT_ID	0	7	0	1	20	2	0xFFFF	1	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
916	FSW	SCRIPT_VER	0	7	0	1	22	2	0xFFFF	2	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
917	FSW	LAST_MARKER	0	7	0	1	24	4	0xFFFFFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
918	FSW	CODE_CSUM	0	7	0	1	28	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
919	FSW	SCRIPT_CSUM	0	7	0	1	32	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
920	FSW	LIB_CSUM	0	7	0	1	36	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
921	FSW	DWELL_MON_ADDR	0	7	0	1	40	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
922	FSW	DWELL_MON_VAL	0	7	0	1	44	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
923	FSW	SIDE_A	0	7	0	1	48	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
924	FSW	POWER_STAT	0	7	0	1	49	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
925	FSW	ALARM_STAT	0	7	0	1	50	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
926	FSW	ALARM_LEVEL	0	7	0	1	51	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
927	FSW	N_ALARMS	0	7	0	1	52	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
928	FSW	N_ALARM_ENAB	0	7	0	1	54	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
929	FSW	N_ALARM_ACTIVE	0	7	0	1	56	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
930	FSW	LAST_FILE_ID	0	7	0	1	58	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
931	FSW	MEM_ALLOC	0	7	0	1	60	4	0xFFFFFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
932	FSW	MEM_FREE	0	7	0	1	64	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
933	FSW	LARGEST_FREE_BLOCK	0	7	0	1	68	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
934	FSW	N_ALLOCS	0	7	0	1	72	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0.00E+00	0	0	0	0	0	0	0	0	0	0	0
935	FSW	N_FREES	0	7	0	1	76	4	0xFFFFFFFF	0	%08X	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
936	FSW	PS_IMON	0	7	0	1	80	2	0xFFFF	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
937	FSW	EM1_IMON	0	7	0	1	82	2	0xFFFF	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
938	FSW	EM2_IMON	0	7	0	1	84	2	0xFFFF	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
939	FSW	AGC_TMP	0	7	0	1	86	2	0xFFFF	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	0	0	0	0	0	0	0
940	FSW	DET_TMP	0	7	0	1	88	2	0xFFFF	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	0	0	0	0	0	0	0
941	FSW	RF_TMP	0	7	0	1	90	2	0xFFFF	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	0	0	0	0	0	0	0
942	FSW	CDH_TMP	0	7	0	1	92	2	0xFFFF	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	0	0	0	0	0	0	0
943	FSW	CTL_TMP	0	7	0	1	94	2	0xFFFF	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	0	0	0	0	0	0	0
944	FSW	PS_TMP	0	7	0	1	96	2	0xFFFF	0	%d	%.4f	2	1	10	C	%.1f	4	FALSE	32768	18700	0.000925626	0.000222443	1.23E-07	0	0	0	0	0	0	0	0	0	0
945	FSW	OS_FIL_EMON	0	7	0	1	98	2	0xFFFF	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
946	FSW	CS_FIL_EMON	0	7	0	1	100	2	0xFFFF	0	%d	%.4f	2	1	10	A	%.4f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
947	FSW	THERM_PRESS	0	7	0	1	102	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
948	FSW	MISSED_TIME_CODES	0	7	0	1	104	2	0xFFFF	0	%d	%.4f	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
949	FSW	MISSED_ZONE_ALERTS	0	7	0	1	106	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1000	SIM	FPGA_REV	0	11	0	1	1	1	0xFF	0	%d	na	0	0	1	na	na	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1001	SIM	RF1_T	0	11	0	1	5	2	0xFFF	0	%d	%.0f	1	0	1	C	%.2f	101	FALSE	2490	2.6452	0.2534	2.61E-06	0.115913	-242.184	0	0	0	0	0	0	0	0	0
1002	SIM	RF2_T	0	11	0	1	7	2	0xFFF	0	%d	%.0f	1	0	1	C	%.2f	101	FALSE	2490	2.6452	0.2534	2.61E-06	0.115913	-242.184	0	0	0	0	0	0	0	0	0
1003	SIM	Bakeout_T	0	11	0	1	9	2	0xFFF	0	%d	%.0f	1	0	1	C	%.2f	101	FALSE	2490	2.6452	0.2534	2.61E-06	0.115913	-242.184	0	0	0	0	0	0	0	0	0
1004	SIM	MEB1_T	0	11	0	1	11	2	0xFFF	0	%d	%.0f	1	0	1	C	%.2f	101	FALSE	2490	2.6452	0.2534	2.61E-06	0.115913	-242.184	0	0	0	0	0	0	0	0	0
1005	SIM	MEB2_T	0	11	0	1	13	2	0xFFF	0	%d	%.0f	1	0	1	C	%.2f	101	FALSE	2490	2.6452	0.2534	2.61E-06	0.115913	-242.184	0	0	0	0	0	0	0	0	0
1006	SIM	Bakeout_HTR_I	0	11	0	1	17	2	0xFFF	0	%d	%.3f	1	0	0.001221001	A	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1007	SIM	MEB_HTR_I	0	11	0	1	19	2	0xFFF	0	%d	%.3f	1	0	0.001221001	A	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1008	SIM	RF_HTR_I	0	11	0	1	21	2	0xFFF	0	%d	%.3f	1	0	0.001221001	A	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1009	SIM	NIGMS_V	0	11	0	1	23	2	0xFFF	0	%d	%.3f	1	0	0.009133089	V	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1010	SIM	NIGMS_I	0	11	0	1	25	2	0xFFF	0	%d	%.3f	1	0	0.001221001	A	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1011	SIM	NIGMS_Integrated_I	0	11	0	1	27	4	0xFFFFFFFF	0	%d	%.3f	1	0	0.001667033	A*ms	%.4f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1012	SIM	Rack_PS_Status	0	11	0	1	31	1	0x1	0	%d	%.0f	0	0	0	na	na	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1013	SIM	Rack_PS_V	0	11	0	1	32	2	0xFFFF	0	%d	%.3f	1	0	0.000762939	V	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1014	SIM	Rack_PS_I	0	11	0	1	34	2	0xFFFF	0	%d	%.3f	1	0	0.000762939	A	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1015	SIM	Rack_PS_I_Lim	0	11	0	1	36	2	0xFFFF	0	%d	%.3f	1	0	0.000762939	A	%.2f	0	TRUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC_SPARE	0	6	0	1	31	1	0xFF	0	%d	%.4f	1	0	0.00390625	V	%.1f	1	TRUE	0	5	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	AMUX_ADDR1	0	6	0	1	38	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	AMUX_ADDR2	0	6	0	1	39	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	AMUX_ADDR3	0	6	0	1	40	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	AMUX_ADDR4	0	6	0	1	41	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	SERIAL_NUM_SET	0	6	0	1	42	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	WAIT	0	6	0	1	43	1	0xFF	0	%d	%d	0	0	0	na	%d	0	FALSE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC8B_SPARE1	0	6	0	1	98	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC8B_SPARE2	0	6	0	1	100	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC8B_SPARE3	0	6	0	1	102	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC12USPARE1	0	6	0	1	148	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC12USPARE2	0	6	0	1	150	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC12BSPARE1	0	6	0	1	174	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC12BSPARE2	0	6	0	1	176	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC12BSPARE3	0	6	0	1	178	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC16BSPARE1	0	6	0	1	180	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	DAC16BSPARE2	0	6	0	1	182	2	0xFFFF	0	%d	%.4f	0	0	1	V	%.1f	1	TRUE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	SYNC_CODE	0	6	0	1	184	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	SERIAL_NUM	0	6	0	1	185	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	COUNT1	0	6	0	1	186	3	0xFFFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	COUNT2	0	6	0	1	189	3	0xFFFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	RF_FREQ	0	6	0	1	192	3	0xFFFFFF	0	%d	%d	0	0	18.51851852	MHz	%.6g	0	FALSE	0	18.51851852	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	AMUX1	0	6	0	1	195	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	AMUX2	0	6	0	1	197	2	0xFFFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_PARITY_ERR_COUNT	0	6	0	1	199	1	0xF0	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	ADC_LATCHUP_STATUS	0	6	0	1	199	1	0x03	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_SYNC_CODE	0	6	0	1	200	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_SERIAL_NUM	0	6	0	1	201	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_IMM_CMD_COUNT	0	6	0	1	202	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_MSEQ_CMD_COUNT	0	6	0	1	203	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_DIGITAL_STATUS	0	6	0	1	204	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_ERROR_STATUS	0	6	0	1	205	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_ERROR_COUNT	0	6	0	1	206	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	QMS	CTL_PACKET_COUNT	0	6	0	1	207	1	0xFF	0	%d	%d	0	0	1	na	%d	0	FALSE	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
