Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Mar 12 00:44:18 2022
| Host         : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_pipeline_analysis -file ./output/conv2_9/report/pipeline2.rpt -max_added_latency 2 -include_paths_to_pipeline
| Design       : top
| Device       : xcvu9p-flga2104-2L-e
--------------------------------------------------------------------------------------------------------------------------------------

Pipeline analysis report

1. Report Description and Glossary
----------------------------------

Description:
This report shows a "what-if" analysis of potential Fmax increase as a result of
hypothetically inserting pipeline stages in the design's feed-forward paths. The
entry for Added Latency of 0 reflects the current design performance with no
pipeline stages added.

The -report_loops option shows the slowest path within a sequential feedback loop.
Sequential loops cannot be pipelined. These are paths starting from and ending at
the same sequential cell, and may have zero, one, or more sequential cells in the
feedback path.

Glossary:
Clock : The timing clock of the paths being analyzed for performance increase through pipelining
Added Latency : Number of added pipeline stages
Ideal Fmax : The current Fmax
Ideal Delay : The current minimum clock period
Requirement : The required maximum delay based on the timing constraints
WNS : Requirement minus delay
Added Pipe Reg : Maximum number of pipeline registers to add to the design for the given Added Latency
Total Pipe Reg : Total number of pipeline registers to add to the clock group for the given Added Latency
Pipeline Insertion Startpoint : Cell startpoint of path with longest delay
Pipeline Insertion Endpoint : Cell endpoint of path with longest delay

2. Maximum improvements by stage insertion
------------------------------------------

Intra-Clock Summary
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+---------------------------------------+------------------------------------+
| Clock         | Added Latency | Ideal Fmax (MHz) | Ideal Delay (ns) | Requirement (ns) | WNS (ns)* | Added Pipe Reg | Total Pipe Reg | Pipeline Insertion Startpoint         | Pipeline Insertion Endpoint        |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+---------------------------------------+------------------------------------+
| virtual_clock |       0       |      327.98      |       3.049      |       4.000      |   0.951   |       n/a      |        0       | conv/add000103/out__404_carry__1/O[4] | reg_out/reg_out_reg[22]/D          |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+---------------------------------------+------------------------------------+
| virtual_clock |       1       |      343.65      |       2.910      |       4.000      |   1.090   |       46       |       46       | conv/add000103/out__50_carry/CO[7]    | conv/add000103/out__50_carry__0/CI |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+---------------------------------------+------------------------------------+
| virtual_clock |       2       |      687.29      |       1.455      |       4.000      |   2.545   |       46       |       92       | conv/add000103/out__50_carry/CO[7]    | conv/add000103/out__50_carry__0/CI |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+---------------------------------------+------------------------------------+


* This is estimated WNS value. For the most accurate timing information please 
run report_timing.

Paths to pipeline
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| Clock/PathGroup             | Path Cut | Added Pipe Reg | Startpoint                            | Endpoint                                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     0    |        2       | conv/add000103/out__50_carry__0/O[5]  | conv/add000103/out__130_carry__0/S[5]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     1    |        2       | conv/add000103/out__130_carry/CO[7]   | conv/add000103/out__130_carry__0/CI        |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     2    |        2       | conv/add000103/out__404_carry/CO[7]   | conv/add000103/out__404_carry__0/CI        |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     3    |        2       | conv/add000103/out__50_carry__0/O[7]  | conv/add000103/out__130_carry__0/DI[7]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     4    |        2       | conv/add000103/out__50_carry__0/O[0]  | conv/add000103/out__130_carry__0/DI[0]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     5    |        2       | conv/add000103/out__50_carry__0/O[6]  | conv/add000103/out__130_carry__0/DI[6]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     6    |        2       | conv/add000103/out__50_carry__0/O[5]  | conv/add000103/out__130_carry__0/DI[5]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     7    |        2       | conv/add000103/out__50_carry__0/O[2]  | conv/add000103/out__130_carry__0/DI[2]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     8    |        2       | conv/add000103/out__50_carry__0/O[3]  | conv/add000103/out__130_carry__0/DI[3]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |     9    |        2       | conv/add000103/out__50_carry__0/O[3]  | conv/add000103/out__130_carry__0/S[3]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    10    |        2       | conv/add000103/out__50_carry__0/O[6]  | conv/add000103/out__130_carry__0/S[6]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    11    |        2       | conv/add000103/out__50_carry__0/O[1]  | conv/add000103/out__130_carry__0/DI[1]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    12    |        2       | conv/add000103/out__404_carry/O[6]    | reg_out/reg_out_reg[8]/D                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    13    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[8]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    14    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[9]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    15    |        2       | conv/add000103/out__404_carry/O[7]    | reg_out/reg_out_reg[9]/D                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    16    |        2       | conv/add000103/out__404_carry/O[3]    | reg_out/reg_out_reg[5]/D                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    17    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[4]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    18    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[5]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    19    |        2       | conv/add000103/out__404_carry/O[4]    | reg_out/reg_out_reg[6]/D                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    20    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[6]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    21    |        2       | conv/add000103/out__404_carry/O[5]    | reg_out/reg_out_reg[7]/D                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    22    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[7]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    23    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[3]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    24    |        2       | conv/add000103/out__404_carry/O[1]    | reg_out/reg_out_reg[3]/D                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    25    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[19]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    26    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[21]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    27    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[20]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    28    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[18]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    29    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[15]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    30    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[16]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    31    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[17]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    32    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[13]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    33    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[14]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    34    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[12]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    35    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[11]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    36    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[10]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    37    |        2       | conv/add000103/out__50_carry__0/O[4]  | conv/add000103/out__130_carry__0/S[4]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    38    |        2       | conv/add000103/out__50_carry__0/O[0]  | conv/add000103/out__130_carry__0/S[0]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    39    |        2       | conv/add000103/out__50_carry__0/O[4]  | conv/add000103/out__130_carry__0/DI[4]     |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    40    |        2       | conv/add000103/out__50_carry__0/O[1]  | conv/add000103/out__130_carry__0/S[1]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    41    |        2       | conv/add000103/out__50_carry__0/O[2]  | conv/add000103/out__130_carry__0/S[2]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    42    |        2       | conv/add000103/out__50_carry__0/O[7]  | conv/add000103/out__130_carry__0/S[7]      |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    43    |        2       | conv/add000103/out__50_carry__0/CO[7] | genblk1[0].reg_in/out__130_carry__1_i_1/CI |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    44    |        2       | ctrl_IBUF_inst/IBUFCTRL_INST/O        | reg_out/reg_out_reg[22]/CE                 |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+
| virtual_clock/virtual_clock |    45    |        2       | conv/add000103/out__404_carry/O[2]    | reg_out/reg_out_reg[4]/D                   |
+-----------------------------+----------+----------------+---------------------------------------+--------------------------------------------+


