Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -debug typical test_top -s test_top.sim 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1770] port ARADDR remains unconnected for this instance [/home/yamaguchi/CPU-Emperor/core/src/test_top.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100ps
Compiling module work.core_decode
Compiling module work.core_alu
Compiling module work.core_reg
Compiling module work.core_top
Compiling module work.test_top
ERROR: [XSIM 43-3315] Signal SIGINT received.
