
module rising_edge(
input sgnl, 
input clk, 
output  pe   );

reg previous;
always@(posedge clk)
begin 
previous <= sgnl ;
end 
 
 assign pe = ~previous & sgnl;
 
endmodule