{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@236:258@HdlStmProcess", "end\n\nassign up_tlf_rd = up_rreq && up_raddr == 'h114;\nassign up_bl_partial = response_valid & response_ready & response_partial & up_dma_enable_tlen_reporting;\n\nalways @(posedge clk) begin\n  if (ctrl_enable == 1'b0) begin\n    up_partial_length_valid <= 1'b0;\n  end else begin\n    if (up_bl_partial == 1'b1) begin\n      up_partial_length_valid <= 1'b1;\n    end else if (up_tlf_rd == 1'b1) begin\n      up_partial_length_valid <= 1'b0;\n    end else if (up_tlf_valid == 1'b1) begin\n      up_partial_length_valid <= 1'b1;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (ctrl_enable == 1'b0) begin\n    up_measured_transfer_length <= 'h0;\n  end else if (response_valid == 1'b1 && response_ready == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[241, "always @(posedge clk) begin\n"], [242, "  if (ctrl_enable == 1'b0) begin\n"], [243, "    up_partial_length_valid <= 1'b0;\n"], [244, "  end else begin\n"], [245, "    if (up_bl_partial == 1'b1) begin\n"], [246, "      up_partial_length_valid <= 1'b1;\n"], [247, "    end else if (up_tlf_rd == 1'b1) begin\n"], [249, "    end else if (up_tlf_valid == 1'b1) begin\n"], [250, "      up_partial_length_valid <= 1'b1;\n"], [253, "end\n"]], "Add": [[247, "  always @(posedge clk) begin\n"], [247, "    if (ctrl_enable == 1'b0) begin\n"], [250, "    end else begin\n"], [250, "      if (up_bl_partial == 1'b1) begin\n"], [250, "        up_partial_length_valid <= 1'b1;\n"], [250, "      end else if (up_tlf_rd == 1'b1) begin\n"], [250, "        up_partial_length_valid <= 1'b0;\n"], [250, "      end else if (up_tlf_valid == 1'b1) begin\n"], [250, "        up_partial_length_valid <= 1'b1;\n"], [250, "      end\n"]]}}