<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsRegisterBankInfo.h source code [llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MipsGenRegisterBankInfo,llvm::MipsRegisterBankInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsRegisterBankInfo.h.html'>MipsRegisterBankInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsRegisterBankInfo.h -----------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the targeting of the RegisterBankInfo class for Mips.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSREGISTERBANKINFO_H">LLVM_LIB_TARGET_MIPS_MIPSREGISTERBANKINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MIPSREGISTERBANKINFO_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSREGISTERBANKINFO_H">LLVM_LIB_TARGET_MIPS_MIPSREGISTERBANKINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/GET_REGBANK_DECLARATIONS" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</dfn></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html">"MipsGenRegisterBank.inc"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type def" id="llvm::MipsGenRegisterBankInfo" title='llvm::MipsGenRegisterBankInfo' data-ref="llvm::MipsGenRegisterBankInfo" data-ref-filename="llvm..MipsGenRegisterBankInfo">MipsGenRegisterBankInfo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> {</td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_CLASS" data-ref="_M/GET_TARGET_REGBANK_CLASS">GET_TARGET_REGBANK_CLASS</dfn></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html">"MipsGenRegisterBank.inc"</a></u></td></tr>
<tr><th id="28">28</th><td>};</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i class="doc">/// This class provides the information for the target register banks.</i></td></tr>
<tr><th id="31">31</th><td><b>class</b> <dfn class="type def" id="llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</dfn> final : <b>public</b> <a class="type" href="#llvm::MipsGenRegisterBankInfo" title='llvm::MipsGenRegisterBankInfo' data-ref="llvm::MipsGenRegisterBankInfo" data-ref-filename="llvm..MipsGenRegisterBankInfo">MipsGenRegisterBankInfo</a> {</td></tr>
<tr><th id="32">32</th><td><b>public</b>:</td></tr>
<tr><th id="33">33</th><td>  <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::MipsRegisterBankInfo::MipsRegisterBankInfo' data-ref="_ZN4llvm20MipsRegisterBankInfoC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfoC1ERKNS_18TargetRegisterInfoE">MipsRegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="1TRI" data-ref-filename="1TRI">TRI</dfn>);</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="virtual decl fn" id="_ZNK4llvm20MipsRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::MipsRegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm20MipsRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="2RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="2RC" data-ref-filename="2RC">RC</dfn>,</td></tr>
<tr><th id="36">36</th><td>                                             <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>) <em>const</em> override;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="39">39</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <i class="doc">/// Here we have to narrowScalar s64 operands to s32, combine away G_MERGE or</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// G_UNMERGE and erase instructions that became dead in the process. We</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">  /// manually assign bank to def operand of all new instructions that were</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">  /// created in the process since they will not end up in RegBankSelect loop.</i></td></tr>
<tr><th id="45">45</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm20MipsRegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::MipsRegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm20MipsRegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col4 decl" id="4OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="4OpdMapper" data-ref-filename="4OpdMapper">OpdMapper</dfn>) <em>const</em> override;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <i class="doc">/// RegBankSelect determined that s64 operand is better to be split into two</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// s32 operands in gprb. Here we manually set register banks of def operands</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">  /// of newly created instructions since they will not get regbankselected.</i></td></tr>
<tr><th id="50">50</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::setRegBank' data-ref="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE">setRegBank</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI" data-ref-filename="5MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="6MRI" data-ref-filename="6MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>private</b>:</td></tr>
<tr><th id="53">53</th><td>  <i class="doc">/// Some instructions are used with both floating point and integer operands.</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">  /// We assign InstType to such instructions as it helps us to avoid cross bank</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// copies. InstType deppends on context.</i></td></tr>
<tr><th id="56">56</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</dfn> {</td></tr>
<tr><th id="57">57</th><td>    <i class="doc">/// Temporary type, when visit(..., nullptr) finishes will convert to one of</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">    /// the remaining types: Integer, FloatingPoint or Ambiguous.</i></td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::MipsRegisterBankInfo::NotDetermined" title='llvm::MipsRegisterBankInfo::NotDetermined' data-ref="llvm::MipsRegisterBankInfo::NotDetermined" data-ref-filename="llvm..MipsRegisterBankInfo..NotDetermined">NotDetermined</dfn>,</td></tr>
<tr><th id="60">60</th><td>    <i class="doc">/// Connected with instruction that interprets 'bags of bits' as integers.</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">    /// Select gprb to avoid cross bank copies.</i></td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::MipsRegisterBankInfo::Integer" title='llvm::MipsRegisterBankInfo::Integer' data-ref="llvm::MipsRegisterBankInfo::Integer" data-ref-filename="llvm..MipsRegisterBankInfo..Integer">Integer</dfn>,</td></tr>
<tr><th id="63">63</th><td>    <i class="doc">/// Connected with instruction that interprets 'bags of bits' as floating</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">    /// point numbers. Select fprb to avoid cross bank copies.</i></td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::MipsRegisterBankInfo::FloatingPoint" title='llvm::MipsRegisterBankInfo::FloatingPoint' data-ref="llvm::MipsRegisterBankInfo::FloatingPoint" data-ref-filename="llvm..MipsRegisterBankInfo..FloatingPoint">FloatingPoint</dfn>,</td></tr>
<tr><th id="66">66</th><td>    <i class="doc">/// Represents moving 'bags of bits' around. Select same bank for entire</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">    /// chain to avoid cross bank copies. Currently we select fprb for s64 and</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">    /// gprb for s32 Ambiguous operands.</i></td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::MipsRegisterBankInfo::Ambiguous" title='llvm::MipsRegisterBankInfo::Ambiguous' data-ref="llvm::MipsRegisterBankInfo::Ambiguous" data-ref-filename="llvm..MipsRegisterBankInfo..Ambiguous">Ambiguous</dfn>,</td></tr>
<tr><th id="70">70</th><td>    <i class="doc">/// Only used for s64. Unlike Ambiguous s64, AmbiguousWithMergeOrUnmerge s64</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">    /// is mapped to gprb (legalized using narrow scalar to s32).</i></td></tr>
<tr><th id="72">72</th><td>    <dfn class="enum" id="llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge" title='llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge' data-ref="llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousWithMergeOrUnmerge">AmbiguousWithMergeOrUnmerge</dfn></td></tr>
<tr><th id="73">73</th><td>  };</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguous_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj">isAmbiguous_64</dfn>(<a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col7 decl" id="7InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="7InstTy" data-ref-filename="7InstTy">InstTy</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8OpSize" title='OpSize' data-type='unsigned int' data-ref="8OpSize" data-ref-filename="8OpSize">OpSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="76">76</th><td>    <b>if</b> (<a class="local col7 ref" href="#7InstTy" title='InstTy' data-ref="7InstTy" data-ref-filename="7InstTy">InstTy</a> == <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::Ambiguous" title='llvm::MipsRegisterBankInfo::Ambiguous' data-ref="llvm::MipsRegisterBankInfo::Ambiguous" data-ref-filename="llvm..MipsRegisterBankInfo..Ambiguous">Ambiguous</a> &amp;&amp; <a class="local col8 ref" href="#8OpSize" title='OpSize' data-ref="8OpSize" data-ref-filename="8OpSize">OpSize</a> == <var>64</var>)</td></tr>
<tr><th id="77">77</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="78">78</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_32ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguous_32' data-ref="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_32ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_32ENS0_8InstTypeEj">isAmbiguous_32</dfn>(<a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col9 decl" id="9InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="9InstTy" data-ref-filename="9InstTy">InstTy</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10OpSize" title='OpSize' data-type='unsigned int' data-ref="10OpSize" data-ref-filename="10OpSize">OpSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="82">82</th><td>    <b>if</b> (<a class="local col9 ref" href="#9InstTy" title='InstTy' data-ref="9InstTy" data-ref-filename="9InstTy">InstTy</a> == <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::Ambiguous" title='llvm::MipsRegisterBankInfo::Ambiguous' data-ref="llvm::MipsRegisterBankInfo::Ambiguous" data-ref-filename="llvm..MipsRegisterBankInfo..Ambiguous">Ambiguous</a> &amp;&amp; <a class="local col0 ref" href="#10OpSize" title='OpSize' data-ref="10OpSize" data-ref-filename="10OpSize">OpSize</a> == <var>32</var>)</td></tr>
<tr><th id="83">83</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="84">84</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo18isAmbiguous_32or64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguous_32or64' data-ref="_ZNK4llvm20MipsRegisterBankInfo18isAmbiguous_32or64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo18isAmbiguous_32or64ENS0_8InstTypeEj">isAmbiguous_32or64</dfn>(<a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col1 decl" id="11InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="11InstTy" data-ref-filename="11InstTy">InstTy</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12OpSize" title='OpSize' data-type='unsigned int' data-ref="12OpSize" data-ref-filename="12OpSize">OpSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (<a class="local col1 ref" href="#11InstTy" title='InstTy' data-ref="11InstTy" data-ref-filename="11InstTy">InstTy</a> == <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::Ambiguous" title='llvm::MipsRegisterBankInfo::Ambiguous' data-ref="llvm::MipsRegisterBankInfo::Ambiguous" data-ref-filename="llvm..MipsRegisterBankInfo..Ambiguous">Ambiguous</a> &amp;&amp; (<a class="local col2 ref" href="#12OpSize" title='OpSize' data-ref="12OpSize" data-ref-filename="12OpSize">OpSize</a> == <var>32</var> || <a class="local col2 ref" href="#12OpSize" title='OpSize' data-ref="12OpSize" data-ref-filename="12OpSize">OpSize</a> == <var>64</var>))</td></tr>
<tr><th id="89">89</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguousWithMergeOrUnmerge_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj">isAmbiguousWithMergeOrUnmerge_64</dfn>(<a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col3 decl" id="13InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="13InstTy" data-ref-filename="13InstTy">InstTy</dfn>,</td></tr>
<tr><th id="94">94</th><td>                                        <em>unsigned</em> <dfn class="local col4 decl" id="14OpSize" title='OpSize' data-type='unsigned int' data-ref="14OpSize" data-ref-filename="14OpSize">OpSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="95">95</th><td>    <b>if</b> (<a class="local col3 ref" href="#13InstTy" title='InstTy' data-ref="13InstTy" data-ref-filename="13InstTy">InstTy</a> == <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge" title='llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge' data-ref="llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousWithMergeOrUnmerge">AmbiguousWithMergeOrUnmerge</a> &amp;&amp; <a class="local col4 ref" href="#14OpSize" title='OpSize' data-ref="14OpSize" data-ref-filename="14OpSize">OpSize</a> == <var>64</var>)</td></tr>
<tr><th id="96">96</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isFloatingPoint_32or64' data-ref="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj">isFloatingPoint_32or64</dfn>(<a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col5 decl" id="15InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="15InstTy" data-ref-filename="15InstTy">InstTy</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16OpSize" title='OpSize' data-type='unsigned int' data-ref="16OpSize" data-ref-filename="16OpSize">OpSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>    <b>if</b> (<a class="local col5 ref" href="#15InstTy" title='InstTy' data-ref="15InstTy" data-ref-filename="15InstTy">InstTy</a> == <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::FloatingPoint" title='llvm::MipsRegisterBankInfo::FloatingPoint' data-ref="llvm::MipsRegisterBankInfo::FloatingPoint" data-ref-filename="llvm..MipsRegisterBankInfo..FloatingPoint">FloatingPoint</a> &amp;&amp; (<a class="local col6 ref" href="#16OpSize" title='OpSize' data-ref="16OpSize" data-ref-filename="16OpSize">OpSize</a> == <var>32</var> || <a class="local col6 ref" href="#16OpSize" title='OpSize' data-ref="16OpSize" data-ref-filename="16OpSize">OpSize</a> == <var>64</var>))</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="103">103</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="104">104</th><td>  }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo18isFloatingPoint_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isFloatingPoint_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo18isFloatingPoint_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo18isFloatingPoint_64ENS0_8InstTypeEj">isFloatingPoint_64</dfn>(<a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col7 decl" id="17InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="17InstTy" data-ref-filename="17InstTy">InstTy</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18OpSize" title='OpSize' data-type='unsigned int' data-ref="18OpSize" data-ref-filename="18OpSize">OpSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="107">107</th><td>    <b>if</b> (<a class="local col7 ref" href="#17InstTy" title='InstTy' data-ref="17InstTy" data-ref-filename="17InstTy">InstTy</a> == <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::FloatingPoint" title='llvm::MipsRegisterBankInfo::FloatingPoint' data-ref="llvm::MipsRegisterBankInfo::FloatingPoint" data-ref-filename="llvm..MipsRegisterBankInfo..FloatingPoint">FloatingPoint</a> &amp;&amp; <a class="local col8 ref" href="#18OpSize" title='OpSize' data-ref="18OpSize" data-ref-filename="18OpSize">OpSize</a> == <var>64</var>)</td></tr>
<tr><th id="108">108</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="109">109</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="110">110</th><td>  }</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo12isInteger_32ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isInteger_32' data-ref="_ZNK4llvm20MipsRegisterBankInfo12isInteger_32ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo12isInteger_32ENS0_8InstTypeEj">isInteger_32</dfn>(<a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col9 decl" id="19InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="19InstTy" data-ref-filename="19InstTy">InstTy</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpSize" title='OpSize' data-type='unsigned int' data-ref="20OpSize" data-ref-filename="20OpSize">OpSize</dfn>) <em>const</em> {</td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (<a class="local col9 ref" href="#19InstTy" title='InstTy' data-ref="19InstTy" data-ref-filename="19InstTy">InstTy</a> == <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::Integer" title='llvm::MipsRegisterBankInfo::Integer' data-ref="llvm::MipsRegisterBankInfo::Integer" data-ref-filename="llvm..MipsRegisterBankInfo..Integer">Integer</a> &amp;&amp; <a class="local col0 ref" href="#20OpSize" title='OpSize' data-ref="20OpSize" data-ref-filename="20OpSize">OpSize</a> == <var>32</var>)</td></tr>
<tr><th id="114">114</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="115">115</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i class="doc">/// Some generic instructions have operands that can be mapped to either fprb</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// or gprb e.g. for G_LOAD we consider only operand 0 as ambiguous, operand 1</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// is always gprb since it is a pointer.</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  /// This class provides containers for MI's ambiguous:</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  /// DefUses : MachineInstrs that use one of MI's ambiguous def operands.</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// UseDefs : MachineInstrs that define MI's ambiguous use operands.</i></td></tr>
<tr><th id="124">124</th><td>  <b>class</b> <dfn class="type def" id="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer">AmbiguousRegDefUseContainer</dfn> {</td></tr>
<tr><th id="125">125</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <dfn class="decl field" id="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer..DefUses">DefUses</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <dfn class="decl field" id="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer..UseDefs">UseDefs</dfn>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <em>void</em> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='llvm::Register' data-ref="21Reg" data-ref-filename="21Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="22MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="22MRI" data-ref-filename="22MRI">MRI</dfn>);</td></tr>
<tr><th id="129">129</th><td>    <em>void</em> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE">addUseDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='llvm::Register' data-ref="23Reg" data-ref-filename="23Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="24MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="24MRI" data-ref-filename="24MRI">MRI</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <i class="doc">/// Skip copy instructions until we get to a non-copy instruction or to a</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">    /// copy with phys register as def. Used during search for DefUses.</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">    /// MI :  %5 = COPY %4</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">    ///       %6 = COPY %5</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">    ///       $v0 = COPY %6 &lt;- we want this one.</i></td></tr>
<tr><th id="136">136</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesOutgoing' data-ref="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE">skipCopiesOutgoing</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr *' data-ref="25MI" data-ref-filename="25MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <i class="doc">/// Skip copy instructions until we get to a non-copy instruction or to a</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">    /// copy with phys register as use. Used during search for UseDefs.</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">    ///       %1 = COPY $a1 &lt;- we want this one.</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">    ///       %2 = COPY %1</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">    /// MI =  %3 = COPY %2</i></td></tr>
<tr><th id="143">143</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesIncoming' data-ref="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE">skipCopiesIncoming</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr *' data-ref="26MI" data-ref-filename="26MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <b>public</b>:</td></tr>
<tr><th id="146">146</th><td>    <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::AmbiguousRegDefUseContainer' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE">AmbiguousRegDefUseContainer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="27MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="27MI" data-ref-filename="27MI">MI</dfn>);</td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getDefUsesEv" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::getDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getDefUsesEv" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getDefUsesEv">getDefUses</dfn>() { <b>return</b> <a class="member field" href="#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer..DefUses">DefUses</a>; }</td></tr>
<tr><th id="148">148</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getUseDefsEv" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::getUseDefs' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getUseDefsEv" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getUseDefsEv">getUseDefs</dfn>() { <b>return</b> <a class="member field" href="#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer..UseDefs">UseDefs</a>; }</td></tr>
<tr><th id="149">149</th><td>  };</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <b>class</b> <dfn class="type def" id="llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</dfn> {</td></tr>
<tr><th id="152">152</th><td>    <i class="doc">/// MachineFunction name is used to recognise when MF changes.</i></td></tr>
<tr><th id="153">153</th><td>    <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span> <dfn class="decl field" id="llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..MFName">MFName</dfn>;</td></tr>
<tr><th id="154">154</th><td>    <i class="doc">/// &lt;key, value&gt; : value is vector of all MachineInstrs that are waiting for</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">    /// key to figure out type of some of its ambiguous operands.</i></td></tr>
<tr><th id="156">156</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>2</var>&gt;&gt;</td></tr>
<tr><th id="157">157</th><td>        <dfn class="decl field" id="llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..WaitingQueues">WaitingQueues</dfn>;</td></tr>
<tr><th id="158">158</th><td>    <i class="doc">/// Recorded InstTypes for visited instructions.</i></td></tr>
<tr><th id="159">159</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>&gt; <dfn class="decl field" id="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::Types' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..Types">Types</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <i class="doc">/// Recursively visit MI's adjacent instructions and find MI's InstType.</i></td></tr>
<tr><th id="162">162</th><td>    <em>bool</em> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visit' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE">visit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="28MI" data-ref-filename="28MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29WaitingForTypeOfMI" title='WaitingForTypeOfMI' data-type='const llvm::MachineInstr *' data-ref="29WaitingForTypeOfMI" data-ref-filename="29WaitingForTypeOfMI">WaitingForTypeOfMI</dfn>,</td></tr>
<tr><th id="163">163</th><td>               <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> &amp;<dfn class="local col0 decl" id="30AmbiguousTy" title='AmbiguousTy' data-type='llvm::MipsRegisterBankInfo::InstType &amp;' data-ref="30AmbiguousTy" data-ref-filename="30AmbiguousTy">AmbiguousTy</dfn>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <i class="doc">/// Visit MI's adjacent UseDefs or DefUses.</i></td></tr>
<tr><th id="166">166</th><td>    <em>bool</em> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visitAdjacentInstrs' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE">visitAdjacentInstrs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="31MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="31MI" data-ref-filename="31MI">MI</dfn>,</td></tr>
<tr><th id="167">167</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="32AdjacentInstrs" title='AdjacentInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="32AdjacentInstrs" data-ref-filename="32AdjacentInstrs">AdjacentInstrs</dfn>,</td></tr>
<tr><th id="168">168</th><td>                             <em>bool</em> <dfn class="local col3 decl" id="33isDefUse" title='isDefUse' data-type='bool' data-ref="33isDefUse" data-ref-filename="33isDefUse">isDefUse</dfn>, <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> &amp;<dfn class="local col4 decl" id="34AmbiguousTy" title='AmbiguousTy' data-type='llvm::MipsRegisterBankInfo::InstType &amp;' data-ref="34AmbiguousTy" data-ref-filename="34AmbiguousTy">AmbiguousTy</dfn>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <i class="doc">/// Set type for MI, and recursively for all instructions that are</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">    /// waiting for MI's type.</i></td></tr>
<tr><th id="172">172</th><td>    <em>void</em> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="35MI" data-ref-filename="35MI">MI</dfn>, <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col6 decl" id="36ITy" title='ITy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="36ITy" data-ref-filename="36ITy">ITy</dfn>);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <i class="doc">/// InstType for MI is determined, set it to InstType that corresponds to</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">    /// physical regisiter that is operand number Op in CopyInst.</i></td></tr>
<tr><th id="176">176</th><td>    <em>void</em> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypesAccordingToPhysicalRegister' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j">setTypesAccordingToPhysicalRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="37MI" data-ref-filename="37MI">MI</dfn>,</td></tr>
<tr><th id="177">177</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38CopyInst" title='CopyInst' data-type='const llvm::MachineInstr *' data-ref="38CopyInst" data-ref-filename="38CopyInst">CopyInst</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                             <em>unsigned</em> <dfn class="local col9 decl" id="39Op" title='Op' data-type='unsigned int' data-ref="39Op" data-ref-filename="39Op">Op</dfn>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <i class="doc">/// Set default values for MI in order to start visit.</i></td></tr>
<tr><th id="181">181</th><td>    <em>void</em> <dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF10startVisitEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::startVisit' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF10startVisitEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF10startVisitEPKNS_12MachineInstrE">startVisit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="40MI" data-ref-filename="40MI">MI</dfn>) {</td></tr>
<tr><th id="182">182</th><td>      <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::Types' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..Types">Types</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" data-ref-filename="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__">try_emplace</a>(<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>, <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="#llvm::MipsRegisterBankInfo::NotDetermined" title='llvm::MipsRegisterBankInfo::NotDetermined' data-ref="llvm::MipsRegisterBankInfo::NotDetermined" data-ref-filename="llvm..MipsRegisterBankInfo..NotDetermined">NotDetermined</a>);</td></tr>
<tr><th id="183">183</th><td>      <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..WaitingQueues">WaitingQueues</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" title='llvm::DenseMapBase::try_emplace' data-ref="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__" data-ref-filename="_ZN4llvm12DenseMapBase11try_emplaceERKT0_DpOTL0__">try_emplace</a>(<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>);</td></tr>
<tr><th id="184">184</th><td>    }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <i class="doc">/// Returns true if instruction was already visited. Type might not be</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">    /// determined at this point but will be when visit(..., nullptr) finishes.</i></td></tr>
<tr><th id="188">188</th><td>    <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::wasVisited' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE">wasVisited</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="41MI" data-ref-filename="41MI">MI</dfn>) <em>const</em> { <b>return</b> <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::Types' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..Types">Types</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI" data-ref-filename="41MI">MI</a>); };</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <i class="doc">/// Returns recorded type for instruction.</i></td></tr>
<tr><th id="191">191</th><td>    <em>const</em> <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> &amp;<dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::getRecordedTypeForInstr' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE">getRecordedTypeForInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="42MI" data-ref-filename="42MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="192">192</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(wasVisited(MI) &amp;&amp; <q>"Instruction was not visited!"</q>);</td></tr>
<tr><th id="193">193</th><td>      <b>return</b> <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::Types' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..Types">Types</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm6detail12DenseMapPair9getSecondEv" title='llvm::detail::DenseMapPair::getSecond' data-ref="_ZNK4llvm6detail12DenseMapPair9getSecondEv" data-ref-filename="_ZNK4llvm6detail12DenseMapPair9getSecondEv">getSecond</a>();</td></tr>
<tr><th id="194">194</th><td>    };</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <i class="doc">/// Change recorded type for instruction.</i></td></tr>
<tr><th id="197">197</th><td>    <em>void</em> <dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF26changeRecordedTypeForInstrEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::changeRecordedTypeForInstr' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF26changeRecordedTypeForInstrEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF26changeRecordedTypeForInstrEPKNS_12MachineInstrENS0_8InstTypeE">changeRecordedTypeForInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="43MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="43MI" data-ref-filename="43MI">MI</dfn>, <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col4 decl" id="44InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="44InstTy" data-ref-filename="44InstTy">InstTy</dfn>) {</td></tr>
<tr><th id="198">198</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(wasVisited(MI) &amp;&amp; <q>"Instruction was not visited!"</q>);</td></tr>
<tr><th id="199">199</th><td>      <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::Types' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..Types">Types</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#43MI" title='MI' data-ref="43MI" data-ref-filename="43MI">MI</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm6detail12DenseMapPair9getSecondEv" title='llvm::detail::DenseMapPair::getSecond' data-ref="_ZN4llvm6detail12DenseMapPair9getSecondEv" data-ref-filename="_ZN4llvm6detail12DenseMapPair9getSecondEv">getSecond</a>() = <a class="local col4 ref" href="#44InstTy" title='InstTy' data-ref="44InstTy" data-ref-filename="44InstTy">InstTy</a>;</td></tr>
<tr><th id="200">200</th><td>    };</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <i class="doc">/// Returns WaitingQueue for instruction.</i></td></tr>
<tr><th id="203">203</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;</td></tr>
<tr><th id="204">204</th><td>    <dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF18getWaitingQueueForEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::getWaitingQueueFor' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF18getWaitingQueueForEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF18getWaitingQueueForEPKNS_12MachineInstrE">getWaitingQueueFor</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="45MI" data-ref-filename="45MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="205">205</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WaitingQueues.count(MI) &amp;&amp; <q>"Instruction was not visited!"</q>);</td></tr>
<tr><th id="206">206</th><td>      <b>return</b> <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..WaitingQueues">WaitingQueues</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm6detail12DenseMapPair9getSecondEv" title='llvm::detail::DenseMapPair::getSecond' data-ref="_ZNK4llvm6detail12DenseMapPair9getSecondEv" data-ref-filename="_ZNK4llvm6detail12DenseMapPair9getSecondEv">getSecond</a>();</td></tr>
<tr><th id="207">207</th><td>    };</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <i class="doc">/// Add WaitingForMI to MI's WaitingQueue.</i></td></tr>
<tr><th id="210">210</th><td>    <em>void</em> <dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17addToWaitingQueueEPKNS_12MachineInstrES4_" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::addToWaitingQueue' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17addToWaitingQueueEPKNS_12MachineInstrES4_" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17addToWaitingQueueEPKNS_12MachineInstrES4_">addToWaitingQueue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="46MI" data-ref-filename="46MI">MI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="47WaitingForMI" title='WaitingForMI' data-type='const llvm::MachineInstr *' data-ref="47WaitingForMI" data-ref-filename="47WaitingForMI">WaitingForMI</dfn>) {</td></tr>
<tr><th id="212">212</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(WaitingQueues.count(MI) &amp;&amp; <q>"Instruction was not visited!"</q>);</td></tr>
<tr><th id="213">213</th><td>      <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..WaitingQueues">WaitingQueues</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>)<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm6detail12DenseMapPair9getSecondEv" title='llvm::detail::DenseMapPair::getSecond' data-ref="_ZN4llvm6detail12DenseMapPair9getSecondEv" data-ref-filename="_ZN4llvm6detail12DenseMapPair9getSecondEv">getSecond</a>().<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#47WaitingForMI" title='WaitingForMI' data-ref="47WaitingForMI" data-ref-filename="47WaitingForMI">WaitingForMI</a>);</td></tr>
<tr><th id="214">214</th><td>    };</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <b>public</b>:</td></tr>
<tr><th id="217">217</th><td>    <a class="type" href="#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="48MI" data-ref-filename="48MI">MI</dfn>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <em>void</em> <dfn class="decl fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::cleanupIfNewFunction' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE">cleanupIfNewFunction</dfn>(<span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col9 decl" id="49FunctionName" title='FunctionName' data-type='llvm::StringRef' data-ref="49FunctionName" data-ref-filename="49FunctionName">FunctionName</dfn>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <i class="doc">/// MI is about to get destroyed (using narrow scalar). Internal data is</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">    /// saved based on MI's address, clear it since it is no longer valid.</i></td></tr>
<tr><th id="223">223</th><td>    <em>void</em> <dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::clearTypeInfoData' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE">clearTypeInfoData</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="50MI" data-ref-filename="50MI">MI</dfn>) {</td></tr>
<tr><th id="224">224</th><td>      <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::Types' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..Types">Types</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_" data-ref-filename="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>);</td></tr>
<tr><th id="225">225</th><td>      <a class="member field" href="#llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..WaitingQueues">WaitingQueues</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_" data-ref-filename="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>);</td></tr>
<tr><th id="226">226</th><td>    };</td></tr>
<tr><th id="227">227</th><td>  };</td></tr>
<tr><th id="228">228</th><td>};</td></tr>
<tr><th id="229">229</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="230">230</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="231">231</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='MipsInstructionSelector.cpp.html'>llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>