#ifdef RISCV_DISPATCH
REGISTER_OP(SLL, Shifts);
REGISTER_OP(SLLI, Shifts);
REGISTER_OP(SRL, Shifts);
REGISTER_OP(SRLI, Shifts);
REGISTER_OP(SRA, Shifts);
REGISTER_OP(SRAI, Shifts);
REGISTER_OP(SLLW, Shifts);
REGISTER_OP(SLLIW, Shifts);
REGISTER_OP(SRLW, Shifts);
REGISTER_OP(SRLIW, Shifts);
REGISTER_OP(SRAW, Shifts);
REGISTER_OP(SRAIW, Shifts);
REGISTER_OP(ADD, ADD);
REGISTER_OP(ADDI, ADD);
REGISTER_OP(MV, ADD);
REGISTER_OP(LI, LI);
REGISTER_OP(SUB, SUB);
REGISTER_OP(LUI, LUI);
REGISTER_OP(ADDW, ADD);
REGISTER_OP(ADDIW, ADD);
REGISTER_OP(SUBW, SUB);
REGISTER_OP(AND, Logical);
REGISTER_OP(ANDI, Logical);
REGISTER_OP(OR, Logical);
REGISTER_OP(ORI, Logical);
REGISTER_OP(XOR, Logical);
REGISTER_OP(XORI, Logical);
REGISTER_OP(SLT, Compare);
REGISTER_OP(SLTI, Compare);
REGISTER_OP(SLTU, Compare);
REGISTER_OP(SLTIU, Compare);
REGISTER_OP(CMP, CMP);
REGISTER_OP(CMPB, CMPB);
REGISTER_OP(CMPW, CMPB);
REGISTER_OP(CMPQ, CMP);
REGISTER_OP(TEST, TEST);
REGISTER_OP(TESTB, TEST);
REGISTER_OP(BEQ, Branch);
REGISTER_OP(BNE, Branch);
REGISTER_OP(BNEZ, Branch);
REGISTER_OP(BLT, Branch);
REGISTER_OP(BLE, Branch);
REGISTER_OP(BGT, Branch);
REGISTER_OP(BGE, Branch);
REGISTER_OP(BLTU, Branch);
REGISTER_OP(BLTZ, Branch);
REGISTER_OP(BLEZ, Branch);
REGISTER_OP(BGEU, Branch);
REGISTER_OP(BGEZ, Branch);
REGISTER_OP(BGTZ, Branch);
REGISTER_OP(LB, Load);
REGISTER_OP(LH, Load);
REGISTER_OP(LBU, Load);
REGISTER_OP(LHU, Load);
REGISTER_OP(LW, Load);
REGISTER_OP(LWU, Load);
REGISTER_OP(LD, Load);
REGISTER_OP(SB, Store);
REGISTER_OP(SH, Store);
REGISTER_OP(SW, Store);
REGISTER_OP(SD, Store);
REGISTER_OP(BEQZ, Branch);
REGISTER_OP(J, Jump);
REGISTER_OP(RET, Jump);
REGISTER_OP(JAL, Jump);
REGISTER_OP(JALR, Jump);
REGISTER_OP(CALL, CALL);
REGISTER_OP(MUL, Multiply);
REGISTER_OP(MULH, Multiply);
REGISTER_OP(MULW, Multiply);
REGISTER_OP(MULHSU, Multiply);
REGISTER_OP(MULHU, Multiply);
REGISTER_OP(DIV, Divide);
REGISTER_OP(DIVU, Divide);
REGISTER_OP(DIVW, Divide);
REGISTER_OP(REM, Remainder);
REGISTER_OP(REMU, Remainder);
REGISTER_OP(REMW, Remainder);
REGISTER_OP(REMUW, Remainder);
REGISTER_OP(FMV_W_X, FMV);
REGISTER_OP(FMV_H_X, FMV);
REGISTER_OP(FMV_D_X, FMV);
REGISTER_OP(FMV_X_W, FMV);
REGISTER_OP(FMV_X_H, FMV);
REGISTER_OP(FMV_X_D, FMV);
REGISTER_OP(FCVT_S_W, FCVT);
REGISTER_OP(FCVT_S_WU, FCVT);
REGISTER_OP(FCVT_S_H, FCVT);
REGISTER_OP(FCVT_S_D, FCVT);
REGISTER_OP(FCVT_S_L, FCVT);
REGISTER_OP(FCVT_S_LU, FCVT);
REGISTER_OP(FCVT_D_S, FCVT);
REGISTER_OP(FCVT_D_W, FCVT);
REGISTER_OP(FCVT_D_WU, FCVT);
REGISTER_OP(FCVT_D_L, FCVT);
REGISTER_OP(FCVT_D_LU, FCVT);
REGISTER_OP(FCVT_D_H, FCVT);
REGISTER_OP(FCVT_W_S, FCVT);
REGISTER_OP(FCVT_W_H, FCVT);
REGISTER_OP(FCVT_W_D, FCVT);
REGISTER_OP(FCVT_WU_S, FCVT);
REGISTER_OP(FCVT_WU_H, FCVT);
REGISTER_OP(FCVT_WU_D, FCVT);
REGISTER_OP(FCVT_L_S, FCVT);
REGISTER_OP(FCVT_L_H, FCVT);
REGISTER_OP(FCVT_L_D, FCVT);
REGISTER_OP(FCVT_LU_S, FCVT);
REGISTER_OP(FCVT_LU_H, FCVT);
REGISTER_OP(FCVT_LU_D, FCVT);
REGISTER_OP(FLW, FLoad);
REGISTER_OP(FLD, FLoad);
REGISTER_OP(FSW, FStore);
REGISTER_OP(FSD, FStore);
REGISTER_OP(FADD_S, FADD);
REGISTER_OP(FADD_H, FADD);
REGISTER_OP(FADD_D, FADD);
REGISTER_OP(FSUB_S, FSUB);
REGISTER_OP(FSUB_H, FSUB);
REGISTER_OP(FSUB_D, FSUB);
REGISTER_OP(FMUL_S, FMUL);
REGISTER_OP(FMUL_H, FMUL);
REGISTER_OP(FMUL_D, FMUL);
REGISTER_OP(FDIV_S, FDIV);
REGISTER_OP(FDIV_H, FDIV);
REGISTER_OP(FDIV_D, FDIV);
REGISTER_OP(FMADD_S, FMulAdd);
REGISTER_OP(FMADD_H, FMulAdd);
REGISTER_OP(FMADD_D, FMulAdd);
REGISTER_OP(FMSUB_S, FMulAdd);
REGISTER_OP(FMSUB_H, FMulAdd);
REGISTER_OP(FMSUB_D, FMulAdd);
REGISTER_OP(FNMSUB_S, FMulAdd);
REGISTER_OP(FNMSUB_H, FMulAdd);
REGISTER_OP(FNMSUB_D, FMulAdd);
REGISTER_OP(FNMADD_S, FMulAdd);
REGISTER_OP(FNMADD_H, FMulAdd);
REGISTER_OP(FNMADD_D, FMulAdd);
REGISTER_OP(FSGNJ_S, FSignInject);
REGISTER_OP(FSGNJ_H, FSignInject);
REGISTER_OP(FSGNJ_D, FSignInject);
REGISTER_OP(FSGNJN_S, FSignInject);
REGISTER_OP(FSGNJN_H, FSignInject);
REGISTER_OP(FSGNJN_D, FSignInject);
REGISTER_OP(FSGNJX_S, FSignInject);
REGISTER_OP(FSGNJX_H, FSignInject);
REGISTER_OP(FSGNJX_D, FSignInject);
REGISTER_OP(FMIN_S, FMINMAX);
REGISTER_OP(FMIN_H, FMINMAX);
REGISTER_OP(FMIN_D, FMINMAX);
REGISTER_OP(FMAX_S, FMINMAX);
REGISTER_OP(FMAX_H, FMINMAX);
REGISTER_OP(FMAX_D, FMINMAX);
REGISTER_OP(FEQ_S, FCompare);
REGISTER_OP(FEQ_H, FCompare);
REGISTER_OP(FEQ_D, FCompare);
REGISTER_OP(FLT_S, FCompare);
REGISTER_OP(FLT_H, FCompare);
REGISTER_OP(FLT_D, FCompare);
REGISTER_OP(FLE_S, FCompare);
REGISTER_OP(FLE_H, FCompare);
REGISTER_OP(FLE_D, FCompare);
REGISTER_OP(VSETVL, VSET);
REGISTER_OP(VSETVLI, VSET);
REGISTER_OP(VMULH, VMulDiv);
REGISTER_OP(VREM, VMulDiv);
REGISTER_OP(VSLL, VShifts);
REGISTER_OP(VSRL, VShifts);
REGISTER_OP(VSRA, VShifts);
REGISTER_OP(VMV, VMV);
REGISTER_OP(VMV_XS, VMV);
REGISTER_OP(VADD, VArithmetic);
REGISTER_OP(VSUB_VV, VArithmetic);
REGISTER_OP(VSUB_VX, VArithmetic);
REGISTER_OP(VMUL, VArithmetic);
REGISTER_OP(VDIV, VArithmetic);
REGISTER_OP(VFMADD, VMulAdd);
REGISTER_OP(VFMSUB, VMulAdd);
REGISTER_OP(VFNMSUB, VMulAdd);
REGISTER_OP(VFNMADD, VMulAdd);
REGISTER_OP(VMIN, VMAXMIN);
REGISTER_OP(VMAX, VMAXMIN);
REGISTER_OP(VXOR, VLogical);
REGISTER_OP(VOR, VLogical);
REGISTER_OP(VAND, VLogical);
REGISTER_OP(VMSBF_M, VMSBF);
#undef RISCV_DISPATCH
#endif