Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  1 18:57:01 2022
| Host         : LAPTOP-G8SE1MMQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 661 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[1]/Q (HIGH)

 There are 1679 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[0]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[10]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[11]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[12]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[13]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[14]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[15]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[16]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[17]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[18]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[19]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[1]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[20]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[21]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[22]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[23]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[24]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[25]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[26]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[27]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[28]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[29]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[2]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[30]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[31]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[3]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[4]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[5]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[6]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[7]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[8]/Q (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/alu_res_out_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: core/EX_MEM_0/mem_wen_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IF_ID_0/inst_out_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IF_ID_0/inst_out_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IF_ID_0/inst_out_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IF_ID_0/inst_out_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/IF_ID_0/inst_out_reg[6]/Q (HIGH)

 There are 1679 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[0]/Q (HIGH)

 There are 1679 register/latch pins with no clock driven by root clock pin: inputter/sw_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9446 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.254        0.000                      0                  242        0.104        0.000                      0                  242        4.232        0.000                       0                  4230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.254        0.000                      0                  242        0.104        0.000                      0                  242        4.232        0.000                       0                  4230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 inputter/sw_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/sw_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.768ns (30.684%)  route 1.735ns (69.316%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.522ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.507     4.522    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X108Y62        FDRE                                         r  inputter/sw_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDRE (Prop_fdre_C_Q)         0.259     4.781 r  inputter/sw_temp_reg[4]/Q
                         net (fo=1, routed)           0.522     5.304    inputter/sw_temp[4]
    SLICE_X107Y62        LUT6 (Prop_lut6_I4_O)        0.043     5.347 r  inputter/sw_counter0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.347    inputter/sw_counter0_carry_i_3_n_1
    SLICE_X107Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.614 r  inputter/sw_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.614    inputter/sw_counter0_carry_n_1
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.691 f  inputter/sw_counter0_carry__0/CO[1]
                         net (fo=33, routed)          1.011     6.702    inputter/sw_counter0_carry__0_n_3
    SLICE_X108Y68        LUT6 (Prop_lut6_I5_O)        0.122     6.824 r  inputter/sw[0]_i_1/O
                         net (fo=1, routed)           0.201     7.025    inputter/sw[0]_i_1_n_1
    SLICE_X108Y68        FDRE                                         r  inputter/sw_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.367    14.142    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X108Y68        FDRE                                         r  inputter/sw_reg[0]/C
                         clock pessimism              0.350    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X108Y68        FDRE (Setup_fdre_C_CE)      -0.178    14.279    inputter/sw_reg[0]
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.352ns (15.836%)  route 1.871ns (84.164%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y3         FDRE                                         r  inputter/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y3         FDRE (Prop_fdre_C_Q)         0.223     4.921 f  inputter/key_counter_reg[7]/Q
                         net (fo=2, routed)           0.612     5.533    inputter/key_counter_reg[7]
    SLICE_X107Y4         LUT4 (Prop_lut4_I1_O)        0.043     5.576 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.455     6.031    inputter/key_temp2[4]_i_7_n_1
    SLICE_X107Y6         LUT5 (Prop_lut5_I1_O)        0.043     6.074 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.248     6.323    inputter/key_temp2[4]_i_4_n_1
    SLICE_X107Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.366 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.555     6.921    inputter/key_counter[0]_i_1_n_1
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[0]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X106Y2         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.352ns (15.836%)  route 1.871ns (84.164%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y3         FDRE                                         r  inputter/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y3         FDRE (Prop_fdre_C_Q)         0.223     4.921 f  inputter/key_counter_reg[7]/Q
                         net (fo=2, routed)           0.612     5.533    inputter/key_counter_reg[7]
    SLICE_X107Y4         LUT4 (Prop_lut4_I1_O)        0.043     5.576 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.455     6.031    inputter/key_temp2[4]_i_7_n_1
    SLICE_X107Y6         LUT5 (Prop_lut5_I1_O)        0.043     6.074 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.248     6.323    inputter/key_temp2[4]_i_4_n_1
    SLICE_X107Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.366 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.555     6.921    inputter/key_counter[0]_i_1_n_1
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[1]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X106Y2         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.352ns (15.836%)  route 1.871ns (84.164%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y3         FDRE                                         r  inputter/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y3         FDRE (Prop_fdre_C_Q)         0.223     4.921 f  inputter/key_counter_reg[7]/Q
                         net (fo=2, routed)           0.612     5.533    inputter/key_counter_reg[7]
    SLICE_X107Y4         LUT4 (Prop_lut4_I1_O)        0.043     5.576 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.455     6.031    inputter/key_temp2[4]_i_7_n_1
    SLICE_X107Y6         LUT5 (Prop_lut5_I1_O)        0.043     6.074 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.248     6.323    inputter/key_temp2[4]_i_4_n_1
    SLICE_X107Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.366 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.555     6.921    inputter/key_counter[0]_i_1_n_1
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[2]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X106Y2         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.352ns (15.836%)  route 1.871ns (84.164%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y3         FDRE                                         r  inputter/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y3         FDRE (Prop_fdre_C_Q)         0.223     4.921 f  inputter/key_counter_reg[7]/Q
                         net (fo=2, routed)           0.612     5.533    inputter/key_counter_reg[7]
    SLICE_X107Y4         LUT4 (Prop_lut4_I1_O)        0.043     5.576 r  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.455     6.031    inputter/key_temp2[4]_i_7_n_1
    SLICE_X107Y6         LUT5 (Prop_lut5_I1_O)        0.043     6.074 r  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.248     6.323    inputter/key_temp2[4]_i_4_n_1
    SLICE_X107Y7         LUT6 (Prop_lut6_I3_O)        0.043     6.366 r  inputter/key_counter[0]_i_1/O
                         net (fo=32, routed)          0.555     6.921    inputter/key_counter[0]_i_1_n_1
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.546    14.321    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y2         FDRE                                         r  inputter/key_counter_reg[3]/C
                         clock pessimism              0.352    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X106Y2         FDRE (Setup_fdre_C_CE)      -0.201    14.437    inputter/key_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 inputter/key_temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.352ns (16.789%)  route 1.745ns (83.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y4         FDRE                                         r  inputter/key_temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_fdre_C_Q)         0.223     4.921 r  inputter/key_temp1_reg[1]/Q
                         net (fo=1, routed)           0.467     5.388    inputter/key_temp1[1]
    SLICE_X107Y4         LUT6 (Prop_lut6_I5_O)        0.043     5.431 r  inputter/key_temp2[4]_i_5/O
                         net (fo=1, routed)           0.240     5.671    inputter/key_temp2[4]_i_5_n_1
    SLICE_X107Y4         LUT5 (Prop_lut5_I2_O)        0.043     5.714 r  inputter/key_temp2[4]_i_3/O
                         net (fo=2, routed)           0.363     6.077    inputter/key_temp2[4]_i_3_n_1
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.043     6.120 r  inputter/key_temp2[4]_i_1/O
                         net (fo=37, routed)          0.675     6.795    inputter/key_temp2_0
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.544    14.319    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[28]/C
                         clock pessimism              0.352    14.671    
                         clock uncertainty           -0.035    14.636    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.332    inputter/key_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 inputter/key_temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.352ns (16.789%)  route 1.745ns (83.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y4         FDRE                                         r  inputter/key_temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_fdre_C_Q)         0.223     4.921 r  inputter/key_temp1_reg[1]/Q
                         net (fo=1, routed)           0.467     5.388    inputter/key_temp1[1]
    SLICE_X107Y4         LUT6 (Prop_lut6_I5_O)        0.043     5.431 r  inputter/key_temp2[4]_i_5/O
                         net (fo=1, routed)           0.240     5.671    inputter/key_temp2[4]_i_5_n_1
    SLICE_X107Y4         LUT5 (Prop_lut5_I2_O)        0.043     5.714 r  inputter/key_temp2[4]_i_3/O
                         net (fo=2, routed)           0.363     6.077    inputter/key_temp2[4]_i_3_n_1
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.043     6.120 r  inputter/key_temp2[4]_i_1/O
                         net (fo=37, routed)          0.675     6.795    inputter/key_temp2_0
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.544    14.319    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[29]/C
                         clock pessimism              0.352    14.671    
                         clock uncertainty           -0.035    14.636    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.332    inputter/key_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 inputter/key_temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.352ns (16.789%)  route 1.745ns (83.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y4         FDRE                                         r  inputter/key_temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_fdre_C_Q)         0.223     4.921 r  inputter/key_temp1_reg[1]/Q
                         net (fo=1, routed)           0.467     5.388    inputter/key_temp1[1]
    SLICE_X107Y4         LUT6 (Prop_lut6_I5_O)        0.043     5.431 r  inputter/key_temp2[4]_i_5/O
                         net (fo=1, routed)           0.240     5.671    inputter/key_temp2[4]_i_5_n_1
    SLICE_X107Y4         LUT5 (Prop_lut5_I2_O)        0.043     5.714 r  inputter/key_temp2[4]_i_3/O
                         net (fo=2, routed)           0.363     6.077    inputter/key_temp2[4]_i_3_n_1
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.043     6.120 r  inputter/key_temp2[4]_i_1/O
                         net (fo=37, routed)          0.675     6.795    inputter/key_temp2_0
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.544    14.319    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[30]/C
                         clock pessimism              0.352    14.671    
                         clock uncertainty           -0.035    14.636    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.332    inputter/key_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 inputter/key_temp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.352ns (16.789%)  route 1.745ns (83.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y4         FDRE                                         r  inputter/key_temp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y4         FDRE (Prop_fdre_C_Q)         0.223     4.921 r  inputter/key_temp1_reg[1]/Q
                         net (fo=1, routed)           0.467     5.388    inputter/key_temp1[1]
    SLICE_X107Y4         LUT6 (Prop_lut6_I5_O)        0.043     5.431 r  inputter/key_temp2[4]_i_5/O
                         net (fo=1, routed)           0.240     5.671    inputter/key_temp2[4]_i_5_n_1
    SLICE_X107Y4         LUT5 (Prop_lut5_I2_O)        0.043     5.714 r  inputter/key_temp2[4]_i_3/O
                         net (fo=2, routed)           0.363     6.077    inputter/key_temp2[4]_i_3_n_1
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.043     6.120 r  inputter/key_temp2[4]_i_1/O
                         net (fo=37, routed)          0.675     6.795    inputter/key_temp2_0
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.544    14.319    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y9         FDRE                                         r  inputter/key_counter_reg[31]/C
                         clock pessimism              0.352    14.671    
                         clock uncertainty           -0.035    14.636    
    SLICE_X106Y9         FDRE (Setup_fdre_C_R)       -0.304    14.332    inputter/key_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 inputter/key_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_temp2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.352ns (16.245%)  route 1.815ns (83.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.683     4.698    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X106Y3         FDRE                                         r  inputter/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y3         FDRE (Prop_fdre_C_Q)         0.223     4.921 r  inputter/key_counter_reg[7]/Q
                         net (fo=2, routed)           0.612     5.533    inputter/key_counter_reg[7]
    SLICE_X107Y4         LUT4 (Prop_lut4_I1_O)        0.043     5.576 f  inputter/key_temp2[4]_i_7/O
                         net (fo=1, routed)           0.455     6.031    inputter/key_temp2[4]_i_7_n_1
    SLICE_X107Y6         LUT5 (Prop_lut5_I1_O)        0.043     6.074 f  inputter/key_temp2[4]_i_4/O
                         net (fo=3, routed)           0.367     6.442    inputter/key_temp2[4]_i_4_n_1
    SLICE_X107Y6         LUT6 (Prop_lut6_I3_O)        0.043     6.485 r  inputter/key_temp2[4]_i_2/O
                         net (fo=5, routed)           0.380     6.865    inputter/key_temp2[4]_i_2_n_1
    SLICE_X107Y6         FDRE                                         r  inputter/key_temp2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        1.545    14.320    inputter/clk_100mhz_IBUF_BUFG
    SLICE_X107Y6         FDRE                                         r  inputter/key_temp2_reg[0]/C
                         clock pessimism              0.352    14.672    
                         clock uncertainty           -0.035    14.637    
    SLICE_X107Y6         FDRE (Setup_fdre_C_CE)      -0.201    14.436    inputter/key_temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                  7.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.254ns (69.560%)  route 0.111ns (30.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.153 r  clock_dividor/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.153    clock_dividor/clk_div_reg[16]_i_1_n_8
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[16]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.265ns (70.450%)  route 0.111ns (29.550%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.164 r  clock_dividor/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.164    clock_dividor/clk_div_reg[16]_i_1_n_6
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[18]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.273ns (71.065%)  route 0.111ns (28.935%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.172 r  clock_dividor/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.172    clock_dividor/clk_div_reg[16]_i_1_n_7
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[17]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.278ns (71.437%)  route 0.111ns (28.563%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.177 r  clock_dividor/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.177    clock_dividor/clk_div_reg[16]_i_1_n_5
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y150        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y150        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.279ns (71.510%)  route 0.111ns (28.490%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_1
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.178 r  clock_dividor/clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.178    clock_dividor/clk_div_reg[20]_i_1_n_8
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[20]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.290ns (72.291%)  route 0.111ns (27.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_1
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.189 r  clock_dividor/clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    clock_dividor/clk_div_reg[20]_i_1_n_6
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.298ns (72.833%)  route 0.111ns (27.167%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_1
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.197 r  clock_dividor/clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.197    clock_dividor/clk_div_reg[20]_i_1_n_7
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.303ns (73.161%)  route 0.111ns (26.839%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_1
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.202 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.202    clock_dividor/clk_div_reg[20]_i_1_n_5
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y151        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y151        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.304ns (73.226%)  route 0.111ns (26.774%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_1
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.162 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.162    clock_dividor/clk_div_reg[20]_i_1_n_1
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.203 r  clock_dividor/clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.203    clock_dividor/clk_div_reg[24]_i_1_n_8
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[24]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y152        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.315ns (73.917%)  route 0.111ns (26.083%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.542     1.788    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y149        FDCE                                         r  clock_dividor/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y149        FDCE (Prop_fdce_C_Q)         0.100     1.888 r  clock_dividor/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.110     1.998    clock_dividor/out[14]
    SLICE_X56Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     2.111 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.112    clock_dividor/clk_div_reg[12]_i_1_n_1
    SLICE_X56Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.137 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    clock_dividor/clk_div_reg[16]_i_1_n_1
    SLICE_X56Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.162 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.162    clock_dividor/clk_div_reg[20]_i_1_n_1
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.214 r  clock_dividor/clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.214    clock_dividor/clk_div_reg[24]_i_1_n_6
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=4229, routed)        0.732     2.217    clock_dividor/clk_100mhz_IBUF_BUFG
    SLICE_X56Y152        FDCE                                         r  clock_dividor/clk_div_reg[26]/C
                         clock pessimism             -0.239     1.978    
    SLICE_X56Y152        FDCE (Hold_fdce_C_D)         0.071     2.049    clock_dividor/clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X107Y4   inputter/key_temp1_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X106Y62  inputter/sw_temp_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X106Y62  inputter/sw_temp_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X106Y62  inputter/sw_temp_reg[8]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X106Y62  inputter/sw_temp_reg[9]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X56Y146  clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[10]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X56Y148  clock_dividor/clk_div_reg[11]/C
Min Period        n/a     FDCE/C       n/a            0.700         10.000      9.300      SLICE_X56Y149  clock_dividor/clk_div_reg[12]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X42Y157  mem/d_mem/mem_reg_0_255_23_23/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X42Y157  mem/d_mem/mem_reg_0_255_23_23/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y149  mem/d_mem/mem_reg_0_255_24_24/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y149  mem/d_mem/mem_reg_0_255_24_24/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y149  mem/d_mem/mem_reg_0_255_24_24/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y149  mem/d_mem/mem_reg_0_255_24_24/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X58Y145  mem/d_mem/mem_reg_1536_1791_20_20/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y155  mem/d_mem/mem_reg_2304_2559_23_23/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y155  mem/d_mem/mem_reg_2304_2559_23_23/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X46Y151  mem/d_mem/mem_reg_2304_2559_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y168  mem/d_mem/mem_reg_6656_6911_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y168  mem/d_mem/mem_reg_6656_6911_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y168  mem/d_mem/mem_reg_6656_6911_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y168  mem/d_mem/mem_reg_6656_6911_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X38Y140  mem/d_mem/mem_reg_0_31_0_0__25/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X38Y141  mem/d_mem/mem_reg_5888_6143_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X38Y141  mem/d_mem/mem_reg_5888_6143_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X38Y141  mem/d_mem/mem_reg_5888_6143_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X38Y141  mem/d_mem/mem_reg_5888_6143_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            0.768         5.000       4.232      SLICE_X40Y143  mem/d_mem/mem_reg_4608_4863_26_26/RAMS64E_A/CLK



