Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Mon Jan 23 12:06:36 2023
| Host              : DESKTOP-AOS9A1G running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_inv_matrix_se_wrapper_timing_summary_routed.rpt -pb design_1_inv_matrix_se_wrapper_timing_summary_routed.pb -rpx design_1_inv_matrix_se_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_inv_matrix_se_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.201        0.000                      0                37775        0.011        0.000                      0                37775        3.500        0.000                       0                 13419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.201        0.000                      0                37679        0.011        0.000                      0                37679        3.500        0.000                       0                 13419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.328        0.000                      0                   96        0.198        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[11])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[11]_AD_DATA[11])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[11]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<11>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[11]_U[12])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<12>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<12>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<12>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[12])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<12>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[12]_AD_DATA[12])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[12]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<12>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[12]_U[13])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<13>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<13>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[13])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<13>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[13]_AD_DATA[13])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[13]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<13>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[13]_U[14])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<14>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<14>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[14])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<14>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[14]_AD_DATA[14])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[14]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<14>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[14]_U[15])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<15>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<15>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[15])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<15>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[15]_AD_DATA[15])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[15]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<15>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[15]_U[16])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<16>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<16>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[16])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<16>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[16]_AD_DATA[16])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[16]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<16>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[16]_U[17])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<17>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<17>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[17])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<17>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[17]_AD_DATA[17])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[17]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<17>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[17]_U[18])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<18>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<18>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<18>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[18])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<18>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[18]_AD_DATA[18])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[18]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<18>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[18]_U[19])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<19>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<19>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[20]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[19])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<19>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[19]_AD_DATA[19])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[19]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<19>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[19]_U[20])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<20>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<20>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[20])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[21]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 2.705ns (62.255%)  route 1.640ns (37.745%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=2 LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.638ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.576ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.771     1.978    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X22Y101        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.074 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.678     2.752    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y97         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     2.816 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.962     3.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
    DSP48E2_X1Y38        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.241     4.019 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     4.019    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_PREADD_AB[11])
                                                      0.161     4.180 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.180    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X1Y38        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[20])
                                                      0.586     4.766 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     4.766    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD.AD<20>
    DSP48E2_X1Y38        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[20]_AD_DATA[20])
                                                      0.059     4.825 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/AD_DATA[20]
                         net (fo=1, routed)           0.000     4.825    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.AD_DATA<20>
    DSP48E2_X1Y38        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[20]_U[21])
                                                      0.740     5.565 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.565    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<21>
    DSP48E2_X1Y38        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.059     5.624 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<21>
    DSP48E2_X1Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.699     6.323 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.323    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/ALU_OUT[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.552    11.719    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
    DSP48E2_X1Y38        DSP_OUTPUT                                   r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.156    11.875    
                         clock uncertainty           -0.176    11.699    
    DSP48E2_X1Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[21])
                                                     -0.175    11.524    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.071ns (25.818%)  route 0.204ns (74.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.557ns (routing 0.576ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.638ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.557     1.724    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X1Y59          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.795 r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.204     1.999    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB0
    SLICE_X4Y61          RAMD32                                       r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.806     2.013    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X4Y61          RAMD32                                       r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.107     1.906    
    SLICE_X4Y61          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.988    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[8]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.070ns (24.561%)  route 0.215ns (75.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.638ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.560     1.727    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/ap_clk
    SLICE_X15Y57         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.797 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_reg[8]/Q
                         net (fo=1, routed)           0.215     2.012    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332[8]
    SLICE_X16Y65         SRL16E                                       r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[8]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.845     2.052    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/ap_clk
    SLICE_X16Y65         SRL16E                                       r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[8]_srl5/CLK
                         clock pessimism             -0.107     1.945    
    SLICE_X16Y65         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.054     1.999    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[8]_srl5
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1151]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.071ns (27.953%)  route 0.183ns (72.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.531ns (routing 0.576ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.638ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.531     1.698    design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X0Y27          FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.769 r  design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1151]/Q
                         net (fo=1, routed)           0.183     1.952    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIA1
    SLICE_X1Y28          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.831     2.038    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X1Y28          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/CLK
                         clock pessimism             -0.161     1.877    
    SLICE_X1Y28          RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     1.938    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.070ns (24.648%)  route 0.214ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.560ns (routing 0.576ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.638ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.560     1.727    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/ap_clk
    SLICE_X15Y57         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.797 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_reg[12]/Q
                         net (fo=1, routed)           0.214     2.011    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332[12]
    SLICE_X16Y65         SRL16E                                       r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.845     2.052    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/ap_clk
    SLICE_X16Y65         SRL16E                                       r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[12]_srl5/CLK
                         clock pessimism             -0.107     1.945    
    SLICE_X16Y65         SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     1.997    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_wrapped_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2_fu_72/tmp_data_V_reg_332_pp0_iter5_reg_reg[12]_srl5
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.070ns (25.271%)  route 0.207ns (74.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.553ns (routing 0.576ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.638ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.553     1.720    design_1_inv_matrix_se_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y2           FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.790 r  design_1_inv_matrix_se_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]/Q
                         net (fo=1, routed)           0.207     1.997    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIF0
    SLICE_X1Y3           RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.853     2.060    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X1Y3           RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF/CLK
                         clock pessimism             -0.161     1.899    
    SLICE_X1Y3           RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     1.980    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1123]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.073ns (39.891%)  route 0.110ns (60.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.555ns (routing 0.576ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.638ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.555     1.722    design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X1Y23          FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.795 r  design_1_inv_matrix_se_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1123]/Q
                         net (fo=1, routed)           0.110     1.905    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIA1
    SLICE_X1Y22          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.840     2.047    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X1Y22          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
                         clock pessimism             -0.221     1.826    
    SLICE_X1Y22          RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     1.887    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.070ns (32.710%)  route 0.144ns (67.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.525ns (routing 0.576ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.638ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.525     1.692    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.762 r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.144     1.906    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X2Y66          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.784     1.991    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y66          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.156     1.835    
    SLICE_X2Y66          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.053     1.888    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][129]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.072ns (29.630%)  route 0.171ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.526ns (routing 0.576ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.638ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.526     1.693    design_1_inv_matrix_se_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y32          FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.765 r  design_1_inv_matrix_se_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][129]/Q
                         net (fo=1, routed)           0.171     1.936    design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB1
    SLICE_X4Y28          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.807     2.014    design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X4Y28          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/CLK
                         clock pessimism             -0.161     1.853    
    SLICE_X4Y28          RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     1.917    design_1_inv_matrix_se_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.542ns (routing 0.576ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.638ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.542     1.709    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y26          FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.781 r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=101, routed)         0.213     1.994    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH2
    SLICE_X9Y23          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.833     2.040    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X9Y23          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
                         clock pessimism             -0.161     1.879    
    SLICE_X9Y23          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.974    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.072ns (25.263%)  route 0.213ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.542ns (routing 0.576ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.638ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.542     1.709    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X8Y26          FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.781 r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=101, routed)         0.213     1.994    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH2
    SLICE_X9Y23          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.833     2.040    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X9Y23          RAMD32                                       r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
                         clock pessimism             -0.161     1.879    
    SLICE_X9Y23          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.974    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y18  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/temp_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y18  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/temp_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y4   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y4   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y5   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y5   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y12  design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X5Y29   design_1_inv_matrix_se_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.277ns (20.058%)  route 1.104ns (79.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.865     3.356    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.277ns (20.058%)  route 1.104ns (79.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.865     3.356    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.277ns (20.058%)  route 1.104ns (79.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.865     3.356    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.277ns (20.058%)  route 1.104ns (79.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.865     3.356    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.277ns (20.087%)  route 1.102ns (79.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.863     3.354    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.277ns (20.087%)  route 1.102ns (79.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.863     3.354    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.277ns (20.087%)  route 1.102ns (79.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.863     3.354    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.277ns (20.087%)  route 1.102ns (79.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.863     3.354    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.277ns (20.087%)  route 1.102ns (79.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.576ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.863     3.354    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y67          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.549    11.716    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y67          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.216    11.932    
                         clock uncertainty           -0.176    11.756    
    SLICE_X1Y67          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    11.684    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -3.354    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.277ns (21.760%)  route 0.996ns (78.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.638ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.576ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.768     1.975    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y64          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.073 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.312    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X1Y64          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.491 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     3.248    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y66          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.529    11.696    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y66          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.156    11.852    
                         clock uncertainty           -0.176    11.676    
    SLICE_X3Y66          FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    11.604    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  8.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.073ns (38.220%)  route 0.118ns (61.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.886ns (routing 0.324ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.886     0.997    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y62          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.035 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.048     1.083    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y62          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     1.118 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.188    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y62          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.007     1.145    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y62          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.135     1.010    
    SLICE_X5Y62          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     0.990    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.073ns (38.220%)  route 0.118ns (61.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.886ns (routing 0.324ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.886     0.997    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y62          FDRE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.035 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.048     1.083    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y62          LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     1.118 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.188    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y62          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.007     1.145    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y62          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.135     1.010    
    SLICE_X5Y62          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     0.990    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.016     1.154    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.104     1.050    
    SLICE_X6Y44          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.030    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.016     1.154    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.104     1.050    
    SLICE_X6Y44          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.030    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.016     1.154    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.104     1.050    
    SLICE_X6Y44          FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.030    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.365ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.016     1.154    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.104     1.050    
    SLICE_X6Y44          FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.030    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.365ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.012     1.150    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.104     1.046    
    SLICE_X6Y44          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.026    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.365ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.012     1.150    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.104     1.046    
    SLICE_X6Y44          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.026    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.365ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.012     1.150    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.104     1.046    
    SLICE_X6Y44          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.026    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.053ns (18.996%)  route 0.226ns (81.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.892ns (routing 0.324ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.365ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.892     1.003    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.042 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.078     1.120    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X4Y43          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.134 f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.282    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDCE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.012     1.150    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDCE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.104     1.046    
    SLICE_X6Y44          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.026    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.459ns  (logic 0.147ns (10.075%)  route 1.312ns (89.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.502ns (routing 0.576ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.147     1.147    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y92         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     1.294 r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.165     1.459    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.502     1.669    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.050ns (7.813%)  route 0.590ns (92.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.365ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.539     0.539    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X12Y92         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     0.589 r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.051     0.640    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.981     1.119    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 0.159ns (8.026%)  route 1.822ns (91.974%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.638ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.576ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.713     1.920    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.016 f  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=679, routed)         1.602     3.618    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X13Y15         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     3.681 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.220     3.901    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X13Y15         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.543     1.710    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X13Y15         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.916ns  (logic 0.096ns (5.010%)  route 1.820ns (94.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.638ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.576ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.713     1.920    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.016 r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=679, routed)         1.820     3.836    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y43          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.543     1.710    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.916ns  (logic 0.096ns (5.010%)  route 1.820ns (94.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.638ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.576ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.713     1.920    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.016 r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=679, routed)         1.820     3.836    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y43          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.543     1.710    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y43          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 0.096ns (5.206%)  route 1.748ns (94.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.638ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.576ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.713     1.920    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.016 r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=679, routed)         1.748     3.764    design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X13Y36         FDRE                                         r  design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.530     1.697    design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X13Y36         FDRE                                         r  design_1_inv_matrix_se_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.096ns (7.251%)  route 1.228ns (92.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.766     1.973    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.069 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.228     3.297    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y20         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.548     1.715    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y20         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.096ns (7.251%)  route 1.228ns (92.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.766     1.973    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.069 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.228     3.297    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y20         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.548     1.715    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y20         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.096ns (7.251%)  route 1.228ns (92.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.766     1.973    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.069 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.228     3.297    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y20         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.548     1.715    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y20         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.096ns (7.334%)  route 1.213ns (92.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.638ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.576ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.713     1.920    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.016 r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=679, routed)         1.213     3.229    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y64          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.545     1.712    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y64          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.096ns (7.334%)  route 1.213ns (92.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.638ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.576ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.713     1.920    design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/slowest_sync_clk
    SLICE_X12Y92         FDRE                                         r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.016 r  design_1_inv_matrix_se_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=679, routed)         1.213     3.229    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y64          FDPE                                         f  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.545     1.712    design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y64          FDPE                                         r  design_1_inv_matrix_se_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.249ns  (logic 0.096ns (7.686%)  route 1.153ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.638ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.576ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.766     1.973    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.069 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.153     3.222    design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y32          FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.531     1.698    design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y32          FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.365ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.103     1.147    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y12         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.010     1.148    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y12         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.365ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.103     1.147    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y12         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.010     1.148    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y12         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.365ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.103     1.147    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y12         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.010     1.148    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y12         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.000%)  route 0.156ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.365ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.156     1.200    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y8          FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.014     1.152    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y8          FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.000%)  route 0.156ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.365ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.156     1.200    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y8          FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.014     1.152    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y8          FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.000%)  route 0.156ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.365ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.156     1.200    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y8          FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.014     1.152    design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y8          FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.596%)  route 0.196ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.365ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.196     1.240    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y21         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.013     1.151    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y21         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.596%)  route 0.196ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.365ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.196     1.240    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y21         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.013     1.151    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y21         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.596%)  route 0.196ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.365ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.196     1.240    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y21         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.013     1.151    design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y21         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.039ns (15.116%)  route 0.219ns (84.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    1.005ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.324ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.365ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.894     1.005    design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y12         FDRE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.044 r  design_1_inv_matrix_se_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.219     1.263    design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y29         FDCE                                         f  design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.003     1.141    design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y29         FDCE                                         r  design_1_inv_matrix_se_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           403 Endpoints
Min Delay           403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.055ns  (logic 1.233ns (60.000%)  route 0.822ns (40.000%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.559ns (routing 0.576ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y41        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X1Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.371     1.256    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X18Y103        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.430 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.369     1.799    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/round_exp_inc_op
    SLICE_X20Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     1.973 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.082     2.055    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X20Y104        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.559     1.726    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y104        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[28]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.014ns  (logic 1.180ns (58.590%)  route 0.834ns (41.410%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.600ns (routing 0.576ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y35        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[28]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<28>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[28]_ALU_OUT[28])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<28>
    DSP48E2_X2Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[28]
                         net (fo=2, routed)           0.694     1.579    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][21]
    SLICE_X29Y88         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.148     1.727 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.063     1.790    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2_n_0
    SLICE_X29Y88         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     1.937 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.077     2.014    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X29Y88         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.600     1.767    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X29Y88         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.867ns  (logic 1.125ns (60.257%)  route 0.742ns (39.743%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.558ns (routing 0.576ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y41        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X1Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.371     1.256    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X18Y103        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.430 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.303     1.733    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X20Y103        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     1.799 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, routed)           0.068     1.867    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X20Y103        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.558     1.725    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y103        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 1.254ns (67.383%)  route 0.607ns (32.617%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.547ns (routing 0.576ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y41        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X1Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.371     1.256    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X18Y103        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.430 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.198     1.628    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X19Y104        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     1.823 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, routed)           0.038     1.861    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X19Y104        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.547     1.714    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X19Y104        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 1.175ns (63.172%)  route 0.685ns (36.828%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.558ns (routing 0.576ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y41        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X1Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.371     1.256    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X18Y103        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.430 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.245     1.675    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X20Y103        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.791 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.069     1.860    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X20Y103        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.558     1.725    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y103        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.844ns  (logic 1.237ns (67.082%)  route 0.607ns (32.918%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.606ns (routing 0.576ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y50        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.384     1.269    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X28Y123        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     1.443 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.153     1.596    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X28Y125        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.774 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.070     1.844    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X28Y125        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.606     1.773    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y125        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 1.209ns (65.814%)  route 0.628ns (34.186%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.547ns (routing 0.576ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y41        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X1Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.371     1.256    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X18Y103        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     1.430 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.194     1.624    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X19Y104        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.774 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.063     1.837    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X19Y104        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.547     1.714    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X19Y104        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.818ns  (logic 1.172ns (64.466%)  route 0.646ns (35.534%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.611ns (routing 0.576ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y50        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X2Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.384     1.269    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X28Y123        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     1.443 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.184     1.627    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X28Y126        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     1.740 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, routed)           0.078     1.818    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
    SLICE_X28Y126        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.611     1.778    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y126        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U32/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 1.202ns (67.113%)  route 0.589ns (32.887%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.604ns (routing 0.576ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y51        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[30]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<30>
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[30]_ALU_OUT[30])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.375     1.260    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
    SLICE_X20Y124        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.147     1.407 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_6/O
                         net (fo=8, routed)           0.183     1.590    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X20Y125        LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.170     1.760 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, routed)           0.031     1.791    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X20Y125        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.604     1.771    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y125        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U28/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[29]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.790ns  (logic 1.036ns (57.877%)  route 0.754ns (42.123%))
  Logic Levels:           4  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y47        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[29]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<29>
    DSP48E2_X1Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[29]_ALU_OUT[29])
                                                      0.744     0.744 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     0.744    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
    DSP48E2_X1Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.141     0.885 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.504     1.389    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][22]
    SLICE_X19Y117        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     1.502 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.173     1.675    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2_n_0
    SLICE_X20Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     1.713 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.077     1.790    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X20Y115        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.555     1.722    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y115        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U26/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[40]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.147ns (65.333%)  route 0.078ns (34.667%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.006ns (routing 0.365ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y44        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[40]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<40>
    DSP48E2_X1Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[40]_ALU_OUT[47])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=1, routed)           0.063     0.195    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[47]
    SLICE_X18Y112        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.210 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.015     0.225    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X18Y112        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.006     1.144    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X18Y112        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U24/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_579_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.152ns (67.556%)  route 0.073ns (32.444%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.999ns (routing 0.365ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y37        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<13>
    DSP48E2_X1Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.067     0.199    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[11]
    SLICE_X18Y91         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.219 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_12/O
                         net (fo=1, routed)           0.006     0.225    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/grp_fu_437_p2[11]
    SLICE_X18Y91         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_579_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.999     1.137    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/ap_clk
    SLICE_X18Y91         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_579_reg[11]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_579_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.153ns (67.699%)  route 0.073ns (32.301%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.992ns (routing 0.365ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y37        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X1Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.066     0.198    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/P[15]
    SLICE_X18Y92         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.219 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fsub_32ns_32ns_32_5_full_dsp_1_U22/inverse_matrix_hw_wrapped_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/mant_op_inferred_i_8/O
                         net (fo=1, routed)           0.007     0.226    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/grp_fu_437_p2[15]
    SLICE_X18Y92         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_579_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       0.992     1.130    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/ap_clk
    SLICE_X18Y92         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/reg_579_reg[15]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.146ns (64.317%)  route 0.081ns (35.683%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.009ns (routing 0.365ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y41        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
    DSP48E2_X1Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[16]_ALU_OUT[16])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=2, routed)           0.063     0.195    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][9]
    SLICE_X19Y102        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     0.209 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[10]_i_1/O
                         net (fo=1, routed)           0.018     0.227    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[10]
    SLICE_X19Y102        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.009     1.147    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X19Y102        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.146ns (64.035%)  route 0.082ns (35.965%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.009ns (routing 0.365ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y41        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
    DSP48E2_X1Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[16]_ALU_OUT[16])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X1Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=2, routed)           0.061     0.193    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][9]
    SLICE_X19Y102        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     0.207 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[9]_i_1/O
                         net (fo=1, routed)           0.021     0.228    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[9]
    SLICE_X19Y102        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.009     1.147    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X19Y102        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U27/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.146ns (64.035%)  route 0.082ns (35.965%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.008ns (routing 0.365ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y35        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[26]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<26>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[26]_ALU_OUT[26])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<26>
    DSP48E2_X2Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[26]_P[26])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[26]
                         net (fo=2, routed)           0.064     0.196    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][19]
    SLICE_X27Y88         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     0.210 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[20]_i_1/O
                         net (fo=1, routed)           0.018     0.228    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[20]
    SLICE_X27Y88         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.008     1.146    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X27Y88         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[21]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.146ns (63.755%)  route 0.083ns (36.245%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.008ns (routing 0.365ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y35        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[21]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<21>
    DSP48E2_X2Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[21]_ALU_OUT[21])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X2Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=2, routed)           0.059     0.191    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][14]
    SLICE_X28Y87         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     0.205 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[15]_i_1/O
                         net (fo=1, routed)           0.024     0.229    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[15]
    SLICE_X28Y87         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.008     1.146    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y87         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U25/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[40]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.146ns (63.203%)  route 0.085ns (36.797%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.050ns (routing 0.365ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y53        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[40]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<40>
    DSP48E2_X2Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[40]_ALU_OUT[44])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[44]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<44>
    DSP48E2_X2Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[44]_P[44])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[44]
                         net (fo=1, routed)           0.061     0.193    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/dsp_p_op[44]
    SLICE_X28Y131        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.207 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.024     0.231    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X28Y131        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.050     1.188    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y131        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U30/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.147ns (63.090%)  route 0.086ns (36.910%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.049ns (routing 0.365ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y38        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[16]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<16>
    DSP48E2_X2Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[16]_ALU_OUT[16])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[16]
                         net (fo=2, routed)           0.071     0.203    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][9]
    SLICE_X30Y97         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.218 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[9]_i_1/O
                         net (fo=1, routed)           0.015     0.233    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[9]
    SLICE_X30Y97         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.049     1.187    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U33/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/C

Slack:                    inf
  Source:                 design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                            (internal pin)
  Destination:            design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.146ns (62.661%)  route 0.087ns (37.339%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.061ns (routing 0.365ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y47        DSP_C_DATA                   0.000     0.000 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     0.000    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[17])
                                                      0.102     0.102 f  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.102    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.030     0.132 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.069     0.201    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][10]
    SLICE_X29Y117        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     0.215 r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[10]_i_1/O
                         net (fo=1, routed)           0.018     0.233    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[10]
    SLICE_X29Y117        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_inv_matrix_se_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=13628, routed)       1.061     1.199    design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X29Y117        FDRE                                         r  design_1_inv_matrix_se_i/inverse_matrix_hw_wr_0/inst/grp_inverse_matrix_hw_fu_92/grp_inverse_matrix_hw_Pipeline_L5_L6_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U34/inverse_matrix_hw_wrapped_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[10]/C





