{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507396421688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507396421689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 19:13:41 2017 " "Processing started: Sat Oct 07 19:13:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507396421689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507396421689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgb_led_matrix -c rgb_led_matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgb_led_matrix -c rgb_led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507396421689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507396422087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_led_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_led_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_led_matrix " "Found entity 1: rgb_led_matrix" {  } { { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507396422151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507396422151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/pwm.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507396422162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507396422162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/debouncer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507396422168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507396422168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r chromatic.v(19) " "Verilog HDL Declaration information at chromatic.v(19): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "chromatic.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/chromatic.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1507396422174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g chromatic.v(20) " "Verilog HDL Declaration information at chromatic.v(20): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "chromatic.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/chromatic.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1507396422174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b chromatic.v(22) " "Verilog HDL Declaration information at chromatic.v(22): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "chromatic.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/chromatic.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1507396422174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chromatic.v 1 1 " "Found 1 design units, including 1 entities, in source file chromatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 chromatic " "Found entity 1: chromatic" {  } { { "chromatic.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/chromatic.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507396422174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507396422174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgb_led_matrix " "Elaborating entity \"rgb_led_matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507396422213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_1\"" {  } { { "rgb_led_matrix.v" "debouncer_1" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507396422221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debouncer.v(57) " "Verilog HDL assignment warning at debouncer.v(57): truncated value with size 32 to match size of target (21)" {  } { { "debouncer.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/debouncer.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507396422222 "|rgb_led_matrix|debouncer:debouncer_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm_1 " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm_1\"" {  } { { "rgb_led_matrix.v" "pwm_1" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507396422225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pwm.v(39) " "Verilog HDL assignment warning at pwm.v(39): truncated value with size 32 to match size of target (13)" {  } { { "pwm.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/pwm.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507396422226 "|rgb_led_matrix|pwm:pwm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pwm.v(48) " "Verilog HDL assignment warning at pwm.v(48): truncated value with size 32 to match size of target (13)" {  } { { "pwm.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/pwm.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507396422226 "|rgb_led_matrix|pwm:pwm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 pwm.v(50) " "Verilog HDL assignment warning at pwm.v(50): truncated value with size 32 to match size of target (13)" {  } { { "pwm.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/pwm.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507396422226 "|rgb_led_matrix|pwm:pwm_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flg pwm.v(54) " "Inferred latch for \"flg\" at pwm.v(54)" {  } { { "pwm.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/pwm.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1507396422226 "|rgb_led_matrix|pwm:pwm_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chromatic chromatic:chromatic_1 " "Elaborating entity \"chromatic\" for hierarchy \"chromatic:chromatic_1\"" {  } { { "rgb_led_matrix.v" "chromatic_1" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507396422228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chromatic.v(42) " "Verilog HDL assignment warning at chromatic.v(42): truncated value with size 32 to match size of target (3)" {  } { { "chromatic.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/chromatic.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507396422230 "|rgb_led_matrix|chromatic:chromatic_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chromatic.v(50) " "Verilog HDL assignment warning at chromatic.v(50): truncated value with size 32 to match size of target (3)" {  } { { "chromatic.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/chromatic.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507396422231 "|rgb_led_matrix|chromatic:chromatic_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chromatic.v(52) " "Verilog HDL assignment warning at chromatic.v(52): truncated value with size 32 to match size of target (3)" {  } { { "chromatic.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/chromatic.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1507396422231 "|rgb_led_matrix|chromatic:chromatic_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1507396423308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "rgb_led_chromatic " "Ignored assignments for entity \"rgb_led_chromatic\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity rgb_led_chromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity rgb_led_chromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423566 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1507396423566 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "rgb_led_cromatic " "Ignored assignments for entity \"rgb_led_cromatic\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity rgb_led_cromatic -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity rgb_led_cromatic -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1507396423568 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1507396423568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/output_files/rgb_led_matrix.map.smsg " "Generated suppressed messages file C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/output_files/rgb_led_matrix.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1507396423616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507396423946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507396423946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507396424136 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507396424136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507396424136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507396424136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507396424298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 19:13:44 2017 " "Processing ended: Sat Oct 07 19:13:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507396424298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507396424298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507396424298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507396424298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507396425419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507396425420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 19:13:45 2017 " "Processing started: Sat Oct 07 19:13:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507396425420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1507396425420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rgb_led_matrix -c rgb_led_matrix " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rgb_led_matrix -c rgb_led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1507396425420 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1507396425518 ""}
{ "Info" "0" "" "Project  = rgb_led_matrix" {  } {  } 0 0 "Project  = rgb_led_matrix" 0 0 "Fitter" 0 0 1507396425519 ""}
{ "Info" "0" "" "Revision = rgb_led_matrix" {  } {  } 0 0 "Revision = rgb_led_matrix" 0 0 "Fitter" 0 0 1507396425519 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1507396425623 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "rgb_led_matrix EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design rgb_led_matrix" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1507396426659 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1507396426660 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1507396426721 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1507396426721 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1507396426967 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507396426978 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[0\] PIN_71 " "Can't place node \"R\[0\]\" -- illegal location assignment PIN_71" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[0\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427259 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[1\] PIN_63 " "Can't place node \"R\[1\]\" -- illegal location assignment PIN_63" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[1\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427260 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[2\] PIN_57 " "Can't place node \"R\[2\]\" -- illegal location assignment PIN_57" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[2\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427260 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[3\] PIN_44 " "Can't place node \"R\[3\]\" -- illegal location assignment PIN_44" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[3\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427260 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[4\] PIN_43 " "Can't place node \"R\[4\]\" -- illegal location assignment PIN_43" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[4\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427260 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[5\] PIN_76 " "Can't place node \"R\[5\]\" -- illegal location assignment PIN_76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[5\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427261 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[6\] PIN_70 " "Can't place node \"R\[6\]\" -- illegal location assignment PIN_70" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[6\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427261 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[7\] PIN_60 " "Can't place node \"R\[7\]\" -- illegal location assignment PIN_60" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[7\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427261 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[8\] PIN_52 " "Can't place node \"R\[8\]\" -- illegal location assignment PIN_52" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[8\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427261 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[9\] PIN_31 " "Can't place node \"R\[9\]\" -- illegal location assignment PIN_31" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[9\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427262 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[10\] PIN_86 " "Can't place node \"R\[10\]\" -- illegal location assignment PIN_86" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[10\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427262 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[11\] PIN_99 " "Can't place node \"R\[11\]\" -- illegal location assignment PIN_99" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[11\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427262 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[12\] PIN_126 " "Can't place node \"R\[12\]\" -- illegal location assignment PIN_126" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[12\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427262 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[13\] PIN_143 " "Can't place node \"R\[13\]\" -- illegal location assignment PIN_143" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[13\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427262 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[14\] PIN_142 " "Can't place node \"R\[14\]\" -- illegal location assignment PIN_142" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[14\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427262 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[15\] PIN_92 " "Can't place node \"R\[15\]\" -- illegal location assignment PIN_92" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[15\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[16\] PIN_104 " "Can't place node \"R\[16\]\" -- illegal location assignment PIN_104" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[16\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[17\] PIN_118 " "Can't place node \"R\[17\]\" -- illegal location assignment PIN_118" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[17\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[18\] PIN_136 " "Can't place node \"R\[18\]\" -- illegal location assignment PIN_136" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[18\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[19\] PIN_27 " "Can't place node \"R\[19\]\" -- illegal location assignment PIN_27" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[19\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[20\] PIN_97 " "Can't place node \"R\[20\]\" -- illegal location assignment PIN_97" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[20\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[21\] PIN_112 " "Can't place node \"R\[21\]\" -- illegal location assignment PIN_112" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[21\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427263 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[22\] PIN_125 " "Can't place node \"R\[22\]\" -- illegal location assignment PIN_125" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[22\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427264 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[23\] PIN_135 " "Can't place node \"R\[23\]\" -- illegal location assignment PIN_135" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[23\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427264 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "R\[24\] PIN_8 " "Can't place node \"R\[24\]\" -- illegal location assignment PIN_8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[24\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427264 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[0\] PIN_69 " "Can't place node \"G\[0\]\" -- illegal location assignment PIN_69" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[0\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427264 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[1\] PIN_59 " "Can't place node \"G\[1\]\" -- illegal location assignment PIN_59" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[1\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427264 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[2\] PIN_53 " "Can't place node \"G\[2\]\" -- illegal location assignment PIN_53" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[2\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427264 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[3\] PIN_42 " "Can't place node \"G\[3\]\" -- illegal location assignment PIN_42" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[3\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427265 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[4\] PIN_41 " "Can't place node \"G\[4\]\" -- illegal location assignment PIN_41" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[4\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427265 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[5\] PIN_74 " "Can't place node \"G\[5\]\" -- illegal location assignment PIN_74" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[5\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427265 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[6\] PIN_67 " "Can't place node \"G\[6\]\" -- illegal location assignment PIN_67" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[6\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[7\] PIN_51 " "Can't place node \"G\[7\]\" -- illegal location assignment PIN_51" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[7\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[8\] PIN_48 " "Can't place node \"G\[8\]\" -- illegal location assignment PIN_48" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[8\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[9\] PIN_28 " "Can't place node \"G\[9\]\" -- illegal location assignment PIN_28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[9\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427267 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[10\] PIN_80 " "Can't place node \"G\[10\]\" -- illegal location assignment PIN_80" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[10\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427267 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[11\] PIN_96 " "Can't place node \"G\[11\]\" -- illegal location assignment PIN_96" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[11\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427267 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[12\] PIN_122 " "Can't place node \"G\[12\]\" -- illegal location assignment PIN_122" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[12\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427267 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[13\] PIN_141 " "Can't place node \"G\[13\]\" -- illegal location assignment PIN_141" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[13\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427267 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[14\] PIN_26 " "Can't place node \"G\[14\]\" -- illegal location assignment PIN_26" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[14\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427267 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[15\] PIN_81 " "Can't place node \"G\[15\]\" -- illegal location assignment PIN_81" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[15\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427268 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[16\] PIN_103 " "Can't place node \"G\[16\]\" -- illegal location assignment PIN_103" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[16\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427268 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[17\] PIN_114 " "Can't place node \"G\[17\]\" -- illegal location assignment PIN_114" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[17\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427268 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[18\] PIN_134 " "Can't place node \"G\[18\]\" -- illegal location assignment PIN_134" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[18\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427268 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[19\] PIN_25 " "Can't place node \"G\[19\]\" -- illegal location assignment PIN_25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[19\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[20\] PIN_94 " "Can't place node \"G\[20\]\" -- illegal location assignment PIN_94" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[20\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[21\] PIN_115 " "Can't place node \"G\[21\]\" -- illegal location assignment PIN_115" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[21\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[22\] PIN_121 " "Can't place node \"G\[22\]\" -- illegal location assignment PIN_121" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[22\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[23\] PIN_133 " "Can't place node \"G\[23\]\" -- illegal location assignment PIN_133" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[23\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "G\[24\] PIN_3 " "Can't place node \"G\[24\]\" -- illegal location assignment PIN_3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { G[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G\[24\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[0\] PIN_72 " "Can't place node \"B\[0\]\" -- illegal location assignment PIN_72" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427269 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[1\] PIN_64 " "Can't place node \"B\[1\]\" -- illegal location assignment PIN_64" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427270 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[2\] PIN_58 " "Can't place node \"B\[2\]\" -- illegal location assignment PIN_58" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427270 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[3\] PIN_45 " "Can't place node \"B\[3\]\" -- illegal location assignment PIN_45" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427270 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[4\] PIN_40 " "Can't place node \"B\[4\]\" -- illegal location assignment PIN_40" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427270 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[5\] PIN_75 " "Can't place node \"B\[5\]\" -- illegal location assignment PIN_75" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427270 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[6\] PIN_65 " "Can't place node \"B\[6\]\" -- illegal location assignment PIN_65" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427270 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[7\] PIN_55 " "Can't place node \"B\[7\]\" -- illegal location assignment PIN_55" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427271 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[8\] PIN_47 " "Can't place node \"B\[8\]\" -- illegal location assignment PIN_47" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427271 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[9\] PIN_32 " "Can't place node \"B\[9\]\" -- illegal location assignment PIN_32" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427271 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[10\] PIN_79 " "Can't place node \"B\[10\]\" -- illegal location assignment PIN_79" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427271 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[11\] PIN_100 " "Can't place node \"B\[11\]\" -- illegal location assignment PIN_100" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427271 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[12\] PIN_129 " "Can't place node \"B\[12\]\" -- illegal location assignment PIN_129" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427271 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[13\] PIN_139 " "Can't place node \"B\[13\]\" -- illegal location assignment PIN_139" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427272 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[14\] PIN_30 " "Can't place node \"B\[14\]\" -- illegal location assignment PIN_30" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427272 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[15\] PIN_87 " "Can't place node \"B\[15\]\" -- illegal location assignment PIN_87" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427272 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[16\] PIN_101 " "Can't place node \"B\[16\]\" -- illegal location assignment PIN_101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427272 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[17\] PIN_119 " "Can't place node \"B\[17\]\" -- illegal location assignment PIN_119" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[18\] PIN_137 " "Can't place node \"B\[18\]\" -- illegal location assignment PIN_137" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[19\] PIN_24 " "Can't place node \"B\[19\]\" -- illegal location assignment PIN_24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[20\] PIN_93 " "Can't place node \"B\[20\]\" -- illegal location assignment PIN_93" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[21\] PIN_113 " "Can't place node \"B\[21\]\" -- illegal location assignment PIN_113" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[22\] PIN_120 " "Can't place node \"B\[22\]\" -- illegal location assignment PIN_120" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[23\] PIN_132 " "Can't place node \"B\[23\]\" -- illegal location assignment PIN_132" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427273 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "B\[24\] PIN_4 " "Can't place node \"B\[24\]\" -- illegal location assignment PIN_4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427274 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "clk PIN_17 " "Can't place node \"clk\" -- illegal location assignment PIN_17" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427274 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "button PIN_144 " "Can't place node \"button\" -- illegal location assignment PIN_144" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { button } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button" } } } } { "rgb_led_matrix.v" "" { Text "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/rgb_led_matrix.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Windows/Dropbox/Proyecto_Javieres/FPGA_proyectos/Verilog/rgb_led_matrix/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1507396427274 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507396427274 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1507396427489 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 78 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 78 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507396428042 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 07 19:13:48 2017 " "Processing ended: Sat Oct 07 19:13:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507396428042 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507396428042 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507396428042 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507396428042 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 80 s 58 s " "Quartus II Full Compilation was unsuccessful. 80 errors, 58 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507396428801 ""}
