['text':' combine lower part of two vectors','line_number':8,'multiline':False]
['text':' combine higher part of two vectors','line_number':20,'multiline':False]
['text':' combine two vectors from lower and higher parts of two other vectors','line_number':32,'multiline':False]
['text':' interleave two vectors','line_number':66,'multiline':False]
['text':' deinterleave two vectors','line_number':97,'multiline':False]
['text':' Reverse elements of each 64-bit lane','line_number':166,'multiline':False]
['text':'64','line_number':170,'multiline':True]
['text':'64','line_number':171,'multiline':True]
['text':'64','line_number':180,'multiline':True]
['text':'64','line_number':181,'multiline':True]
['text':' Permuting the elements of each 128-bit lane by immediate index for','line_number':198,'multiline':False]
['text':' each element.','line_number':199,'multiline':False]
['text':' _NPY_SIMD_AVX2_REORDER_H','line_number':216,'multiline':False]
