{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683348271509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683348271516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 23:44:31 2023 " "Processing started: Fri May  5 23:44:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683348271516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348271516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevator -c ELEVATOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevator -c ELEVATOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348271516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683348271905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683348271905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file elevator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ELEVATOR " "Found entity 1: ELEVATOR" {  } { { "ELEVATOR.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_4b " "Found entity 1: Mux4_4b" {  } { { "Mux4_4b.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/Mux4_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_level.v 1 1 " "Found 1 design units, including 1 entities, in source file next_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_level " "Found entity 1: next_level" {  } { { "next_level.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/next_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_putt.v 1 1 " "Found 1 design units, including 1 entities, in source file out_putt.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_put " "Found entity 1: out_put" {  } { { "out_putt.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/out_putt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4b " "Found entity 1: reg4b" {  } { { "reg4b.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/reg4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348277957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348277957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348278049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348278049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348278126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348278126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ELEVATOR " "Elaborating entity \"ELEVATOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683348278289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_put out_put:inst2 " "Elaborating entity \"out_put\" for hierarchy \"out_put:inst2\"" {  } { { "ELEVATOR.bdf" "inst2" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 1032 1416 1536 1144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pri_encoder.v 1 1 " "Using design file pri_encoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pri_Encoder " "Found entity 1: pri_Encoder" {  } { { "pri_encoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/pri_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348278462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683348278462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pri_Encoder Pri_Encoder:inst6 " "Elaborating entity \"Pri_Encoder\" for hierarchy \"Pri_Encoder:inst6\"" {  } { { "ELEVATOR.bdf" "inst6" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 1056 392 544 1136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278462 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pri_encoder.v(9) " "Verilog HDL Case Statement warning at pri_encoder.v(9): incomplete case statement has no default case item" {  } { { "pri_encoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/pri_encoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683348278482 "|ELEVATOR|Pri_Encoder:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X pri_encoder.v(6) " "Verilog HDL Always Construct warning at pri_encoder.v(6): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "pri_encoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/pri_encoder.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683348278482 "|ELEVATOR|Pri_Encoder:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] pri_encoder.v(6) " "Inferred latch for \"X\[0\]\" at pri_encoder.v(6)" {  } { { "pri_encoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/pri_encoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348278482 "|ELEVATOR|Pri_Encoder:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] pri_encoder.v(6) " "Inferred latch for \"X\[1\]\" at pri_encoder.v(6)" {  } { { "pri_encoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/pri_encoder.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348278482 "|ELEVATOR|Pri_Encoder:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst80 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst80\"" {  } { { "ELEVATOR.bdf" "inst80" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 1408 488 640 1472 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst80\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst80\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/Final Project/ELEVATOR/clock_generator.bdf" { { 152 584 736 216 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_level next_level:inst3 " "Elaborating entity \"next_level\" for hierarchy \"next_level:inst3\"" {  } { { "ELEVATOR.bdf" "inst3" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 1040 808 928 1152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst55 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst55\"" {  } { { "ELEVATOR.bdf" "inst55" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 712 2312 2448 888 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:inst4 " "Elaborating entity \"register_file\" for hierarchy \"register_file:inst4\"" {  } { { "ELEVATOR.bdf" "inst4" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 432 1624 1808 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278653 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATAP " "Converted elements in bus name \"DATAP\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAP\[3\] DATAP3 " "Converted element name(s) from \"DATAP\[3\]\" to \"DATAP3\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 688 2120 2320 705 "DATAP\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAP\[1\] DATAP1 " "Converted element name(s) from \"DATAP\[1\]\" to \"DATAP1\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 784 2120 2320 801 "DATAP\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAP\[2\] DATAP2 " "Converted element name(s) from \"DATAP\[2\]\" to \"DATAP2\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 736 2120 2320 753 "DATAP\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAP\[0\] DATAP0 " "Converted element name(s) from \"DATAP\[0\]\" to \"DATAP0\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 832 2120 2320 849 "DATAP\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAP\[3..0\] DATAP3..0 " "Converted element name(s) from \"DATAP\[3..0\]\" to \"DATAP3..0\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 912 1432 2120 929 "DATAP\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""}  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 688 2120 2320 705 "DATAP\[3\]" "" } { 784 2120 2320 801 "DATAP\[1\]" "" } { 736 2120 2320 753 "DATAP\[2\]" "" } { 832 2120 2320 849 "DATAP\[0\]" "" } { 912 1432 2120 929 "DATAP\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1683348278671 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DATAQ " "Converted elements in bus name \"DATAQ\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAQ\[3..0\] DATAQ3..0 " "Converted element name(s) from \"DATAQ\[3..0\]\" to \"DATAQ3..0\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 1128 1888 2120 1145 "DATAQ\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAQ\[0\] DATAQ0 " "Converted element name(s) from \"DATAQ\[0\]\" to \"DATAQ0\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 1096 2058 2200 1113 "DATAQ\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAQ\[1\] DATAQ1 " "Converted element name(s) from \"DATAQ\[1\]\" to \"DATAQ1\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 1040 2050 2192 1057 "DATAQ\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAQ\[2\] DATAQ2 " "Converted element name(s) from \"DATAQ\[2\]\" to \"DATAQ2\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 992 2034 2192 1009 "DATAQ\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DATAQ\[3\] DATAQ3 " "Converted element name(s) from \"DATAQ\[3\]\" to \"DATAQ3\"" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 936 2034 2192 953 "DATAQ\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278671 ""}  } { { "register_file.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 1128 1888 2120 1145 "DATAQ\[3..0\]" "" } { 1096 2058 2200 1113 "DATAQ\[0\]" "" } { 1040 2050 2192 1057 "DATAQ\[1\]" "" } { 992 2034 2192 1009 "DATAQ\[2\]" "" } { 936 2034 2192 953 "DATAQ\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1683348278671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_4b register_file:inst4\|Mux4_4b:inst4 " "Elaborating entity \"Mux4_4b\" for hierarchy \"register_file:inst4\|Mux4_4b:inst4\"" {  } { { "register_file.bdf" "inst4" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 696 1320 1464 864 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4b register_file:inst4\|reg4b:inst3 " "Elaborating entity \"reg4b\" for hierarchy \"register_file:inst4\|reg4b:inst3\"" {  } { { "register_file.bdf" "inst3" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 304 2016 2144 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register_file:inst4\|reg4b:inst3\|register:inst " "Elaborating entity \"register\" for hierarchy \"register_file:inst4\|reg4b:inst3\|register:inst\"" {  } { { "reg4b.bdf" "inst" { Schematic "U:/CPRE281/Final Project/ELEVATOR/reg4b.bdf" { { 248 536 632 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\"" {  } { { "register.bdf" "inst2" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register.bdf" { { 312 608 720 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register.bdf" { { 312 608 720 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2 " "Instantiated megafunction \"register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683348278841 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register.bdf" { { 312 608 720 400 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683348278841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\|lpm_mux:\$00000 register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register.bdf" { { 312 608 720 400 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8rc " "Found entity 1: mux_8rc" {  } { { "db/mux_8rc.tdf" "" { Text "U:/CPRE281/Final Project/ELEVATOR/db/mux_8rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683348278987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348278987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8rc register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_8rc:auto_generated " "Elaborating entity \"mux_8rc\" for hierarchy \"register_file:inst4\|reg4b:inst3\|register:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_8rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348278987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 register_file:inst4\|Decoder2to4:inst6 " "Elaborating entity \"Decoder2to4\" for hierarchy \"register_file:inst4\|Decoder2to4:inst6\"" {  } { { "register_file.bdf" "inst6" { Schematic "U:/CPRE281/Final Project/ELEVATOR/register_file.bdf" { { 288 848 968 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348279122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pri_Encoder:inst6\|X\[0\] " "Latch Pri_Encoder:inst6\|X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Y\[3\] " "Ports D and ENA on the latch are fed by the same signal Y\[3\]" {  } { { "ELEVATOR.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 1072 144 312 1088 "Y\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683348279965 ""}  } { { "pri_encoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/pri_encoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683348279965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pri_Encoder:inst6\|X\[1\] " "Latch Pri_Encoder:inst6\|X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Y\[3\] " "Ports D and ENA on the latch are fed by the same signal Y\[3\]" {  } { { "ELEVATOR.bdf" "" { Schematic "U:/CPRE281/Final Project/ELEVATOR/ELEVATOR.bdf" { { 1072 144 312 1088 "Y\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683348279965 ""}  } { { "pri_encoder.v" "" { Text "U:/CPRE281/Final Project/ELEVATOR/pri_encoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683348279965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683348280024 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "elavator 24 " "Ignored 24 assignments for entity \"elavator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity elavator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity elavator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity elavator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683348280272 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683348280272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683348280716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683348280716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683348281117 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683348281117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683348281117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683348281117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683348281220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 23:44:41 2023 " "Processing ended: Fri May  5 23:44:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683348281220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683348281220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683348281220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683348281220 ""}
