========CLOCK============ 0
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 1
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 6 , AddressC 10
immediate 6 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 2
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 31 , AddressC 2
immediate 255 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 6
AddressA 0 , AddressB 6 , AddressC 10
immediate 6 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 3
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 1
immediate 0 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 255
AddressA 0 , AddressB 31 , AddressC 2
immediate 255 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 6
AddressA 0 , AddressB 6 , AddressC 10
immediate 6 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 4
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 1 , AddressB 24 , AddressC 1
immediate 88 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 1
immediate 0 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 255
AddressA 0 , AddressB 31 , AddressC 2
immediate 255 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 5
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 255 , RB 0 , RZ 255
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 88
AddressA 1 , AddressB 24 , AddressC 1
immediate 88 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 1
immediate 0 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 6
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 247 , RB 88 , RZ 0
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 255 , RB 0 , RZ 247
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 88
AddressA 1 , AddressB 24 , AddressC 1
immediate 88 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 7
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 247 , RB 6 , RZ 0
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 247 , RB 88 , RZ 251
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 255 , RB 0 , RZ 247
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 8
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 0
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 247 , RB 6 , RZ 247
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 247 , RB 88 , RZ 251
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False
*************************
========CLOCK============ 9
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 88 , RZ 0
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 5
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 247 , RB 6 , RZ 247
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 10
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 88 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 5
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False
*************************
========CLOCK============ 11
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 88 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False
*************************
========CLOCK============ 12
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 5 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 13
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 6
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 14
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 88
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 5
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 15
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 5
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 16
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 1 , Target loaded False , Is Jump True
*************************
========CLOCK============ 17
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 247
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 18
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 239 , RB 60 , RZ 0
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 239
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 19
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 239 , RB 5 , RZ 0
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 239 , RB 60 , RZ 243
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 239
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 20
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 5
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 239 , RB 5 , RZ 239
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 239 , RB 60 , RZ 243
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False
*************************
========CLOCK============ 21
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 4
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 239 , RB 5 , RZ 239
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 22
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 4
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False
*************************
========CLOCK============ 23
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 5
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False
*************************
========CLOCK============ 24
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 60
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 4
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 4 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False
*************************
========CLOCK============ 25
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 239
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 5 , RB 0 , RZ 4
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 26
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 231 , RB 60 , RZ 0
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 231
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 1 , Target loaded True , Is Jump True
*************************
========CLOCK============ 27
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 231 , RB 4 , RZ 0
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 231 , RB 60 , RZ 235
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 231
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 28
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 231 , RB 4 , RZ 231
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 231 , RB 60 , RZ 235
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False
*************************
========CLOCK============ 29
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 3
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 231 , RB 4 , RZ 231
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 30
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 3
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False
*************************
========CLOCK============ 31
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 4
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False
*************************
========CLOCK============ 32
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 60
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 3
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 3 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False
*************************
========CLOCK============ 33
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 231
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 4 , RB 0 , RZ 3
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 34
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 223 , RB 60 , RZ 0
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 223
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 1 , Target loaded True , Is Jump True
*************************
========CLOCK============ 35
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 223 , RB 3 , RZ 0
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 223 , RB 60 , RZ 227
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 223
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 36
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 3
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 223 , RB 3 , RZ 223
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 223 , RB 60 , RZ 227
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False
*************************
========CLOCK============ 37
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 2
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 223 , RB 3 , RZ 223
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 38
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 2
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False
*************************
========CLOCK============ 39
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 3
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False
*************************
========CLOCK============ 40
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 60
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 2
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False
*************************
========CLOCK============ 41
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 223
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 3 , RB 0 , RZ 2
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 42
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 215 , RB 60 , RZ 0
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 215
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 1 , Target loaded True , Is Jump True
*************************
========CLOCK============ 43
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 215 , RB 2 , RZ 0
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 215 , RB 60 , RZ 219
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 215
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 44
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 215 , RB 2 , RZ 215
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 215 , RB 60 , RZ 219
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False
*************************
========CLOCK============ 45
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 215 , RB 2 , RZ 215
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 46
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False
*************************
========CLOCK============ 47
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False
*************************
========CLOCK============ 48
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 60
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 1 , RB 1 , RZ 1
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded True , Is Jump False
*************************
========CLOCK============ 49
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 215
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 10 , AddressB 31 , AddressC 10
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 50
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 207 , RB 60 , RZ 0
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 207
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 31 , AddressB 25 , AddressC 1
immediate -40 , ALU_OP -1 , b_select 1
pc_select 1 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 1 , Target loaded True , Is Jump True
*************************
========CLOCK============ 51
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 207 , RB 1 , RZ 0
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 207 , RB 60 , RZ 211
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 207
AddressA 2 , AddressB 24 , AddressC 2
immediate -8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 52
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 207 , RB 1 , RZ 207
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 207 , RB 60 , RZ 211
AddressA 2 , AddressB 1 , AddressC 4
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 4 , Target loaded False , Is Jump False
*************************
========CLOCK============ 53
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 0
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1] ,RA 207 , RB 1 , RZ 207
AddressA 2 , AddressB 10 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 1 , no of bits r/w 4
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 54
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded True , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 0
AddressA 10 , AddressB 31 , AddressC 5
immediate -1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 5 , Target loaded False , Is Jump False
*************************
========CLOCK============ 55
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 7
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 7 , Target loaded False , Is Jump False
*************************
========CLOCK============ 56
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1] ,RA 0 , RB 1 , RZ 0
AddressA 5 , AddressB 7 , AddressC 16
immediate 16 , ALU_OP 13 , b_select 0
pc_select 1 , inc_select 1 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False
*************************
========CLOCK============ 57
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 10
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 58
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 207 , RB 0 , RZ 207
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 10
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 59
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 207 , RB 0 , RZ 215
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 60 , RZ 1
AddressA 0 , AddressB 1 , AddressC 10
immediate 1 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 60
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 207 , RB 0 , RZ 215
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 61
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True
*************************
========CLOCK============ 62
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 0
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 63
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 1
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 64
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 60
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 215
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 1 , RB 0 , RZ 1
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded False , Is Jump False
*************************
========CLOCK============ 65
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 215
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 219
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 215
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 66
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 2
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 223
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 219
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 67
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 2
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 215 , RB 0 , RZ 223
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 68
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 2 , RB 1 , RZ 2
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 69
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True
*************************
========CLOCK============ 70
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 1
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 71
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 2
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 72
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 60
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 223
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 2 , RB 0 , RZ 2
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded False , Is Jump False
*************************
========CLOCK============ 73
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 223
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 227
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 223
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 74
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 3
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 231
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 227
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 75
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 6
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 223 , RB 0 , RZ 231
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 76
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 3 , RB 2 , RZ 6
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 77
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True
*************************
========CLOCK============ 78
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 2
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 79
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 6
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 6
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 80
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 60
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 231
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 6 , RB 0 , RZ 6
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded False , Is Jump False
*************************
========CLOCK============ 81
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 231
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 235
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 231
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 82
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 6 , RZ 4
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 239
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 235
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 83
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 6 , RZ 24
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 231 , RB 0 , RZ 239
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 84
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 4 , RB 6 , RZ 24
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 85
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True
*************************
========CLOCK============ 86
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 24 , RB 0 , RZ 6
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 87
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 24
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 24 , RB 0 , RZ 24
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 88
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 60
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 239
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 24 , RB 0 , RZ 24
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded False , Is Jump False
*************************
========CLOCK============ 89
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 239
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 243
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 239
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 90
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 5 , RB 24 , RZ 5
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 247
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 243
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 91
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 5 , RB 24 , RZ 120
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 239 , RB 0 , RZ 247
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 92
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 5 , RB 24 , RZ 120
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 93
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 60 , RB 0 , RZ 60
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True
*************************
========CLOCK============ 94
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 120 , RB 0 , RZ 24
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 95
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 120
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 120 , RB 0 , RZ 120
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 96
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 60
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 247
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 120 , RB 0 , RZ 120
AddressA 10 , AddressB 0 , AddressC 6
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 6 , Target loaded False , Is Jump False
*************************
========CLOCK============ 97
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 247
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 251
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 247
AddressA 2 , AddressB 0 , AddressC 10
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 98
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 6 , RB 120 , RZ 6
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 255
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 251
AddressA 2 , AddressB 4 , AddressC 1
immediate 4 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 1 , mem_write 0 , no of bits r/w 4
reg id 1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 99
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 88 , RB 0 , RZ 0
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 6 , RB 120 , RZ 720
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 247 , RB 0 , RZ 255
AddressA 2 , AddressB 8 , AddressC 2
immediate 8 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 2 , Target loaded False , Is Jump False
*************************
========CLOCK============ 100
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 88 , RB 0 , RZ 88
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump True
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 1, 1] ,RA 6 , RB 120 , RZ 720
AddressA 10 , AddressB 6 , AddressC 10
immediate 0 , ALU_OP 9 , b_select 0
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 10 , Target loaded False , Is Jump False
*************************
========CLOCK============ 101
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1] ,RA 88 , RB 0 , RZ 88
AddressA 1 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 0 , inc_select 1 , Branch taken 1
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump True
*************************
========CLOCK============ 102
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken False
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 103
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
*************************
========CLOCK============ 104
*************************
----------------
|| Registor0 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor1 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor2 ||
----------------
Instruction MC  [] ,RA -4294967295 , RB -4294967295 , RZ -4294967295
AddressA -1 , AddressB -1 , AddressC -1
immediate -1 , ALU_OP -1 , b_select -1
pc_select -1 , inc_select -1 , Branch taken False
mem_read -1 , mem_write -1 , no of bits r/w -1
reg id -1 , Target loaded False , Is Jump False
----------------
|| Registor3 ||
----------------
Instruction MC  [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1] ,RA 0 , RB 0 , RZ 0
AddressA 0 , AddressB 0 , AddressC 0
immediate 0 , ALU_OP 0 , b_select 1
pc_select 1 , inc_select 0 , Branch taken 0
mem_read 0 , mem_write 0 , no of bits r/w -1
reg id 0 , Target loaded False , Is Jump False
*************************
