digraph "CFG for '_ZL8update_eiPdS_ddiiiidddd' function" {
	label="CFG for '_ZL8update_eiPdS_ddiiiidddd' function";

	Node0x5e67b20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l  %14 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %15 = getelementptr i8, i8 addrspace(4)* %14, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %20 = mul i32 %19, %18\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %22 = add i32 %20, %21\l  %23 = icmp slt i32 %22, %0\l  br i1 %23, label %24, label %50\l|{<s0>T|<s1>F}}"];
	Node0x5e67b20:s0 -> Node0x5e6a630;
	Node0x5e67b20:s1 -> Node0x5e6a6c0;
	Node0x5e6a630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = sext i32 %22 to i64\l  %26 = getelementptr inbounds double, double addrspace(1)* %1, i64 %25\l  %27 = load double, double addrspace(1)* %26, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = fsub contract double %4, %3\l  %29 = fadd contract double %28, %27\l  %30 = sitofp i32 %7 to double\l  %31 = mul nsw i32 %5, %0\l  %32 = add nsw i32 %22, %31\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds double, double addrspace(1)* %2, i64 %33\l  %35 = load double, double addrspace(1)* %34, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = fmul contract double %35, %30\l  %37 = sitofp i32 %8 to double\l  %38 = mul nsw i32 %6, %0\l  %39 = add nsw i32 %22, %38\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds double, double addrspace(1)* %2, i64 %40\l  %42 = load double, double addrspace(1)* %41, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %43 = fmul contract double %42, %37\l  %44 = fsub contract double %10, %9\l  %45 = fmul contract double %44, %36\l  %46 = fadd contract double %29, %45\l  %47 = fsub contract double %12, %11\l  %48 = fmul contract double %47, %43\l  %49 = fadd contract double %46, %48\l  store double %49, double addrspace(1)* %26, align 8, !tbaa !7\l  br label %50\l}"];
	Node0x5e6a630 -> Node0x5e6a6c0;
	Node0x5e6a6c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%50:\l50:                                               \l  ret void\l}"];
}
