

================================================================
== Vitis HLS Report for 'process_ipv4_64_s'
================================================================
* Date:           Tue Aug 15 18:30:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.827 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_ip2udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_ip2udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_ip2udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_ip2udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_crc2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:31]   --->   Operation 20 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_crc2ipFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:45]   --->   Operation 21 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp_i, void %process_ipv4<64>.exit, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:45]   --->   Operation 22 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.33ns)   --->   "%rx_crc2ipFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_crc2ipFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:47]   --->   Operation 23 'read' 'rx_crc2ipFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %rx_crc2ipFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:47]   --->   Operation 24 'trunc' 'currWord_data_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_crc2ipFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:47]   --->   Operation 25 'bitselect' 'currWord_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln69 = br void %process_ipv4<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:69]   --->   Operation 26 'br' 'br_ln69' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.82>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:55]   --->   Operation 27 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58]   --->   Operation 28 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 29 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%metaWritten_3_load = load i1 %metaWritten_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:53]   --->   Operation 30 'load' 'metaWritten_3_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.84ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %if.end.i.i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:55]   --->   Operation 31 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.84>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i16 %header_idx_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58]   --->   Operation 32 'trunc' 'trunc_ln58' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i22 %shl_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58]   --->   Operation 34 'zext' 'zext_ln58' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.38ns)   --->   "%add_ln58 = add i23 %zext_ln58, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58]   --->   Operation 35 'add' 'add_ln58' <Predicate = (tmp_i & !header_ready_load)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.21ns)   --->   "%icmp_ln58 = icmp_ult  i23 %add_ln58, i23 160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58]   --->   Operation 36 'icmp' 'icmp_ln58' <Predicate = (tmp_i & !header_ready_load)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i64 %currWord_data_V"   --->   Operation 37 'zext' 'zext_ln186' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:67]   --->   Operation 38 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load & !currWord_last_V)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln58, i6 0"   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i8 %tmp"   --->   Operation 40 'zext' 'zext_ln368' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %if.else.i.i, void %if.then2.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58]   --->   Operation 41 'br' 'br_ln58' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln368_7 = zext i8 %tmp"   --->   Operation 42 'zext' 'zext_ln368_7' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%shl_ln368_8 = shl i160 %zext_ln186, i160 %zext_ln368"   --->   Operation 43 'shl' 'shl_ln368_8' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.62ns)   --->   "%shl_ln368_9 = shl i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln368_7"   --->   Operation 44 'shl' 'shl_ln368_9' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 1.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%xor_ln368_3 = xor i160 %shl_ln368_9, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 45 'xor' 'xor_ln368_3' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%and_ln368_5 = and i160 %p_Val2_s, i160 %xor_ln368_3"   --->   Operation 46 'and' 'and_ln368_5' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%and_ln368_6 = and i160 %shl_ln368_8, i160 %shl_ln368_9"   --->   Operation 47 'and' 'and_ln368_6' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.35ns) (out node of the LUT)   --->   "%p_Result_11 = or i160 %and_ln368_5, i160 %and_ln368_6"   --->   Operation 48 'or' 'p_Result_11' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.84ns)   --->   "%store_ln368 = store i160 %p_Result_11, i160 %header_header_V"   --->   Operation 49 'store' 'store_ln368' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 0.84>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.then5.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_load & !icmp_ln58)> <Delay = 0.84>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln368 = shl i160 18446744073709551615, i160 %zext_ln368"   --->   Operation 51 'shl' 'shl_ln368' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln368 = xor i160 %shl_ln368, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 52 'xor' 'xor_ln368' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln368 = and i160 %p_Val2_s, i160 %xor_ln368"   --->   Operation 53 'and' 'and_ln368' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln368_6 = zext i64 %currWord_data_V"   --->   Operation 54 'zext' 'zext_ln368_6' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln368_7 = shl i160 %zext_ln368_6, i160 %zext_ln368"   --->   Operation 55 'shl' 'shl_ln368_7' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.35ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln368, i160 %shl_ln368_7"   --->   Operation 56 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln368 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 57 'store' 'store_ln368' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 0.84>
ST_2 : Operation 58 [1/1] (0.84ns)   --->   "%br_ln50 = br void %if.end19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:50]   --->   Operation 58 'br' 'br_ln50' <Predicate = (tmp_i & !header_ready_load & icmp_ln58)> <Delay = 0.84>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void %if.then.i, i1 1, void %if.else.i.i"   --->   Operation 59 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i & !icmp_ln58) | (tmp_i & header_ready_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void %if.then.i, i16 %add_ln67, void %if.else.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:67]   --->   Operation 60 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i & !icmp_ln58 & !currWord_last_V) | (tmp_i & header_ready_load & !currWord_last_V)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.84ns)   --->   "%br_ln53 = br i1 %metaWritten_3_load, void %if.then6.i, void %if.end19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:53]   --->   Operation 61 'br' 'br_ln53' <Predicate = (tmp_i & !icmp_ln58) | (tmp_i & header_ready_load)> <Delay = 0.84>
ST_2 : Operation 62 [1/1] (0.84ns)   --->   "%br_ln59 = br void %if.end19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:59]   --->   Operation 62 'br' 'br_ln59' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 0.84>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln63)   --->   "%header_ready_flag_1_i = phi i1 0, void %if.then2.i.i, i1 %header_ready_flag_0_i, void %if.then6.i, i1 %header_ready_flag_0_i, void %if.then5.i"   --->   Operation 63 'phi' 'header_ready_flag_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln63_1)   --->   "%header_idx_flag_1_i = phi i1 1, void %if.then2.i.i, i1 %header_ready_flag_0_i, void %if.then6.i, i1 %header_ready_flag_0_i, void %if.then5.i"   --->   Operation 64 'phi' 'header_idx_flag_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%header_idx_new_1_i = phi i16 %add_ln67, void %if.then2.i.i, i16 %header_idx_new_0_i, void %if.then6.i, i16 %header_idx_new_0_i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:67]   --->   Operation 65 'phi' 'header_idx_new_1_i' <Predicate = (tmp_i & !currWord_last_V)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln63_2)   --->   "%metaWritten_5_flag_1_i = phi i1 0, void %if.then2.i.i, i1 1, void %if.then6.i, i1 0, void %if.then5.i"   --->   Operation 66 'phi' 'metaWritten_5_flag_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln63 = or i1 %currWord_last_V, i1 %header_ready_flag_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 67 'or' 'or_ln63' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%xor_ln63 = xor i1 %currWord_last_V, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 68 'xor' 'xor_ln63' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln63_1 = or i1 %currWord_last_V, i1 %header_idx_flag_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 69 'or' 'or_ln63_1' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.47ns)   --->   "%select_ln63 = select i1 %currWord_last_V, i16 0, i16 %header_idx_new_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 70 'select' 'select_ln63' <Predicate = (tmp_i)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln63_2 = or i1 %currWord_last_V, i1 %metaWritten_5_flag_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 71 'or' 'or_ln63_2' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %or_ln63_2, void %if.end24.new4.i, void %mergeST3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 72 'br' 'br_ln63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %xor_ln63, i1 %metaWritten_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:58]   --->   Operation 73 'store' 'store_ln58' <Predicate = (tmp_i & or_ln63_2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end24.new4.i"   --->   Operation 74 'br' 'br_ln0' <Predicate = (tmp_i & or_ln63_2)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %or_ln63_1, void %if.end24.new2.i, void %mergeST1.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 75 'br' 'br_ln63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln63, i16 %header_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:67]   --->   Operation 76 'store' 'store_ln67' <Predicate = (tmp_i & or_ln63_1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end24.new2.i"   --->   Operation 77 'br' 'br_ln0' <Predicate = (tmp_i & or_ln63_1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %or_ln63, void %if.end24.new.i, void %mergeST.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 78 'br' 'br_ln63' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln63, i1 %header_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:65]   --->   Operation 79 'store' 'store_ln65' <Predicate = (tmp_i & or_ln63)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end24.new.i"   --->   Operation 80 'br' 'br_ln0' <Predicate = (tmp_i & or_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.34>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%headerWordsDropped_V_load = load i4 %headerWordsDropped_V"   --->   Operation 81 'load' 'headerWordsDropped_V_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_12_in_i_in_in = phi i160 %p_Val2_s, void %if.then.i, i160 %p_Result_11, void %if.else.i.i"   --->   Operation 82 'phi' 'p_Val2_12_in_i_in_in' <Predicate = (tmp_i & !icmp_ln58) | (tmp_i & header_ready_load)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.33ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo, i128 %rx_crc2ipFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:52]   --->   Operation 83 'write' 'write_ln52' <Predicate = (tmp_i & !icmp_ln58) | (tmp_i & header_ready_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i160 %p_Val2_12_in_i_in_in"   --->   Operation 84 'trunc' 'trunc_ln628' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.01ns)   --->   "%sub_ln186 = sub i4 %trunc_ln628, i4 %headerWordsDropped_V_load"   --->   Operation 85 'sub' 'sub_ln186' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.33ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo, i4 %sub_ln186" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:56]   --->   Operation 86 'write' 'write_ln56' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_125_i = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_Val2_12_in_i_in_in, i32 96, i32 127"   --->   Operation 87 'partselect' 'tmp_125_i' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_126_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_12_in_i_in_in, i32 24, i32 31"   --->   Operation 88 'partselect' 'tmp_126_i' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_127_i = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_12_in_i_in_in, i32 16, i32 23"   --->   Operation 89 'partselect' 'tmp_127_i' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_121_i = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i32, i8 %tmp_127_i, i8 %tmp_126_i, i32 %tmp_125_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:57]   --->   Operation 90 'bitconcatenate' 'tmp_121_i' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i48 %tmp_121_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:57]   --->   Operation 91 'zext' 'zext_ln57' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.33ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %rx_ip2udpMetaFifo, i64 %zext_ln57" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:57]   --->   Operation 92 'write' 'write_ln57' <Predicate = (tmp_i & !icmp_ln58 & !metaWritten_3_load) | (tmp_i & header_ready_load & !metaWritten_3_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 93 [1/1] (1.01ns)   --->   "%add_ln840 = add i4 %headerWordsDropped_V_load, i4 2"   --->   Operation 93 'add' 'add_ln840' <Predicate = (tmp_i & !currWord_last_V)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.58ns)   --->   "%select_ln63_1 = select i1 %currWord_last_V, i4 0, i4 %add_ln840" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:63]   --->   Operation 94 'select' 'select_ln63_1' <Predicate = (tmp_i)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln840 = store i4 %select_ln63_1, i4 %headerWordsDropped_V"   --->   Operation 95 'store' 'store_ln840' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 2.34ns
The critical path consists of the following:
	fifo read operation ('rx_crc2ipFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:47) on port 'rx_crc2ipFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:47) [30]  (2.34 ns)

 <State 2>: 4.83ns
The critical path consists of the following:
	'load' operation ('header_idx_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:58) on static variable 'header_idx' [34]  (0 ns)
	'shl' operation ('shl_ln368_9') [53]  (1.63 ns)
	'xor' operation ('xor_ln368_3') [54]  (0 ns)
	'and' operation ('and_ln368_5') [55]  (0 ns)
	'or' operation ('__Result__') [57]  (2.35 ns)
	'store' operation ('store_ln368') of variable '__Result__' on static variable 'header_header_V' [58]  (0.844 ns)

 <State 3>: 3.35ns
The critical path consists of the following:
	'load' operation ('headerWordsDropped_V_load') on static variable 'headerWordsDropped_V' [37]  (0 ns)
	'sub' operation ('sub_ln186') [77]  (1.01 ns)
	fifo write operation ('write_ln56', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:56) on port 'rx_process2dropLengthFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:56) [78]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
