
---------- Begin Simulation Statistics ----------
final_tick                               2541932925500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214603                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   214602                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.55                       # Real time elapsed on the host
host_tick_rate                              609905840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195254                       # Number of instructions simulated
sim_ops                                       4195254                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011923                       # Number of seconds simulated
sim_ticks                                 11923080500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.816191                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  399908                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               872853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2352                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85781                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810625                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53215                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225523                       # Number of indirect misses.
system.cpu.branchPred.lookups                  986333                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65303                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195254                       # Number of instructions committed
system.cpu.committedOps                       4195254                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.680840                       # CPI: cycles per instruction
system.cpu.discardedOps                        196301                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608443                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1454474                       # DTB hits
system.cpu.dtb.data_misses                       7441                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407015                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       851889                       # DTB read hits
system.cpu.dtb.read_misses                       6615                       # DTB read misses
system.cpu.dtb.write_accesses                  201428                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602585                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409320                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042364                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664172                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16777684                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176030                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992191                       # ITB accesses
system.cpu.itb.fetch_acv                          853                       # ITB acv
system.cpu.itb.fetch_hits                      985097                       # ITB hits
system.cpu.itb.fetch_misses                      7094                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11005918500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9076500      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17763500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               894479500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11927238000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8035090500     67.37%     67.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3892147500     32.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23832565                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85408      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541042     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839146     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592487     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195254                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7054881                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313733                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22802457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22802457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22802457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22802457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116935.676923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116935.676923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116935.676923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116935.676923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13039491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13039491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13039491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13039491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66869.184615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66869.184615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66869.184615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66869.184615                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22452960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22452960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116942.500000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116942.500000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12839994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12839994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66874.968750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66874.968750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.257405                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539504454000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.257405                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203588                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203588                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128660                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34853                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87034                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34156                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28929                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28929                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40929                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11174400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11174400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17876081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157897                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002774                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052595                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157459     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157897                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823845037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375765500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464678750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5604224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10074880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5604224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5604224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470031549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         374958133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             844989682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470031549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470031549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187081854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187081854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187081854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470031549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        374958133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032071536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200560750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7361                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157420                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121672                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10309                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2022104250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4780435500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13745.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32495.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80459                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.957491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.904867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.761151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34818     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24427     29.77%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10041     12.24%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4666      5.69%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2356      2.87%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1422      1.73%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          880      1.07%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.76%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2819      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82054                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.985192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.550200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1344     18.26%     18.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5544     75.32%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           282      3.83%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.18%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.240897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6599     89.66%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     90.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              412      5.60%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.40%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.96%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9415104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7650560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10074880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7787008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    844.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11923075500                       # Total gap between requests
system.mem_ctrls.avgGap                      42720.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4979072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7650560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417599461.816935598850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372054185.157938003540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641659678.469838380814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2541428250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2239007250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293321590000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29023.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32052.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410756.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315031080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167431605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560797020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309603420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5210232630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190898880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7695008475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.387614                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444251000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11080769500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270877320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143959530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489575520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314364060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5168638020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        225925920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7554354210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.590808                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    535131500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10989889000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11915880500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687443                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687443                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687443                       # number of overall hits
system.cpu.icache.overall_hits::total         1687443                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87625                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87625                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87625                       # number of overall misses
system.cpu.icache.overall_misses::total         87625                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5408301500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5408301500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5408301500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5408301500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1775068                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1775068                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1775068                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1775068                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049364                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049364                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61720.987161                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61720.987161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61720.987161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61720.987161                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87034                       # number of writebacks
system.cpu.icache.writebacks::total             87034                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87625                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87625                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87625                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87625                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5320677500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5320677500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5320677500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5320677500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60720.998573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60720.998573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60720.998573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60720.998573                       # average overall mshr miss latency
system.cpu.icache.replacements                  87034                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687443                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687443                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87625                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87625                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5408301500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5408301500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1775068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1775068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61720.987161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61720.987161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5320677500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5320677500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60720.998573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60720.998573                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.824262                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1712673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87112                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.660586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.824262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3637760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3637760                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1315119                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1315119                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315119                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315119                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105661                       # number of overall misses
system.cpu.dcache.overall_misses::total        105661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6764767500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6764767500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6764767500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6764767500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1420780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1420780                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1420780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1420780                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64023.315130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64023.315130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64023.315130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64023.315130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34677                       # number of writebacks
system.cpu.dcache.writebacks::total             34677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36697                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36697                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36697                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4385459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4385459000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4385459000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4385459000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048540                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048540                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63590.554492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63590.554492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63590.554492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63590.554492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104391.304348                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68830                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66953.751827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66953.751827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670604000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66730.066715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66730.066715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3466893500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3466893500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61464.293946                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61464.293946                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1714855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1714855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59249.386726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59249.386726                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10275                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10275                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64219500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64219500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081113                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081113                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70804.299890                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70804.299890                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081113                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081113                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69804.299890                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69804.299890                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541932925500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.581716                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376708                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.001569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.581716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2956010                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2956010                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3213393142500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   224789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.84                       # Real time elapsed on the host
host_tick_rate                              377040993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   398964515                       # Number of instructions simulated
sim_ops                                     398964515                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.669187                       # Number of seconds simulated
sim_ticks                                669186550000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.172413                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                60348183                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             88522879                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             143453                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7735591                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          76199328                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3956901                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14787464                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10830563                       # Number of indirect misses.
system.cpu.branchPred.lookups               108880745                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9618767                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       488130                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   394027902                       # Number of instructions committed
system.cpu.committedOps                     394027902                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.396267                       # CPI: cycles per instruction
system.cpu.discardedOps                      12395863                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108232294                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    112060211                       # DTB hits
system.cpu.dtb.data_misses                    1156865                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 73884998                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     74216536                       # DTB read hits
system.cpu.dtb.read_misses                    1120928                       # DTB read misses
system.cpu.dtb.write_accesses                34347296                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    37843675                       # DTB write hits
system.cpu.dtb.write_misses                     35937                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              366039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          291289705                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          85248528                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39547633                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       621226015                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294441                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               208384752                       # ITB accesses
system.cpu.itb.fetch_acv                          375                       # ITB acv
system.cpu.itb.fetch_hits                   208383116                       # ITB hits
system.cpu.itb.fetch_misses                      1636                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24172      6.91%      6.97% # number of callpals executed
system.cpu.kern.callpal::rdps                    1550      0.44%      7.41% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.41% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.41% # number of callpals executed
system.cpu.kern.callpal::rti                     3688      1.05%      8.47% # number of callpals executed
system.cpu.kern.callpal::callsys                  187      0.05%      8.52% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.52% # number of callpals executed
system.cpu.kern.callpal::rdunique              319979     91.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 349780                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1408848                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10349     36.19%     36.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     685      2.40%     38.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17511     61.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28596                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10348     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      685      3.20%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10348     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21432                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             655023126000     97.90%     97.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                84754500      0.01%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               839637500      0.13%     98.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13146220000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         669093738000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999903                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.590943                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749475                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3601                      
system.cpu.kern.mode_good::user                  3601                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3876                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3601                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.929051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.963221                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51521779500      7.70%      7.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         617571958500     92.30%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1338223839                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30396334      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               237753705     60.34%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 224091      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                234223      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 43859      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14625      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               76517109     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37702592      9.57%     97.17% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             44962      0.01%     97.18% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            44982      0.01%     97.20% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11051420      2.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                394027902                       # Class of committed instruction
system.cpu.quiesceCycles                       149261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       716997824                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6541888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13083666                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3617564125                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3617564125                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3617564125                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3617564125                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117966.612046                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117966.612046                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117966.612046                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117966.612046                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           124                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2082529138                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2082529138                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2082529138                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2082529138                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67910.035153                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67910.035153                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67910.035153                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67910.035153                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65222.527027                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65222.527027                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3609037658                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3609037658                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117973.249804                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117973.249804                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2077702671                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2077702671                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67916.536055                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67916.536055                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6027002                       # Transaction distribution
system.membus.trans_dist::WriteReq               1619                       # Transaction distribution
system.membus.trans_dist::WriteResp              1619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1033982                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3702869                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1804925                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            485388                       # Transaction distribution
system.membus.trans_dist::ReadExResp           485388                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3702870                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2322927                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11108609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11108609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8424738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8430386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19600327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    473967296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    473967296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    243944384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    243953243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               719878427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6544616                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004755                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6544468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6544616                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5213500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33304086294                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15208025250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19236661500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      236983680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      179727424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          416711104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    236983680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     236983680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66174848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66174848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3702870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2808241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6511111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1033982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1033982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         354136944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         268575966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             622712910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    354136944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        354136944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98888491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98888491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98888491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        354136944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        268575966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            721601401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4346602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2109474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2796641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151532750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       256792                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       256792                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14381284                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4094742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6511111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4736813                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6511111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4736813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1604996                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                390211                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            170625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            250755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            333447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            190655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            362463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            288544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            489792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            192157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            189797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           597643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           281835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           295126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           420728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           449341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            358657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            277638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            325275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            152090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            613685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           455217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           294091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           266848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           129002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           437008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           533941                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67900930750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24530575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            159890587000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13840.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32590.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3098731                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3046612                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6511111                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4736813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4714888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  185049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  88887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  94847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 243316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 263359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 260286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 259123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 261707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 274932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 260277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 259795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 259952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 257143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 257151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 257045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 256942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 257068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 257279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    304                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3107357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.570948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.131267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.208744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1187445     38.21%     38.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1208440     38.89%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       301652      9.71%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156518      5.04%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106420      3.42%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35747      1.15%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25169      0.81%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16444      0.53%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69522      2.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3107357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       256792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.105280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.155209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14938      5.82%      5.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          82829     32.26%     38.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         92903     36.18%     74.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         37247     14.50%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         21763      8.47%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4423      1.72%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           946      0.37%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           481      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           361      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           239      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           184      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           154      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           94      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           77      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           52      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           43      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           35      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        256792                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       256792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.926509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.877908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.316494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           161687     62.96%     62.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3621      1.41%     64.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            56452     21.98%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20742      8.08%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13024      5.07%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              877      0.34%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              188      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               46      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        256792                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              313991360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               102719744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               278181888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               416711104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            303156032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       469.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    622.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    453.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  669186504000                       # Total gap between requests
system.mem_ctrls.avgGap                      59494.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    135006336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    178985024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    278181888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 201746935.888056904078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 267466559.212823361158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415701552.877893269062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3702870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2808241                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4736813                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  67029109500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  92861477500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16181255772750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18101.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33067.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3416063.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11700610740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6218991735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18920721540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11921415120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52824620160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     288863896620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13714631520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       404164887435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.964451                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33124312500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22345440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 613718892000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10486118160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5573473620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16109153760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10767962160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52824620160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     285661970640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16411008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       397834306500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.504337                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40149368500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22345440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 606693881500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32211                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32211                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8859                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967339                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1913000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4029000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159766125                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1528500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1578500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              144500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    671381017000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    207965485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        207965485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    207965485                       # number of overall hits
system.cpu.icache.overall_hits::total       207965485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3702869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3702869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3702869                       # number of overall misses
system.cpu.icache.overall_misses::total       3702869                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 174890820000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 174890820000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 174890820000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 174890820000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    211668354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    211668354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    211668354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    211668354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017494                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017494                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017494                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017494                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47231.165888                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47231.165888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47231.165888                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47231.165888                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3702869                       # number of writebacks
system.cpu.icache.writebacks::total           3702869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3702869                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3702869                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3702869                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3702869                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 171187950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 171187950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 171187950000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 171187950000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017494                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017494                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017494                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017494                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46231.165618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46231.165618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46231.165618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46231.165618                       # average overall mshr miss latency
system.cpu.icache.replacements                3702869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    207965485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       207965485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3702869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3702869                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 174890820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 174890820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    211668354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    211668354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47231.165888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47231.165888                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3702869                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3702869                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 171187950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 171187950000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017494                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46231.165618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46231.165618                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           211706642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3703381                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.165774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         427039578                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        427039578                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    104997423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        104997423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    104997423                       # number of overall hits
system.cpu.dcache.overall_hits::total       104997423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3193402                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3193402                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3193402                       # number of overall misses
system.cpu.dcache.overall_misses::total       3193402                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 209177095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209177095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 209177095500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209177095500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108190825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108190825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108190825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108190825                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029516                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029516                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65502.901138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65502.901138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65502.901138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65502.901138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1003390                       # number of writebacks
system.cpu.dcache.writebacks::total           1003390                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       393348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       393348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       393348                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       393348                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2800054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2800054                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2800054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2800054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2824                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 181959605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 181959605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 181959605000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 181959605000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241314500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241314500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025881                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64984.319945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64984.319945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64984.319945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64984.319945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85451.310198                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85451.310198                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2808241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     69766477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        69766477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2320553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2320553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 155429790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 155429790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     72087030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     72087030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66979.633734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66979.633734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2314730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2314730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 152695946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 152695946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241314500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241314500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65967.065705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65967.065705                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200260.995851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200260.995851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35230946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35230946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       872849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       872849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53747305500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53747305500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36103795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36103795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61576.865529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61576.865529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       387525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       387525                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       485324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1619                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1619                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29263659000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29263659000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60297.160248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60297.160248                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1614082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1614082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8202                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8202                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    612835500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    612835500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1622284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1622284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74717.812729                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74717.812729                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8202                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    604633500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    604633500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73717.812729                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73717.812729                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1621986                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1621986                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1621986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1621986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 671460217000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111069642                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2809265                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.536904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         225678431                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        225678431                       # Number of data accesses

---------- End Simulation Statistics   ----------
