$date
	Mon Jun 24 21:40:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! w_out $end
$var reg 1 " clk $end
$var reg 1 # out $end
$var reg 1 $ value $end
$scope module n1 $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#5
0!
1"
#10
1#
1!
0"
#15
0#
0!
1"
#20
1#
1!
0"
#25
0#
0!
1"
#30
1#
1!
0"
#35
0#
0!
1"
#40
1#
1!
0"
#45
0#
0!
1"
#50
1#
1!
0"
#55
0#
0!
1"
#60
1#
1!
0"
#65
0#
0!
1"
#70
1#
1!
0"
#75
0#
0!
1"
#80
1#
1!
0"
#85
0#
0!
1"
#90
1#
1!
0"
#95
0#
0!
1"
#100
1#
1!
0"
