
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=soc_reset><h1 id="entity-soc_reset">Entity: soc_reset</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 625 170"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="145,0 160,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="320" height="70" fill="black" x="160" y="0"></rect><rect id="SvgjsRect1007" width="316" height="65" fill="#bdecb6" x="162" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="140" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="140" svgjs:data="{&quot;newLined&quot;:true}">   integer </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="175" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="175" svgjs:data="{&quot;newLined&quot;:true}">   PLL_RESET_BITS </tspan></text><line id="SvgjsLine1012" x1="145" y1="15" x2="160" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="140" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="140" svgjs:data="{&quot;newLined&quot;:true}">   integer </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="175" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="175" svgjs:data="{&quot;newLined&quot;:true}">   SOC_RESET_BITS </tspan></text><line id="SvgjsLine1017" x1="145" y1="35" x2="160" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="140" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="140" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="175" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="175" svgjs:data="{&quot;newLined&quot;:true}">   RESET_LOW </tspan></text><line id="SvgjsLine1022" x1="145" y1="55" x2="160" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1023" width="320" height="90" fill="black" x="160" y="75"></rect><rect id="SvgjsRect1024" width="316" height="85" fill="#fdfd96" x="162" y="77"></rect><text id="SvgjsText1025" font-family="Helvetica" x="140" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="140" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="175" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="175" svgjs:data="{&quot;newLined&quot;:true}">   ext_clk </tspan></text><line id="SvgjsLine1029" x1="145" y1="90" x2="160" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="140" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="140" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="175" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="175" svgjs:data="{&quot;newLined&quot;:true}">   pll_clk </tspan></text><line id="SvgjsLine1034" x1="145" y1="110" x2="160" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="140" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="140" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="175" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="175" svgjs:data="{&quot;newLined&quot;:true}">   pll_locked_in </tspan></text><line id="SvgjsLine1039" x1="145" y1="130" x2="160" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="140" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="140" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="175" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="175" svgjs:data="{&quot;newLined&quot;:true}">   ext_rst_in </tspan></text><line id="SvgjsLine1044" x1="145" y1="150" x2="160" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="500" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="500" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="465" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="465" svgjs:data="{&quot;newLined&quot;:true}">   pll_rst_out </tspan></text><line id="SvgjsLine1049" x1="480" y1="90" x2="495" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="500" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="500" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="465" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="465" svgjs:data="{&quot;newLined&quot;:true}">   rst_out </tspan></text><line id="SvgjsLine1054" x1="480" y1="110" x2="495" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLL_RESET_BITS</td>
<td>integer</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>SOC_RESET_BITS</td>
<td>integer</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>RESET_LOW</td>
<td>boolean</td>
<td>true</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ext_clk</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>pll_clk</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>pll_locked_in</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>ext_rst_in</td>
<td>in</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>pll_rst_out</td>
<td>out</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>rst_out</td>
<td>out</td>
<td>std_ulogic</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ext_rst0_n</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>ext_rst1_n</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>ext_rst2_n</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>rst0_n</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>rst1_n</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>rst2_n</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>pll_rst_cnt</td>
<td>std_ulogic_vector(PLL_RESET_BITS downto 0)</td>
<td></td>
</tr>
<tr>
<td>soc_rst_cnt</td>
<td>std_ulogic_vector(SOC_RESET_BITS downto 0)</td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>pll_reset_0: <em>( ext_clk )</em><br />
Wait for external clock to become stable before starting the PLL<br />
By the time the FPGA has been loaded the clock should be well and<br />
truly stable, but lets give it a few cycles to be sure.<br />
[BenH] Some designs seem to require a lot more..</li>
</ul>
<p><strong>Description</strong><br />
Wait for external clock to become stable before starting the PLL<br />
By the time the FPGA has been loaded the clock should be well and<br />
truly stable, but lets give it a few cycles to be sure.<br />
[BenH] Some designs seem to require a lot more..</p>
<ul>
<li>soc_reset_0: <em>( pll_clk )</em><br />
Once our clock is stable and the external reset button isn't being<br />
pressed, assert the SOC reset for long enough for the CPU pipeline<br />
to clear completely.</li>
</ul>
<p><strong>Description</strong><br />
Once our clock is stable and the external reset button isn't being<br />
pressed, assert the SOC reset for long enough for the CPU pipeline<br />
to clear completely.</p><br><br><br><br><br><br>