$date
	Wed Nov  7 16:55:35 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux3_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 32 $ c [31:0] $end
$var reg 2 % select [1:0] $end
$scope module U0 $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 32 ( c [31:0] $end
$var wire 2 ) select [1:0] $end
$var reg 32 * out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
b0 )
b11 (
b10 '
b1 &
b0 %
b11 $
b10 #
b1 "
b1 !
$end
#40
b100 !
b100 *
b100 "
b100 &
#60
b0 !
b0 *
b0 "
b0 &
#80
b10 !
b10 *
b1 %
b1 )
#100
b101 !
b101 *
b101 #
b101 '
#120
b0 !
b0 *
b0 #
b0 '
#140
b11 !
b11 *
b10 %
b10 )
#160
b110 !
b110 *
b110 $
b110 (
#180
b0 !
b0 *
b0 $
b0 (
#200
b10 !
b10 *
b1 %
b1 )
b11 $
b11 (
b10 #
b10 '
b1 "
b1 &
#220
b11 !
b11 *
b10 %
b10 )
#240
bx !
bx *
b11 %
b11 )
#260
b11111111111111111111111111111111 "
b11111111111111111111111111111111 &
#280
b11111111111111111111111111111111 !
b11111111111111111111111111111111 *
b0 %
b0 )
#300
