// Seed: 1008549556
module module_0 ();
  assign id_1 = 1'b0;
  wire id_2, id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  assign module_2.id_8 = 0.0;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  uwire id_5;
  assign id_5 = 1;
  wire id_6;
  real id_7, id_8 = id_1;
  id_9(
      1, 1 == 1'b0
  );
  module_0 modCall_1 ();
  assign id_4[1'b0&1] = 1;
endmodule
