Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Jul 10 01:21:35 2018
| Host         : LAPTOP-F06MBVUJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Pipeline_1_timing_summary_routed.rpt -rpx Pipeline_1_timing_summary_routed.rpx
| Design       : Pipeline_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.147        0.000                      0                38243        0.090        0.000                      0                38243        3.750        0.000                       0                  4827  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      12.230          81.766          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.147        0.000                      0                38243        0.090        0.000                      0                38243        3.750        0.000                       0                  4827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 u7/multiply_32/u0/Y2_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u7/multiply_32/u1/Y2_reg[345]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.966ns  (logic 2.646ns (22.112%)  route 9.320ns (77.888%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 17.016 - 12.230 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.566     5.087    u7/multiply_32/u0/CLK_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  u7/multiply_32/u0/Y2_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u7/multiply_32/u0/Y2_reg[140]/Q
                         net (fo=6, routed)           0.981     6.525    u7/multiply_32/u0/mux1[140]
    SLICE_X42Y6          LUT4 (Prop_lut4_I2_O)        0.146     6.671 f  u7/multiply_32/u0/Y2[334]_i_21/O
                         net (fo=2, routed)           0.494     7.165    u7/multiply_32/u0/Y2[334]_i_21_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.328     7.493 f  u7/multiply_32/u0/Y2[336]_i_12/O
                         net (fo=3, routed)           0.614     8.107    u7/multiply_32/u0/Y2[336]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  u7/multiply_32/u0/Y2[342]_i_24/O
                         net (fo=10, routed)          0.709     8.940    u7/multiply_32/u0/Y2[342]_i_24_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.090 r  u7/multiply_32/u0/Y2[341]_i_32/O
                         net (fo=2, routed)           0.632     9.722    u7/multiply_32/u0/genblk2[6].uht/P_16
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.326    10.048 r  u7/multiply_32/u0/Y2[338]_i_12/O
                         net (fo=1, routed)           0.440    10.488    u7/multiply_32/u0/Y2[338]_i_12_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.612 r  u7/multiply_32/u0/Y2[338]_i_9/O
                         net (fo=2, routed)           0.967    11.580    u7/multiply_32/u0/mux2[210]
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.124    11.704 r  u7/multiply_32/u0/Y2[342]_i_15/O
                         net (fo=5, routed)           0.821    12.525    u7/multiply_32/u0/genblk2[7].uht/p_38_in
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  u7/multiply_32/u0/Y2[341]_i_12/O
                         net (fo=4, routed)           0.578    13.227    u7/multiply_32/u0/mux2[245]
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124    13.351 r  u7/multiply_32/u0/Y2[342]_i_13/O
                         net (fo=3, routed)           0.798    14.149    u7/multiply_32/u0/Y2[342]_i_13_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124    14.273 r  u7/multiply_32/u0/Y2[344]_i_9/O
                         net (fo=1, routed)           0.441    14.714    u7/multiply_32/u0/genblk2[8].uht/g3_11
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124    14.838 r  u7/multiply_32/u0/Y2[344]_i_4/O
                         net (fo=4, routed)           0.729    15.567    u7/multiply_32/u0/mux2[279]
    SLICE_X35Y1          LUT6 (Prop_lut6_I4_O)        0.124    15.691 r  u7/multiply_32/u0/Y2[346]_i_7/O
                         net (fo=4, routed)           0.458    16.149    u7/multiply_32/u0/genblk2[9].uht/p_48_in
    SLICE_X34Y1          LUT6 (Prop_lut6_I2_O)        0.124    16.273 r  u7/multiply_32/u0/Y2[346]_i_5/O
                         net (fo=2, routed)           0.657    16.929    u7/multiply_32/u0/genblk2[10].uht/p1_12
    SLICE_X35Y0          LUT6 (Prop_lut6_I2_O)        0.124    17.053 r  u7/multiply_32/u0/Y2[345]_i_1/O
                         net (fo=1, routed)           0.000    17.053    u7/multiply_32/u1/D[25]
    SLICE_X35Y0          FDRE                                         r  u7/multiply_32/u1/Y2_reg[345]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.445    17.016    u7/multiply_32/u1/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  u7/multiply_32/u1/Y2_reg[345]/C
                         clock pessimism              0.188    17.204    
                         clock uncertainty           -0.035    17.169    
    SLICE_X35Y0          FDRE (Setup_fdre_C_D)        0.032    17.201    u7/multiply_32/u1/Y2_reg[345]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -17.053    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 u7/multiply_32/u0/Y2_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u7/multiply_32/u1/Y2_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 2.646ns (22.211%)  route 9.267ns (77.789%))
  Logic Levels:           14  (LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 17.016 - 12.230 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.566     5.087    u7/multiply_32/u0/CLK_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  u7/multiply_32/u0/Y2_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u7/multiply_32/u0/Y2_reg[140]/Q
                         net (fo=6, routed)           0.981     6.525    u7/multiply_32/u0/mux1[140]
    SLICE_X42Y6          LUT4 (Prop_lut4_I2_O)        0.146     6.671 f  u7/multiply_32/u0/Y2[334]_i_21/O
                         net (fo=2, routed)           0.494     7.165    u7/multiply_32/u0/Y2[334]_i_21_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.328     7.493 f  u7/multiply_32/u0/Y2[336]_i_12/O
                         net (fo=3, routed)           0.614     8.107    u7/multiply_32/u0/Y2[336]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  u7/multiply_32/u0/Y2[342]_i_24/O
                         net (fo=10, routed)          0.709     8.940    u7/multiply_32/u0/Y2[342]_i_24_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.090 r  u7/multiply_32/u0/Y2[341]_i_32/O
                         net (fo=2, routed)           0.632     9.722    u7/multiply_32/u0/genblk2[6].uht/P_16
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.326    10.048 r  u7/multiply_32/u0/Y2[338]_i_12/O
                         net (fo=1, routed)           0.440    10.488    u7/multiply_32/u0/Y2[338]_i_12_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.612 r  u7/multiply_32/u0/Y2[338]_i_9/O
                         net (fo=2, routed)           0.967    11.580    u7/multiply_32/u0/mux2[210]
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.124    11.704 r  u7/multiply_32/u0/Y2[342]_i_15/O
                         net (fo=5, routed)           0.821    12.525    u7/multiply_32/u0/genblk2[7].uht/p_38_in
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  u7/multiply_32/u0/Y2[341]_i_12/O
                         net (fo=4, routed)           0.578    13.227    u7/multiply_32/u0/mux2[245]
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124    13.351 r  u7/multiply_32/u0/Y2[342]_i_13/O
                         net (fo=3, routed)           0.798    14.149    u7/multiply_32/u0/Y2[342]_i_13_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124    14.273 r  u7/multiply_32/u0/Y2[344]_i_9/O
                         net (fo=1, routed)           0.441    14.714    u7/multiply_32/u0/genblk2[8].uht/g3_11
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124    14.838 r  u7/multiply_32/u0/Y2[344]_i_4/O
                         net (fo=4, routed)           0.601    15.440    u7/multiply_32/u0/mux2[279]
    SLICE_X36Y0          LUT6 (Prop_lut6_I4_O)        0.124    15.564 r  u7/multiply_32/u0/Y2[346]_i_8/O
                         net (fo=1, routed)           0.725    16.288    u7/multiply_32/u0/Y2[346]_i_8_n_0
    SLICE_X34Y0          LUT6 (Prop_lut6_I0_O)        0.124    16.412 r  u7/multiply_32/u0/Y2[346]_i_3/O
                         net (fo=2, routed)           0.464    16.876    u7/multiply_32/u0/genblk2[10].uht/p_3_out
    SLICE_X34Y0          LUT6 (Prop_lut6_I3_O)        0.124    17.000 r  u7/multiply_32/u0/Y2[346]_i_1/O
                         net (fo=1, routed)           0.000    17.000    u7/multiply_32/u1/D[26]
    SLICE_X34Y0          FDRE                                         r  u7/multiply_32/u1/Y2_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.445    17.016    u7/multiply_32/u1/CLK_IBUF_BUFG
    SLICE_X34Y0          FDRE                                         r  u7/multiply_32/u1/Y2_reg[346]/C
                         clock pessimism              0.188    17.204    
                         clock uncertainty           -0.035    17.169    
    SLICE_X34Y0          FDRE (Setup_fdre_C_D)        0.077    17.246    u7/multiply_32/u1/Y2_reg[346]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 u7/multiply_32/u0/Y2_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u7/multiply_32/u1/Y2_reg[344]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 2.646ns (22.464%)  route 9.133ns (77.536%))
  Logic Levels:           14  (LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 17.017 - 12.230 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.566     5.087    u7/multiply_32/u0/CLK_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  u7/multiply_32/u0/Y2_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u7/multiply_32/u0/Y2_reg[140]/Q
                         net (fo=6, routed)           0.981     6.525    u7/multiply_32/u0/mux1[140]
    SLICE_X42Y6          LUT4 (Prop_lut4_I2_O)        0.146     6.671 f  u7/multiply_32/u0/Y2[334]_i_21/O
                         net (fo=2, routed)           0.494     7.165    u7/multiply_32/u0/Y2[334]_i_21_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.328     7.493 f  u7/multiply_32/u0/Y2[336]_i_12/O
                         net (fo=3, routed)           0.614     8.107    u7/multiply_32/u0/Y2[336]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  u7/multiply_32/u0/Y2[342]_i_24/O
                         net (fo=10, routed)          0.709     8.940    u7/multiply_32/u0/Y2[342]_i_24_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.090 r  u7/multiply_32/u0/Y2[341]_i_32/O
                         net (fo=2, routed)           0.632     9.722    u7/multiply_32/u0/genblk2[6].uht/P_16
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.326    10.048 r  u7/multiply_32/u0/Y2[338]_i_12/O
                         net (fo=1, routed)           0.440    10.488    u7/multiply_32/u0/Y2[338]_i_12_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.612 r  u7/multiply_32/u0/Y2[338]_i_9/O
                         net (fo=2, routed)           0.967    11.580    u7/multiply_32/u0/mux2[210]
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.124    11.704 r  u7/multiply_32/u0/Y2[342]_i_15/O
                         net (fo=5, routed)           0.821    12.525    u7/multiply_32/u0/genblk2[7].uht/p_38_in
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  u7/multiply_32/u0/Y2[341]_i_12/O
                         net (fo=4, routed)           0.599    13.248    u7/multiply_32/u0/mux2[245]
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.124    13.372 r  u7/multiply_32/u0/Y2[342]_i_12/O
                         net (fo=1, routed)           0.626    13.998    u7/multiply_32/u0/Y2[342]_i_12_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.122 r  u7/multiply_32/u0/Y2[342]_i_6/O
                         net (fo=4, routed)           0.615    14.737    u7/multiply_32/u0/mux2[278]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.124    14.861 r  u7/multiply_32/u0/Y2[342]_i_2/O
                         net (fo=3, routed)           0.609    15.470    u7/multiply_32/u0/mux2[310]
    SLICE_X35Y1          LUT5 (Prop_lut5_I1_O)        0.124    15.594 r  u7/multiply_32/u0/Y2[346]_i_10/O
                         net (fo=1, routed)           0.433    16.027    u7/multiply_32/u0/genblk2[10].uht/p2_11
    SLICE_X35Y1          LUT5 (Prop_lut5_I2_O)        0.124    16.151 r  u7/multiply_32/u0/Y2[346]_i_4/O
                         net (fo=4, routed)           0.591    16.742    u7/multiply_32/u0/genblk2[10].uht/p_46_in
    SLICE_X37Y0          LUT6 (Prop_lut6_I4_O)        0.124    16.866 r  u7/multiply_32/u0/Y2[344]_i_1/O
                         net (fo=1, routed)           0.000    16.866    u7/multiply_32/u1/D[24]
    SLICE_X37Y0          FDRE                                         r  u7/multiply_32/u1/Y2_reg[344]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.446    17.017    u7/multiply_32/u1/CLK_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  u7/multiply_32/u1/Y2_reg[344]/C
                         clock pessimism              0.260    17.277    
                         clock uncertainty           -0.035    17.242    
    SLICE_X37Y0          FDRE (Setup_fdre_C_D)        0.031    17.273    u7/multiply_32/u1/Y2_reg[344]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                         -16.866    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 u4/Y3_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u7/multiply_32/u0/Y2_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.753ns  (logic 3.182ns (27.073%)  route 8.571ns (72.927%))
  Logic Levels:           15  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 17.015 - 12.230 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.563     5.084    u4/CLK_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  u4/Y3_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u4/Y3_reg[0]_rep/Q
                         net (fo=108, routed)         0.797     6.337    u7/invA/Y3_reg[0]_rep
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  u7/invA/Y4[4]_i_3/O
                         net (fo=1, routed)           0.195     6.656    u4/p_0_in[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     7.240 r  u4/Y4_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.307     7.547    u4/u7/u/Y0[3]
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.302     7.849 r  u4/Y4[3]_i_1/O
                         net (fo=13, routed)          0.593     8.442    u4/CA[3]
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.566 r  u4/Y2[134]_i_10/O
                         net (fo=3, routed)           0.584     9.150    u4/Y2[134]_i_10_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.124     9.274 r  u4/Y2[137]_i_15/O
                         net (fo=5, routed)           0.346     9.620    u4/u7/multiply_32/genblk1[1].uht/p_14_in
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.744 r  u4/Y2[138]_i_8/O
                         net (fo=1, routed)           0.403    10.147    u4/u7/multiply_32/genblk1[1].uht/p_20_in
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    10.271 r  u4/Y2[138]_i_6/O
                         net (fo=2, routed)           0.810    11.081    u4/u7/multiply_32/mux[42]
    SLICE_X37Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.205 r  u4/Y2[141]_i_9/O
                         net (fo=5, routed)           0.434    11.639    u4/u7/multiply_32/genblk1[2].uht/p_22_in
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124    11.763 r  u4/Y2[140]_i_6/O
                         net (fo=7, routed)           0.633    12.396    u4/u7/multiply_32/mux[75]
    SLICE_X36Y9          LUT4 (Prop_lut4_I2_O)        0.150    12.546 r  u4/Y2[141]_i_5/O
                         net (fo=4, routed)           0.880    13.426    u4/u7/multiply_32/genblk1[3].uht/p1_6
    SLICE_X36Y9          LUT6 (Prop_lut6_I2_O)        0.326    13.752 r  u4/Y2[146]_i_11/O
                         net (fo=1, routed)           0.652    14.404    u4/Y2[146]_i_11_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I4_O)        0.124    14.528 r  u4/Y2[146]_i_6/O
                         net (fo=3, routed)           0.506    15.034    u4/u7/multiply_32/genblk1[3].uht/p_34_in
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.124    15.158 r  u4/Y2[148]_i_15/O
                         net (fo=1, routed)           0.845    16.003    u4/u7/multiply_32/genblk1[4].uht/P_18
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    16.127 r  u4/Y2[148]_i_6/O
                         net (fo=2, routed)           0.587    16.714    u4/Y2[148]_i_6_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.124    16.838 r  u4/Y2[147]_i_1/O
                         net (fo=1, routed)           0.000    16.838    u7/multiply_32/u0/Y7_reg[4][19]
    SLICE_X37Y8          FDRE                                         r  u7/multiply_32/u0/Y2_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.444    17.015    u7/multiply_32/u0/CLK_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  u7/multiply_32/u0/Y2_reg[147]/C
                         clock pessimism              0.260    17.275    
                         clock uncertainty           -0.035    17.240    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.032    17.272    u7/multiply_32/u0/Y2_reg[147]
  -------------------------------------------------------------------
                         required time                         17.272    
                         arrival time                         -16.838    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 u7/multiply_32/u1/Y4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u8/Y3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 3.105ns (26.541%)  route 8.594ns (73.459%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 17.018 - 12.230 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.572     5.093    u7/multiply_32/u1/CLK_IBUF_BUFG
    SLICE_X50Y1          FDRE                                         r  u7/multiply_32/u1/Y4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 f  u7/multiply_32/u1/Y4_reg[0]/Q
                         net (fo=18, routed)          0.610     6.221    u7/multiply_32/u1/ap2[0]
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  u7/multiply_32/u1/Y3[2]_i_14/O
                         net (fo=3, routed)           0.312     6.657    u7/multiply_32/u1/Y3[2]_i_14_n_0
    SLICE_X51Y0          LUT5 (Prop_lut5_I4_O)        0.124     6.781 f  u7/multiply_32/u1/Y3[14]_i_71/O
                         net (fo=7, routed)           0.497     7.278    u7/multiply_32/u1/Y3[14]_i_71_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.402 r  u7/multiply_32/u1/Y3[14]_i_75/O
                         net (fo=2, routed)           0.312     7.714    u7/multiply_32/u1/Y3[14]_i_75_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.838 r  u7/multiply_32/u1/Y3[14]_i_65/O
                         net (fo=5, routed)           0.314     8.153    u7/multiply_32/u1/mux4_352[17]
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.277 r  u7/multiply_32/u1/Y3[13]_i_67/O
                         net (fo=1, routed)           0.573     8.850    u7/multiply_32/u1/genblk3[12].uht/P_18
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.974 r  u7/multiply_32/u1/Y3[13]_i_57/O
                         net (fo=4, routed)           0.622     9.596    u7/multiply_32/u1/genblk3[12].uht/p_38_in
    SLICE_X50Y4          LUT4 (Prop_lut4_I2_O)        0.124     9.720 f  u7/multiply_32/u1/Y3[8]_i_23/O
                         net (fo=7, routed)           0.717    10.437    u7/multiply_32/u1/mux4_384[19]
    SLICE_X49Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.561 f  u7/multiply_32/u1/Y3[13]_i_49/O
                         net (fo=2, routed)           0.851    11.412    u7/multiply_32/u1/Y3[13]_i_49_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.536 r  u7/multiply_32/u1/Y3[14]_i_52/O
                         net (fo=3, routed)           0.936    12.472    u7/multiply_32/u1/Y3[14]_i_52_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.596 r  u7/multiply_32/u1/Y3[14]_i_38/O
                         net (fo=3, routed)           0.826    13.422    u7/multiply_32/u1/mux4_416[23]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.546 r  u7/multiply_32/u1/Y3[14]_i_19/O
                         net (fo=5, routed)           0.338    13.885    u7/multiply_32/u1/mux4_448[23]
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.124    14.009 r  u7/multiply_32/u1/Y3[14]_i_21/O
                         net (fo=2, routed)           0.478    14.486    u7/multiply_32/u1/uft2/P_24
    SLICE_X44Y7          LUT3 (Prop_lut3_I2_O)        0.124    14.610 r  u7/multiply_32/u1/Y3[13]_i_11/O
                         net (fo=1, routed)           0.627    15.237    u7/multiply_32/u1/uft2/p1_12
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.361 r  u7/multiply_32/u1/Y3[13]_i_7/O
                         net (fo=2, routed)           0.000    15.361    u7/multiply_32/u1/p_0_in[25]
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.785 r  u7/multiply_32/u1/Y3_reg[14]_i_8/O[1]
                         net (fo=1, routed)           0.429    16.214    u7/multiply_32/u1/Y0[26]
    SLICE_X45Y7          LUT6 (Prop_lut6_I3_O)        0.303    16.517 r  u7/multiply_32/u1/Y3[14]_i_3/O
                         net (fo=1, routed)           0.151    16.668    t2/Y1_reg_0
    SLICE_X45Y7          LUT5 (Prop_lut5_I1_O)        0.124    16.792 r  t2/Y3[14]_i_1__0/O
                         net (fo=1, routed)           0.000    16.792    u8/D[14]
    SLICE_X45Y7          FDRE                                         r  u8/Y3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.447    17.018    u8/CLK_IBUF_BUFG
    SLICE_X45Y7          FDRE                                         r  u8/Y3_reg[14]/C
                         clock pessimism              0.260    17.278    
                         clock uncertainty           -0.035    17.243    
    SLICE_X45Y7          FDRE (Setup_fdre_C_D)        0.031    17.274    u8/Y3_reg[14]
  -------------------------------------------------------------------
                         required time                         17.274    
                         arrival time                         -16.792    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 u7/multiply_32/u0/Y2_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u7/multiply_32/u1/Y2_reg[343]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.633ns  (logic 2.646ns (22.745%)  route 8.987ns (77.255%))
  Logic Levels:           14  (LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 17.017 - 12.230 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.566     5.087    u7/multiply_32/u0/CLK_IBUF_BUFG
    SLICE_X41Y6          FDRE                                         r  u7/multiply_32/u0/Y2_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  u7/multiply_32/u0/Y2_reg[140]/Q
                         net (fo=6, routed)           0.981     6.525    u7/multiply_32/u0/mux1[140]
    SLICE_X42Y6          LUT4 (Prop_lut4_I2_O)        0.146     6.671 f  u7/multiply_32/u0/Y2[334]_i_21/O
                         net (fo=2, routed)           0.494     7.165    u7/multiply_32/u0/Y2[334]_i_21_n_0
    SLICE_X42Y6          LUT5 (Prop_lut5_I0_O)        0.328     7.493 f  u7/multiply_32/u0/Y2[336]_i_12/O
                         net (fo=3, routed)           0.614     8.107    u7/multiply_32/u0/Y2[336]_i_12_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  u7/multiply_32/u0/Y2[342]_i_24/O
                         net (fo=10, routed)          0.709     8.940    u7/multiply_32/u0/Y2[342]_i_24_n_0
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.090 r  u7/multiply_32/u0/Y2[341]_i_32/O
                         net (fo=2, routed)           0.632     9.722    u7/multiply_32/u0/genblk2[6].uht/P_16
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.326    10.048 r  u7/multiply_32/u0/Y2[338]_i_12/O
                         net (fo=1, routed)           0.440    10.488    u7/multiply_32/u0/Y2[338]_i_12_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.124    10.612 r  u7/multiply_32/u0/Y2[338]_i_9/O
                         net (fo=2, routed)           0.967    11.580    u7/multiply_32/u0/mux2[210]
    SLICE_X36Y3          LUT6 (Prop_lut6_I4_O)        0.124    11.704 r  u7/multiply_32/u0/Y2[342]_i_15/O
                         net (fo=5, routed)           0.821    12.525    u7/multiply_32/u0/genblk2[7].uht/p_38_in
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    12.649 r  u7/multiply_32/u0/Y2[341]_i_12/O
                         net (fo=4, routed)           0.599    13.248    u7/multiply_32/u0/mux2[245]
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.124    13.372 r  u7/multiply_32/u0/Y2[342]_i_12/O
                         net (fo=1, routed)           0.626    13.998    u7/multiply_32/u0/Y2[342]_i_12_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.122 r  u7/multiply_32/u0/Y2[342]_i_6/O
                         net (fo=4, routed)           0.615    14.737    u7/multiply_32/u0/mux2[278]
    SLICE_X36Y1          LUT6 (Prop_lut6_I1_O)        0.124    14.861 r  u7/multiply_32/u0/Y2[342]_i_2/O
                         net (fo=3, routed)           0.609    15.470    u7/multiply_32/u0/mux2[310]
    SLICE_X35Y1          LUT5 (Prop_lut5_I1_O)        0.124    15.594 r  u7/multiply_32/u0/Y2[346]_i_10/O
                         net (fo=1, routed)           0.433    16.027    u7/multiply_32/u0/genblk2[10].uht/p2_11
    SLICE_X35Y1          LUT5 (Prop_lut5_I2_O)        0.124    16.151 r  u7/multiply_32/u0/Y2[346]_i_4/O
                         net (fo=4, routed)           0.445    16.596    u7/multiply_32/u0/genblk2[10].uht/p_46_in
    SLICE_X36Y1          LUT4 (Prop_lut4_I2_O)        0.124    16.720 r  u7/multiply_32/u0/Y2[343]_i_1/O
                         net (fo=1, routed)           0.000    16.720    u7/multiply_32/u1/D[23]
    SLICE_X36Y1          FDRE                                         r  u7/multiply_32/u1/Y2_reg[343]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.446    17.017    u7/multiply_32/u1/CLK_IBUF_BUFG
    SLICE_X36Y1          FDRE                                         r  u7/multiply_32/u1/Y2_reg[343]/C
                         clock pessimism              0.260    17.277    
                         clock uncertainty           -0.035    17.242    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)        0.032    17.274    u7/multiply_32/u1/Y2_reg[343]
  -------------------------------------------------------------------
                         required time                         17.274    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 u7/multiply_32/u1/Y4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u8/Y3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 2.924ns (25.501%)  route 8.542ns (74.499%))
  Logic Levels:           17  (CARRY4=1 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 17.021 - 12.230 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.572     5.093    u7/multiply_32/u1/CLK_IBUF_BUFG
    SLICE_X50Y1          FDRE                                         r  u7/multiply_32/u1/Y4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 f  u7/multiply_32/u1/Y4_reg[0]/Q
                         net (fo=18, routed)          0.610     6.221    u7/multiply_32/u1/ap2[0]
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  u7/multiply_32/u1/Y3[2]_i_14/O
                         net (fo=3, routed)           0.312     6.657    u7/multiply_32/u1/Y3[2]_i_14_n_0
    SLICE_X51Y0          LUT5 (Prop_lut5_I4_O)        0.124     6.781 f  u7/multiply_32/u1/Y3[14]_i_71/O
                         net (fo=7, routed)           0.497     7.278    u7/multiply_32/u1/Y3[14]_i_71_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.402 r  u7/multiply_32/u1/Y3[14]_i_75/O
                         net (fo=2, routed)           0.312     7.714    u7/multiply_32/u1/Y3[14]_i_75_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I0_O)        0.124     7.838 r  u7/multiply_32/u1/Y3[14]_i_65/O
                         net (fo=5, routed)           0.314     8.153    u7/multiply_32/u1/mux4_352[17]
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.277 r  u7/multiply_32/u1/Y3[13]_i_67/O
                         net (fo=1, routed)           0.573     8.850    u7/multiply_32/u1/genblk3[12].uht/P_18
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.974 r  u7/multiply_32/u1/Y3[13]_i_57/O
                         net (fo=4, routed)           0.622     9.596    u7/multiply_32/u1/genblk3[12].uht/p_38_in
    SLICE_X50Y4          LUT4 (Prop_lut4_I2_O)        0.124     9.720 f  u7/multiply_32/u1/Y3[8]_i_23/O
                         net (fo=7, routed)           0.717    10.437    u7/multiply_32/u1/mux4_384[19]
    SLICE_X49Y4          LUT4 (Prop_lut4_I0_O)        0.124    10.561 f  u7/multiply_32/u1/Y3[13]_i_49/O
                         net (fo=2, routed)           0.851    11.412    u7/multiply_32/u1/Y3[13]_i_49_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I0_O)        0.124    11.536 r  u7/multiply_32/u1/Y3[14]_i_52/O
                         net (fo=3, routed)           0.936    12.472    u7/multiply_32/u1/Y3[14]_i_52_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I1_O)        0.124    12.596 r  u7/multiply_32/u1/Y3[14]_i_38/O
                         net (fo=3, routed)           0.826    13.422    u7/multiply_32/u1/mux4_416[23]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.546 r  u7/multiply_32/u1/Y3[14]_i_19/O
                         net (fo=5, routed)           0.338    13.885    u7/multiply_32/u1/mux4_448[23]
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.124    14.009 r  u7/multiply_32/u1/Y3[14]_i_21/O
                         net (fo=2, routed)           0.478    14.486    u7/multiply_32/u1/uft2/P_24
    SLICE_X44Y7          LUT3 (Prop_lut3_I2_O)        0.124    14.610 r  u7/multiply_32/u1/Y3[13]_i_11/O
                         net (fo=1, routed)           0.627    15.237    u7/multiply_32/u1/uft2/p1_12
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124    15.361 r  u7/multiply_32/u1/Y3[13]_i_7/O
                         net (fo=2, routed)           0.000    15.361    u7/multiply_32/u1/p_0_in[25]
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.608 r  u7/multiply_32/u1/Y3_reg[14]_i_8/O[0]
                         net (fo=1, routed)           0.379    15.988    u7/uu1/Y4_reg[11][4]
    SLICE_X49Y7          LUT6 (Prop_lut6_I3_O)        0.299    16.287 r  u7/uu1/Y3[13]_i_3/O
                         net (fo=1, routed)           0.149    16.436    t2/Y1_reg
    SLICE_X49Y7          LUT5 (Prop_lut5_I1_O)        0.124    16.560 r  t2/Y3[13]_i_1__0/O
                         net (fo=1, routed)           0.000    16.560    u8/D[13]
    SLICE_X49Y7          FDRE                                         r  u8/Y3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.450    17.021    u8/CLK_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  u8/Y3_reg[13]/C
                         clock pessimism              0.260    17.281    
                         clock uncertainty           -0.035    17.246    
    SLICE_X49Y7          FDRE (Setup_fdre_C_D)        0.031    17.277    u8/Y3_reg[13]
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                         -16.560    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 u4/Y3_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u7/multiply_32/u0/Y2_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.462ns  (logic 3.182ns (27.760%)  route 8.280ns (72.240%))
  Logic Levels:           15  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 17.015 - 12.230 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.563     5.084    u4/CLK_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  u4/Y3_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u4/Y3_reg[0]_rep/Q
                         net (fo=108, routed)         0.797     6.337    u7/invA/Y3_reg[0]_rep
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  u7/invA/Y4[4]_i_3/O
                         net (fo=1, routed)           0.195     6.656    u4/p_0_in[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     7.240 r  u4/Y4_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.307     7.547    u4/u7/u/Y0[3]
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.302     7.849 r  u4/Y4[3]_i_1/O
                         net (fo=13, routed)          0.593     8.442    u4/CA[3]
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.566 r  u4/Y2[134]_i_10/O
                         net (fo=3, routed)           0.584     9.150    u4/Y2[134]_i_10_n_0
    SLICE_X41Y9          LUT5 (Prop_lut5_I0_O)        0.124     9.274 r  u4/Y2[137]_i_15/O
                         net (fo=5, routed)           0.346     9.620    u4/u7/multiply_32/genblk1[1].uht/p_14_in
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.744 r  u4/Y2[138]_i_8/O
                         net (fo=1, routed)           0.403    10.147    u4/u7/multiply_32/genblk1[1].uht/p_20_in
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    10.271 r  u4/Y2[138]_i_6/O
                         net (fo=2, routed)           0.810    11.081    u4/u7/multiply_32/mux[42]
    SLICE_X37Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.205 r  u4/Y2[141]_i_9/O
                         net (fo=5, routed)           0.434    11.639    u4/u7/multiply_32/genblk1[2].uht/p_22_in
    SLICE_X39Y10         LUT4 (Prop_lut4_I2_O)        0.124    11.763 r  u4/Y2[140]_i_6/O
                         net (fo=7, routed)           0.633    12.396    u4/u7/multiply_32/mux[75]
    SLICE_X36Y9          LUT4 (Prop_lut4_I2_O)        0.150    12.546 r  u4/Y2[141]_i_5/O
                         net (fo=4, routed)           0.880    13.426    u4/u7/multiply_32/genblk1[3].uht/p1_6
    SLICE_X36Y9          LUT6 (Prop_lut6_I2_O)        0.326    13.752 r  u4/Y2[146]_i_11/O
                         net (fo=1, routed)           0.652    14.404    u4/Y2[146]_i_11_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I4_O)        0.124    14.528 r  u4/Y2[146]_i_6/O
                         net (fo=3, routed)           0.506    15.034    u4/u7/multiply_32/genblk1[3].uht/p_34_in
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.124    15.158 r  u4/Y2[148]_i_15/O
                         net (fo=1, routed)           0.845    16.003    u4/u7/multiply_32/genblk1[4].uht/P_18
    SLICE_X37Y7          LUT6 (Prop_lut6_I4_O)        0.124    16.127 r  u4/Y2[148]_i_6/O
                         net (fo=2, routed)           0.296    16.423    u4/Y2[148]_i_6_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.124    16.547 r  u4/Y2[148]_i_1/O
                         net (fo=1, routed)           0.000    16.547    u7/multiply_32/u0/Y7_reg[4][20]
    SLICE_X39Y7          FDRE                                         r  u7/multiply_32/u0/Y2_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.444    17.015    u7/multiply_32/u0/CLK_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  u7/multiply_32/u0/Y2_reg[148]/C
                         clock pessimism              0.260    17.275    
                         clock uncertainty           -0.035    17.240    
    SLICE_X39Y7          FDRE (Setup_fdre_C_D)        0.031    17.271    u7/multiply_32/u0/Y2_reg[148]
  -------------------------------------------------------------------
                         required time                         17.271    
                         arrival time                         -16.547    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 u4/Y3_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u7/multiply_32/u0/Y2_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.489ns  (logic 3.503ns (30.490%)  route 7.986ns (69.510%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 17.016 - 12.230 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.563     5.084    u4/CLK_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  u4/Y3_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u4/Y3_reg[0]_rep/Q
                         net (fo=108, routed)         0.797     6.337    u7/invA/Y3_reg[0]_rep
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.124     6.461 r  u7/invA/Y4[4]_i_3/O
                         net (fo=1, routed)           0.195     6.656    u4/p_0_in[0]
    SLICE_X40Y12         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584     7.240 r  u4/Y4_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.307     7.547    u4/u7/u/Y0[3]
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.302     7.849 r  u4/Y4[3]_i_1/O
                         net (fo=13, routed)          0.593     8.442    u4/CA[3]
    SLICE_X41Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.566 r  u4/Y2[134]_i_10/O
                         net (fo=3, routed)           0.506     9.072    u4/Y2[134]_i_10_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.196 r  u4/Y2[134]_i_7/O
                         net (fo=3, routed)           0.611     9.807    u4/u7/multiply_32/mux[37]
    SLICE_X42Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.931 r  u4/Y2[137]_i_11/O
                         net (fo=5, routed)           0.664    10.595    u4/u7/multiply_32/genblk1[2].uht/p_14_in
    SLICE_X41Y10         LUT4 (Prop_lut4_I2_O)        0.150    10.745 r  u4/Y2[136]_i_5/O
                         net (fo=4, routed)           0.748    11.493    u4/u7/multiply_32/mux[71]
    SLICE_X41Y9          LUT4 (Prop_lut4_I1_O)        0.326    11.819 r  u4/Y2[137]_i_9/O
                         net (fo=4, routed)           0.527    12.346    u4/u7/multiply_32/genblk1[3].uht/p_11_out
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.150    12.496 r  u4/Y2[142]_i_12/O
                         net (fo=1, routed)           0.619    13.115    u4/Y2[142]_i_12_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.326    13.441 r  u4/Y2[142]_i_5/O
                         net (fo=6, routed)           0.526    13.967    u4/u7/multiply_32/genblk1[3].uht/p_22_in
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.091 r  u4/Y2[145]_i_6/O
                         net (fo=7, routed)           0.601    14.692    u4/u7/multiply_32/genblk1[3].uht/g4_7
    SLICE_X36Y6          LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  u4/Y2[144]_i_2/O
                         net (fo=6, routed)           0.608    15.425    u4/u7/multiply_32/mux[112]
    SLICE_X38Y6          LUT4 (Prop_lut4_I0_O)        0.117    15.542 r  u4/Y2[145]_i_3/O
                         net (fo=1, routed)           0.684    16.225    u4/u7/multiply_32/genblk1[4].uht/p1_8
    SLICE_X38Y6          LUT6 (Prop_lut6_I3_O)        0.348    16.573 r  u4/Y2[145]_i_1/O
                         net (fo=1, routed)           0.000    16.573    u7/multiply_32/u0/Y7_reg[4][17]
    SLICE_X38Y6          FDRE                                         r  u7/multiply_32/u0/Y2_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.445    17.016    u7/multiply_32/u0/CLK_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  u7/multiply_32/u0/Y2_reg[145]/C
                         clock pessimism              0.260    17.276    
                         clock uncertainty           -0.035    17.241    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.077    17.318    u7/multiply_32/u0/Y2_reg[145]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 u7/multiply_32/u1/Y4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u8/Y3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.230ns  (sys_clk_pin rise@12.230ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 3.673ns (32.262%)  route 7.712ns (67.738%))
  Logic Levels:           17  (CARRY4=1 LUT3=1 LUT4=8 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 17.017 - 12.230 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.572     5.093    u7/multiply_32/u1/CLK_IBUF_BUFG
    SLICE_X50Y1          FDRE                                         r  u7/multiply_32/u1/Y4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.518     5.611 f  u7/multiply_32/u1/Y4_reg[0]/Q
                         net (fo=18, routed)          0.610     6.221    u7/multiply_32/u1/ap2[0]
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  u7/multiply_32/u1/Y3[2]_i_14/O
                         net (fo=3, routed)           0.317     6.662    u7/multiply_32/u1/Y3[2]_i_14_n_0
    SLICE_X51Y0          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  u7/multiply_32/u1/Y3[2]_i_10/O
                         net (fo=3, routed)           0.367     7.153    u7/multiply_32/u1/mux4_352[13]
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.277 r  u7/multiply_32/u1/Y3[2]_i_13/O
                         net (fo=1, routed)           0.597     7.875    u7/multiply_32/u1/genblk3[12].uht/p_22_out
    SLICE_X52Y1          LUT4 (Prop_lut4_I2_O)        0.124     7.999 r  u7/multiply_32/u1/Y3[2]_i_9/O
                         net (fo=4, routed)           0.444     8.443    u7/multiply_32/u1/mux4_384[14]
    SLICE_X52Y3          LUT4 (Prop_lut4_I2_O)        0.116     8.559 r  u7/multiply_32/u1/Y3[13]_i_41/O
                         net (fo=9, routed)           0.502     9.061    u7/multiply_32/u1/Y3[13]_i_41_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I2_O)        0.328     9.389 r  u7/multiply_32/u1/Y3[4]_i_11/O
                         net (fo=4, routed)           0.650    10.039    u7/multiply_32/u1/mux4_416[16]
    SLICE_X53Y4          LUT4 (Prop_lut4_I2_O)        0.150    10.189 f  u7/multiply_32/u1/Y3[14]_i_40/O
                         net (fo=1, routed)           0.611    10.800    u7/multiply_32/u1/Y3[14]_i_40_n_0
    SLICE_X52Y5          LUT5 (Prop_lut5_I0_O)        0.326    11.126 f  u7/multiply_32/u1/Y3[14]_i_28/O
                         net (fo=3, routed)           0.512    11.637    u7/multiply_32/u1/Y3[14]_i_28_n_0
    SLICE_X50Y5          LUT3 (Prop_lut3_I2_O)        0.124    11.761 r  u7/multiply_32/u1/Y3[9]_i_10/O
                         net (fo=5, routed)           0.462    12.223    u7/multiply_32/u1/Y3[9]_i_10_n_0
    SLICE_X51Y6          LUT4 (Prop_lut4_I0_O)        0.124    12.347 r  u7/multiply_32/u1/Y3[8]_i_11/O
                         net (fo=4, routed)           0.445    12.792    u7/multiply_32/u1/mux4_448[19]
    SLICE_X51Y6          LUT4 (Prop_lut4_I2_O)        0.150    12.942 r  u7/multiply_32/u1/Y3[13]_i_18/O
                         net (fo=3, routed)           0.999    13.941    u7/multiply_32/u1/uft2/p1_10
    SLICE_X47Y8          LUT6 (Prop_lut6_I3_O)        0.326    14.267 r  u7/multiply_32/u1/Y3[13]_i_10/O
                         net (fo=4, routed)           0.326    14.594    u7/multiply_32/u1/uft2/g3_11
    SLICE_X47Y6          LUT4 (Prop_lut4_I2_O)        0.124    14.718 r  u7/multiply_32/u1/Y3[11]_i_8/O
                         net (fo=2, routed)           0.000    14.718    u7/multiply_32/u1/p_0_in[23]
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.966 r  u7/multiply_32/u1/Y3_reg[14]_i_12/O[2]
                         net (fo=1, routed)           0.434    15.399    u7/uu1/Y4_reg[11][3]
    SLICE_X45Y8          LUT6 (Prop_lut6_I3_O)        0.302    15.701 r  u7/uu1/Y3[11]_i_5/O
                         net (fo=1, routed)           0.436    16.137    t2/Y1_reg_1
    SLICE_X45Y10         LUT6 (Prop_lut6_I1_O)        0.124    16.261 r  t2/Y3[11]_i_3/O
                         net (fo=1, routed)           0.000    16.261    t2/Y3[11]_i_3_n_0
    SLICE_X45Y10         MUXF7 (Prop_muxf7_I1_O)      0.217    16.478 r  t2/Y3_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    16.478    u8/D[11]
    SLICE_X45Y10         FDRE                                         r  u8/Y3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.230    12.230 r  
    W5                                                0.000    12.230 r  CLK (IN)
                         net (fo=0)                   0.000    12.230    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.618 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.571 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        1.446    17.017    u8/CLK_IBUF_BUFG
    SLICE_X45Y10         FDRE                                         r  u8/Y3_reg[11]/C
                         clock pessimism              0.260    17.277    
                         clock uncertainty           -0.035    17.242    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)        0.064    17.306    u8/Y3_reg[11]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                  0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u8/Y5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_9_9/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.381%)  route 0.327ns (66.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.558     1.441    u8/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  u8/Y5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  u8/Y5_reg[9]/Q
                         net (fo=128, routed)         0.327     1.933    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_9_9/D
    SLICE_X34Y68         RAMD64E                                      r  u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_9_9/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.819     1.947    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_9_9/WCLK
    SLICE_X34Y68         RAMD64E                                      r  u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_9_9/SP.LOW/CLK
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.842    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_9_9/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMD32                                       r  u2/rf_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMS32                                       r  u2/rf_reg_r2_0_31_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMS32                                       r  u2/rf_reg_r2_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u0/Y4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u2/rf_reg_r2_0_31_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.743%)  route 0.259ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u0/CLK_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u0/Y4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u0/Y4_reg[1]/Q
                         net (fo=96, routed)          0.259     1.860    u2/rf_reg_r2_0_31_6_11/ADDRD1
    SLICE_X42Y19         RAMS32                                       r  u2/rf_reg_r2_0_31_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.823     1.950    u2/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X42Y19         RAMS32                                       r  u2/rf_reg_r2_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y19         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.761    u2/rf_reg_r2_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u8/Y5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Destination:            u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_16_16/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=12.230ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.608%)  route 0.355ns (68.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.554     1.437    u8/CLK_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  u8/Y5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u8/Y5_reg[16]/Q
                         net (fo=128, routed)         0.355     1.956    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_16_16/D
    SLICE_X34Y8          RAMD64E                                      r  u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_16_16/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4826, routed)        0.830     1.957    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_16_16/WCLK
    SLICE_X34Y8          RAMD64E                                      r  u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_16_16/SP.LOW/CLK
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y8          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.852    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_16_16/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         12.230
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         12.230      10.075     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X46Y14   t2/Y1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X46Y14   t2/Y1_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X46Y14   t2/Y1_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X46Y14   t2/Y1_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X50Y15   u0/Y0_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X50Y15   u0/Y1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X31Y58   u0/Y2_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X47Y75   u0/Y2_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.230      11.230     SLICE_X44Y59   u0/Y2_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X6Y24    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X6Y24    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X6Y24    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X6Y24    u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X54Y33   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_24_24/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X54Y33   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_24_24/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X54Y33   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_24_24/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X54Y33   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_24_24/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X10Y21   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         7.230       5.980      SLICE_X10Y21   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_14_14/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_14_14/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y73   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_14_14/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y72   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_15_15/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y72   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_15_15/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y72   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_15_15/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y72   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_15_15/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_23_23/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_23_23/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y27   u11/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_23_23/SP.LOW/CLK



