/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [39:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  reg [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire [22:0] celloutsig_0_36z;
  wire [21:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z ? in_data[95] : celloutsig_0_3z[13];
  assign celloutsig_0_15z = ~(in_data[49] & celloutsig_0_6z);
  assign celloutsig_0_1z = !(celloutsig_0_0z[1] ? in_data[37] : in_data[21]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_1z[0]) & (celloutsig_1_5z | in_data[161]));
  assign celloutsig_1_8z = celloutsig_1_7z | celloutsig_1_4z;
  assign celloutsig_1_17z = celloutsig_1_7z | celloutsig_1_3z[3];
  assign celloutsig_0_6z = celloutsig_0_3z[1] | in_data[8];
  assign celloutsig_1_4z = ~(celloutsig_1_3z[1] ^ celloutsig_1_3z[6]);
  assign celloutsig_0_0z = in_data[80:75] / { 1'h1, in_data[36:32] };
  assign celloutsig_0_10z = celloutsig_0_3z[18:6] / { 1'h1, celloutsig_0_9z[11:2], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_14z = { in_data[140:126], celloutsig_1_5z, celloutsig_1_11z[6:1], celloutsig_1_8z } >= { celloutsig_1_13z[4:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_16z = { 1'h1, celloutsig_1_15z } >= celloutsig_1_0z;
  assign celloutsig_1_2z = { celloutsig_1_0z[1], celloutsig_1_0z } > { in_data[164], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } > { celloutsig_1_0z[3:2], 1'h1, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_11z[6:2], celloutsig_1_2z } > { celloutsig_1_1z[0], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z } > { celloutsig_0_5z[14:13], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_10z = in_data[114:100] < { in_data[125:121], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_27z = celloutsig_0_20z[4:2] < { celloutsig_0_17z[2:1], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[103:101] % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_15z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_12z[1], celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_3z[3:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z[13:6], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_0z[5:3] % { 1'h1, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_10z[5:4], celloutsig_0_12z } % { 1'h1, in_data[64], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_13z = in_data[165] ? { celloutsig_1_11z[5:3], 1'h1, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z } : celloutsig_1_3z[6:0];
  assign celloutsig_1_5z = celloutsig_1_0z[2:0] !== celloutsig_1_1z;
  assign celloutsig_0_7z = in_data[31:29] !== celloutsig_0_3z[2:0];
  assign celloutsig_0_16z = | celloutsig_0_0z[4:2];
  assign celloutsig_0_2z = | { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_35z = ^ celloutsig_0_26z;
  assign celloutsig_0_3z = { in_data[75:63], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } >> { in_data[24:10], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_36z = { in_data[55:44], celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_11z } >> { celloutsig_0_14z[21:0], celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[186:184], celloutsig_1_0z, celloutsig_1_2z } >> { in_data[124:121], celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[177:175] >> { celloutsig_1_3z[0], celloutsig_1_5z, 1'h1 };
  assign celloutsig_1_18z = { in_data[167:155], 1'h1, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z } >> { celloutsig_1_10z, celloutsig_1_16z, 1'h1, celloutsig_1_10z, 1'h1, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_11z = in_data[2:0] >> { celloutsig_0_10z[8:7], celloutsig_0_7z };
  assign celloutsig_0_17z = celloutsig_0_14z[19:11] >> { celloutsig_0_5z[12:6], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[99:96] <<< in_data[174:171];
  assign celloutsig_0_5z = { celloutsig_0_3z[19:4], celloutsig_0_2z } >>> { in_data[54:44], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_14z[39:38], celloutsig_0_15z } >>> celloutsig_0_0z[4:2];
  assign celloutsig_0_14z = { celloutsig_0_5z[14:0], celloutsig_0_3z, celloutsig_0_11z } - { in_data[88:78], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z };
  always_latch
    if (clkin_data[0]) celloutsig_0_26z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_3z[18:15], celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_30z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_30z = { celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_18z };
  assign { celloutsig_1_11z[6], celloutsig_1_11z[1], celloutsig_1_11z[5:2] } = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z } ~^ { celloutsig_1_0z[1:0], celloutsig_1_0z[0], celloutsig_1_0z[3:1] };
  assign celloutsig_1_11z[0] = celloutsig_1_8z;
  assign { out_data[148:128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
