version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/test_bench/clk
/test_bench/nxt
/test_bench/rst
/test_bench/uut/Inst_control_logic/Inst_FSM/current_state
/test_bench/uut/Inst_ROM_A/a
/test_bench/uut/Inst_ROM_A/spo
/test_bench/uut/Inst_ROM_B/a
/test_bench/uut/Inst_ROM_B/spo
/test_bench/uut/Inst_RAM/a
/test_bench/uut/Inst_RAM/d
/test_bench/uut/Inst_RAM/spo
/test_bench/uut/Inst_MACC/a
/test_bench/uut/Inst_MACC/b
/test_bench/uut/Inst_MACC/p
/test_bench/uut/leds
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
ROM A
20
#404040
#ffffff
4

ROM B
20
#404040
#ffffff
7

RAM
20
#404040
#ffffff
10

MACC
20
#404040
#ffffff
14

outputs
20
#404040
#ffffff
18

DIVIDERS_END
SIGPROPS_BEGIN
/test_bench/clk
2
0
/test_bench/nxt
2
0
/test_bench/rst
2
0
/test_bench/uut/Inst_control_logic/Inst_FSM/current_state
2
2
/test_bench/uut/Inst_ROM_A/a
1
2
/test_bench/uut/Inst_ROM_A/spo
3
2
/test_bench/uut/Inst_ROM_B/a
1
0
/test_bench/uut/Inst_ROM_B/spo
3
2
/test_bench/uut/Inst_RAM/a
1
2
/test_bench/uut/Inst_RAM/d
3
2
/test_bench/uut/Inst_RAM/spo
3
2
/test_bench/uut/Inst_MACC/a
3
2
/test_bench/uut/Inst_MACC/b
3
2
/test_bench/uut/Inst_MACC/p
3
2
/test_bench/uut/leds
3
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
