vendor_name = ModelSim
source_file = 1, C:/Verilog_training/mux2to1/mux2to1.v
source_file = 1, C:/Verilog_training/mux2to1/db/mux2to1.cbx.xml
design_name = mux2to1
instance = comp, \c~output\, c~output, mux2to1, 1
instance = comp, \sel~input\, sel~input, mux2to1, 1
instance = comp, \a~input\, a~input, mux2to1, 1
instance = comp, \b~input\, b~input, mux2to1, 1
instance = comp, \c~0\, c~0, mux2to1, 1
