/*************************************************************************
 * SPDX-FileCopyrightText: Copyright (c) 2025-2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * See LICENSE.txt for more license information
 *************************************************************************/

#ifndef NCCL_SYM_KERNELS_H_
#define NCCL_SYM_KERNELS_H_
#include "nccl.h"
#include "nccl_device.h"
#include "nccl_common.h"
#include "device.h"
#if !defined(NCCL_OS_WINDOWS)
#include "../device/symmetric/gin_scratch.h"
#else
#include "nccl_device/gin_win_stub.h"
#endif

////////////////////////////////////////////////////////////////////////////////
// ncclSymk[Foo]: Kernels built on the device API
// cuda::memory_order is provided on HIP by hip_compat.h, pulled in transitively via nccl_device.h above.
#define NCCL_MEM_ORDER_RELAXED cuda::memory_order_relaxed
#define NCCL_MEM_ORDER_RELEASE cuda::memory_order_release

#define NCCL_SYM_KERNEL_CELL_SIZE 1024 // no less than 16 bytes minimal cell size

constexpr int ncclSymkMaxBlocks = 64;
constexpr int ncclSymkMaxThreads = 256;
constexpr int ncclSymkLLMaxEltSize = 8;

// Widest LL block the gfx950 reduce kernels launch, worth 5 to 10% at the sizes where it removes an
// epoch, since an LL epoch carries one element per thread. This bounds the shared slot buffer the
// host allocates; the kernels take their slot stride from blockDim.
constexpr int ncclSymkGfx950LLThreads = 512;

constexpr __host__ __device__ int ncclSymkLLMaxSlots(int eltSize = ncclSymkLLMaxEltSize) {
  return ncclSymkMaxThreads * ncclSymkLLMaxEltSize / eltSize;
}

enum ncclSymkKernelId {
  ncclSymkKernelId_AllReduce_AGxLL_R,
  ncclSymkKernelId_AllReduce_AGxLLMC_R,
  ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST,
  ncclSymkKernelId_AllReduce_RSxLD_AGxST,
  ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC,

  ncclSymkKernelId_AllGather_LL,
  ncclSymkKernelId_AllGather_LLMC,
  ncclSymkKernelId_AllGather_TmaST,
  ncclSymkKernelId_AllGather_ST,
  ncclSymkKernelId_AllGather_TmaSTMC,
  ncclSymkKernelId_AllGather_STMC,
  ncclSymkKernelId_AllGather_RailRing_LsaSTMC,

  ncclSymkKernelId_ReduceScatter_LL,
  ncclSymkKernelId_ReduceScatter_TmaLD,
  ncclSymkKernelId_ReduceScatter_LD,
  ncclSymkKernelId_ReduceScatter_LDMC,
  ncclSymkKernelId_ReduceScatter_RailA2A_LsaLD,
  ncclSymkKernelId_ReduceScatter_RailA2A_LsaLDMC,

  ncclSymkKernelId_Count
};

constexpr char const* ncclSymKernelStr[] = {
  // Must align with enum ncclSymkKernelId definition in src/include/sym_kernels.h
  "AllReduce_AGxLL_R",
  "AllReduce_AGxLLMC_R",
  "AllReduce_RSxTmaLD_AGxTmaST",
  "AllReduce_RSxLD_AGxST",
  "AllReduce_RSxLDMC_AGxSTMC",
  "AllGather_LL",
  "AllGather_LLMC",
  "AllGather_TmaST",
  "AllGather_ST",
  "AllGather_TmaSTMC",
  "AllGather_STMC",
  "AllGather_RailRing_LsaSTMC",
  "ReduceScatter_LL",
  "ReduceScatter_TmaLD",
  "ReduceScatter_LD",
  "ReduceScatter_LDMC",
  "ReduceScatter_RailA2A_LsaLD",
  "ReduceScatter_RailA2A_LsaLDMC"
};

struct ncclSymkDevComm {
  struct ncclDevComm devComm;
  struct ncclLLA2AHandle lsaLLA2A;
  struct ncclGinOutboxHandle ginOutbox;
  struct ncclGinInboxA2AHandle ginInboxRail;
  struct ncclGinSyncHandle ginSyncHandle;
  ncclDevResourceHandle rsGinAccumBuf;
  uint32_t rsGinAccumBytesPerBlock;
  // Profiler counters (host-pinned), indexed by channel id and per-channel slot.
  // workPhases holds per-phase timestamps published behind a fence.
  struct ncclDevProfiler* workStarted;
  struct ncclDevProfiler* workCompleted;
  struct ncclDevProfilerPhases* workPhases;
};

struct ncclSymkState {
  bool initialized;
  bool hasLsaMultimem;
  int maxGinInboxBlocks;
  struct ncclSymkDevComm kcomm;
};

struct ncclSymkChannelWorkRange {
  uint16_t workHi; // inclusive index of my ending work
  uint16_t fracHi; // 16-bit fraction in (0.0, 1.0] indicating where my part ends
};

// 16 bytes aligned
struct alignas(16) ncclSymkDevWork {
  uint64_t redOpArg; // must be collectively uniform
  size_t nElts;
  struct ncclWindow_vidmem *inputWin, *outputWin;
  size_t inputOff, outputOff; // these = origUserOffset + cbdPartOffset
  int rootRank;
  uint64_t sChannelId:16, nChannels:16, padding:32;
};

struct alignas(16) ncclSymkDevWorkArgs {
  struct ncclSymkDevComm kcomm;
  int nMaxChannels;
  int maxDynamicSmem;
  int profilerEnabled; // when set, profilerWorkCounters[nMaxChannels] follows before channelWorkRange
  // Variable-length trailing data layout:
  //   if profilerEnabled: uint64_t profilerWorkCounters[nMaxChannels] (aligned to 16)
  //   ncclSymkChannelWorkRange[nChannels] (aligned to 16)
  //   ncclSymkDevWork[nWorks]
  // aux functions
  __host__ static constexpr size_t calcArgsSize(int nChannels, int nWorks, bool profiler = false) {
    return alignUp(sizeof(struct ncclSymkDevWorkArgs), 16) +
           (profiler ? alignUp(nChannels * sizeof(uint64_t), 16) : size_t(0)) +
           alignUp(nChannels * sizeof(struct ncclSymkChannelWorkRange), 16) + nWorks * sizeof(struct ncclSymkDevWork);
  }
  __host__ __device__ uint64_t* getProfilerCounters() const {
    return (uint64_t*)((uint8_t*)this + alignUp(sizeof(struct ncclSymkDevWorkArgs), 16));
  }
  __host__ __device__ struct ncclSymkChannelWorkRange* getWorkRange() const {
    size_t off = alignUp(sizeof(struct ncclSymkDevWorkArgs), 16);
    if (profilerEnabled) off += alignUp(nMaxChannels * sizeof(uint64_t), 16);
    return (struct ncclSymkChannelWorkRange*)((uint8_t*)this + off);
  }
  __host__ __device__ struct ncclSymkDevWork* getWorks(int nChannels) const {
    return (struct ncclSymkDevWork*)((uint8_t*)this->getWorkRange() +
                                     alignUp(nChannels * sizeof(struct ncclSymkChannelWorkRange), 16));
  }
};

union ncclSymkDevWorkArgs4K {
  struct ncclSymkDevWorkArgs args;
  char buf4K[4096];
};

typedef enum {
  ncclSymSendNonregRecvNonreg = 0,
  ncclSymSendNonregRecvReg = 1,
  ncclSymSendRegRecvNonreg = 2,
  ncclSymSendRegRecvReg = 3,
  ncclNumSymRegTypes = 4
} ncclSymRegType_t;

// We assume ncclComm contains a field: `ncclSymkState symkState`
ncclResult_t ncclSymkInitOnce(struct ncclComm* comm);
ncclResult_t ncclSymkFinalize(struct ncclComm* comm);

bool ncclSymkAvailable(struct ncclComm* comm, ncclFunc_t coll, int /*ncclDevRedOp_t*/ red, ncclDataType_t ty,
                       size_t nElts);
uint32_t ncclSymkMask(struct ncclComm* comm, ncclFunc_t coll, int /*ncclDevRedOp_t*/ red, ncclDataType_t ty,
                      size_t nElts, bool symAligned16B = true);

#if defined(__HIP_PLATFORM_AMD__) || defined(__HIPCC__)
bool ncclSymkIsGfx950(struct ncclComm* comm);
#endif

#if defined(__HIP_PLATFORM_AMD__) || defined(__HIPCC__)
// Block width the gfx950 reduce kernels launch at, split out of the symmetric tuning model so the
// size bands can be unit tested. Returns ncclSymkMaxThreads for any collective that is not tuned.
int ncclSymkGfx950BlockThreads(ncclFunc_t coll, bool isLL, int nRanks, size_t nBytes);
#endif

ncclResult_t ncclSymkMakeDevWork(struct ncclComm* comm, struct ncclTaskColl* task, struct ncclSymkDevWork* outDevWork);
bool ncclSymkTmaAvailable(struct ncclComm* comm);
bool ncclSymkTmaDeepEligible(struct ncclComm* comm, ncclSymkKernelId k, size_t nBytes, int nBlocks);

// Generated by src/device/symmetric/generate.py
extern int const ncclSymkKernelCount;
extern void* ncclSymkKernelList[/*ncclSymkKernelCount*/];
// Instrumented variants, indexed identically to ncclSymkKernelList. Selected
// (instead of ncclSymkKernelList) only when kernel-channel profiling is active.
extern void* ncclSymkKernelListProfile[/*ncclSymkKernelCount*/];
extern int ncclSymkKernelRequirements[/*ncclSymkKernelCount*/];
extern int ncclSymkKernelMaxDynamicSmem[/*ncclSymkKernelCount*/]; // initialized by ncclInitKernelsForDevice()
int ncclSymkGetKernelIndex(ncclSymkKernelId kernelId, int /*ncclDevRedOp_t*/ red, ncclDataType_t ty);
const char* ncclSymkKernelIdToString(int kernelId);
ncclResult_t ncclGetSymRegType(struct ncclDevrWindow* sendWin, struct ncclDevrWindow* recvWin,
                               ncclSymRegType_t* winRegType);
bool rcclSymkKernelIdIsLL(int kernelId);

int ncclSymkLLKernelMask();
int ncclSymkDynamicSmemKernelMask();
int ncclSymkTmaKernelMask();
int ncclSymkGinKernelMask();
int ncclSymkLsaKernelMask();
int ncclSymkAGKernelMask();
int ncclSymkARKernelMask();
int ncclSymkRSKernelMask();
size_t ncclSymkRsGinChunkBytes();

constexpr int ncclSymkAllGather_RailRing_ChunkSize = 1 << 20;

constexpr int ncclSymkMinWarpsPerBlock = 4;
constexpr int ncclSymkBytePerPack = 16;
constexpr __host__ __device__ int ncclSymkGetBytesPerChunk(int nWarps, int unrollPacks) {
  return nWarps * unrollPacks * WARP_SIZE * ncclSymkBytePerPack;
}

// SM kernel unroll packs
constexpr int ncclSymkUnrollPacks = 4;
constexpr int ncclSymkBytePerChunk = ncclSymkGetBytesPerChunk(ncclSymkMinWarpsPerBlock, ncclSymkUnrollPacks);

// TMA kernel unroll packs
constexpr int ncclSymkDeepUnrollPacks = 8;
constexpr int ncclSymkDeepBytePerChunk = ncclSymkGetBytesPerChunk(ncclSymkMinWarpsPerBlock, ncclSymkDeepUnrollPacks);

// Multimem bcast deep loop (single warp; shares unroll with ncclSymkDeepUnrollPacks)
constexpr int ncclSymkMultimemDeepBytePerChunk = ncclSymkGetBytesPerChunk(1, ncclSymkDeepUnrollPacks);

// Deep loop when input/output are 256 B-aligned
constexpr int ncclSymkAlign256BDeepUnrollPacks = 16;
constexpr int ncclSymkAlign256BDeepBytePerChunk =
  ncclSymkGetBytesPerChunk(ncclSymkMinWarpsPerBlock, ncclSymkAlign256BDeepUnrollPacks);

#endif
