diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
index e1647df..a5c6c73 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/project.wpc
@@ -1,3 +1,4 @@
 version:1
-6d6f64655f636f756e7465727c42617463684d6f6465:3
+6d6f64655f636f756e7465727c42617463684d6f6465:38
+6d6f64655f636f756e7465727c4755494d6f6465:10
 eof:
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf b/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
index cae8192..1934564 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/synthesis.wdf
@@ -1,7 +1,7 @@
 version:1
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d70617274:7863376b333235746666673930302d32:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e616d65:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d746f70:4b433730355f746f70:00:00
+73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d746f70:76696f5f6d6d636d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d696e636c7564655f64697273:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d67656e65726963:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d646566696e65:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
@@ -12,7 +12,7 @@ version:1
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d666c617474656e5f686965726172636879:64656661756c743a3a72656275696c74:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d67617465645f636c6f636b5f636f6e76657273696f6e:64656661756c743a3a6f6666:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d646972656374697665:64656661756c743a3a64656661756c74:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d696e6372656d656e74616c5f6d6f6465:64656661756c743a3a64656661756c74:00:00
+73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d696e6372656d656e74616c5f6d6f6465:6f6666:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d72746c:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6c696e74:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d66696c65:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
@@ -26,7 +26,7 @@ version:1
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d62756667:64656661756c743a3a3132:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d66616e6f75745f6c696d6974:64656661756c743a3a3130303030:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73687265675f6d696e5f73697a65:64656661756c743a3a33:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d6f6465:64656661756c743a3a64656661756c74:00:00
+73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d6f6465:6f75745f6f665f636f6e74657874:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d66736d5f65787472616374696f6e:64656661756c743a3a6175746f:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6b6565705f6571756976616c656e745f726567697374657273:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d7265736f757263655f73686172696e67:64656661756c743a3a6175746f:00:00
@@ -46,7 +46,7 @@ version:1
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d64656275675f6c6f67:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
 73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d657374:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323773:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323535382e3733304d42:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:313130372e3231314d42:00:00
-eof:897952999
+73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a333473:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:323435392e3538364d42:00:00
+73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:313034382e3035394d42:00:00
+eof:2648527756
diff --git a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
index dd1722c..d4be751 100644
--- a/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
+++ b/Projects/KC705_testing/KC705_testing.cache/wt/webtalk_pa.xml
@@ -3,10 +3,10 @@
 <!--The data in this file is primarily intended for consumption by Xilinx tools.
 The structure and the elements are likely to change over the next few releases.
 This means code written to parse this file will need to be revisited each subsequent release.-->
-<application name="pa" timeStamp="Wed Dec 11 12:34:23 2024">
+<application name="pa" timeStamp="Thu Dec 12 15:36:45 2024">
 <section name="Project Information" visible="false">
 <property name="ProjectID" value="f6040860966d4006ab247ce323ef8060" type="ProjectID"/>
-<property name="ProjectIteration" value="2" type="ProjectIteration"/>
+<property name="ProjectIteration" value="38" type="ProjectIteration"/>
 </section>
 <section name="PlanAhead Usage" visible="true">
 <item name="Project Data">
diff --git a/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr b/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr
index 6b03f4a..fb7a2db 100644
--- a/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr
+++ b/Projects/KC705_testing/KC705_testing.hw/KC705_testing.lpr
@@ -4,4 +4,6 @@
 <!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
 <!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->
 
-<labtools version="1" minor="0"/>
+<labtools version="1" minor="0">
+  <HWSession Dir="hw_1" File="hw.xml"/>
+</labtools>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.Vivado_Implementation.queue.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.Vivado_Implementation.queue.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
deleted file mode 100644
index bcb733e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.init_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
deleted file mode 100644
index bcb733e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.opt_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
deleted file mode 100644
index bcb733e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.phys_opt_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
deleted file mode 100644
index bcb733e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.place_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
deleted file mode 100644
index bcb733e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="85959">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.route_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
index 78b04d0..7ad696f 100644
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/impl_1/.vivado.begin.rst
@@ -1,10 +1,30 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="85915" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="62512" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="117926" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="96059" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="128554" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="161847" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="194854" HostCore="20" HostMemory="16210284">
+    </Process>
+</ProcessHandle>
+<?xml version="1.0"?>
+<ProcessHandle Version="1" Minor="0">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="243805" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst
deleted file mode 100644
index 20fe762..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="fma_smits" Host="" Pid="117970">
-    </Process>
-</ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst b/Projects/KC705_testing/KC705_testing.runs/impl_1/.write_bitstream.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.js b/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.js
deleted file mode 100755
index 61806d0..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.js
+++ /dev/null
@@ -1,270 +0,0 @@
-//
-//  Vivado(TM)
-//  ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6
-//  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. 
-//  Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. 
-//
-
-// GLOBAL VARIABLES
-var ISEShell = new ActiveXObject( "WScript.Shell" );
-var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" );
-var ISERunDir = "";
-var ISELogFile = "runme.log";
-var ISELogFileStr = null;
-var ISELogEcho = true;
-var ISEOldVersionWSH = false;
-
-
-
-// BOOTSTRAP
-ISEInit();
-
-
-
-//
-// ISE FUNCTIONS
-//
-function ISEInit() {
-
-  // 1. RUN DIR setup
-  var ISEScrFP = WScript.ScriptFullName;
-  var ISEScrN = WScript.ScriptName;
-  ISERunDir = 
-    ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 );
-
-  // 2. LOG file setup
-  ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  // 3. LOG echo?
-  var ISEScriptArgs = WScript.Arguments;
-  for ( var loopi=0; loopi<ISEScriptArgs.length; loopi++ ) {
-    if ( ISEScriptArgs(loopi) == "-quiet" ) {
-      ISELogEcho = false;
-      break;
-    }
-  }
-
-  // 4. WSH version check
-  var ISEOptimalVersionWSH = 5.6;
-  var ISECurrentVersionWSH = WScript.Version;
-  if ( ISECurrentVersionWSH < ISEOptimalVersionWSH ) {
-
-    ISEStdErr( "" );
-    ISEStdErr( "Warning: ExploreAhead works best with Microsoft WSH " +
-	       ISEOptimalVersionWSH + " or higher. Downloads" );
-    ISEStdErr( "         for upgrading your Windows Scripting Host can be found here: " );
-    ISEStdErr( "             http://msdn.microsoft.com/downloads/list/webdev.asp" );
-    ISEStdErr( "" );
-
-    ISEOldVersionWSH = true;
-  }
-
-}
-
-function ISEStep( ISEProg, ISEArgs ) {
-
-  // CHECK for a STOP FILE
-  if ( ISEFileSys.FileExists(ISERunDir + "/.stop.rst") ) {
-    ISEStdErr( "" );
-    ISEStdErr( "*** Halting run - EA reset detected ***" );
-    ISEStdErr( "" );
-    WScript.Quit( 1 );
-  }
-
-  // WRITE STEP HEADER to LOG
-  ISEStdOut( "" );
-  ISEStdOut( "*** Running " + ISEProg );
-  ISEStdOut( "    with args " + ISEArgs );
-  ISEStdOut( "" );
-
-  // LAUNCH!
-  var ISEExitCode = ISEExec( ISEProg, ISEArgs );  
-  if ( ISEExitCode != 0 ) {
-    WScript.Quit( ISEExitCode );
-  }
-
-}
-
-function ISEExec( ISEProg, ISEArgs ) {
-
-  var ISEStep = ISEProg;
-  if (ISEProg == "realTimeFpga" || ISEProg == "planAhead" || ISEProg == "vivado") {
-    ISEProg += ".bat";
-  }
-
-  var ISECmdLine = ISEProg + " " + ISEArgs;
-  var ISEExitCode = 1;
-
-  if ( ISEOldVersionWSH ) { // WSH 5.1
-
-    // BEGIN file creation
-    ISETouchFile( ISEStep, "begin" );
-
-    // LAUNCH!
-    ISELogFileStr.Close();
-    ISECmdLine = 
-      "%comspec% /c " + ISECmdLine + " >> " + ISELogFile + " 2>&1";
-    ISEExitCode = ISEShell.Run( ISECmdLine, 0, true );
-    ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  } else {  // WSH 5.6
-
-    // LAUNCH!
-    ISEShell.CurrentDirectory = ISERunDir;
-
-    // Redirect STDERR to STDOUT
-    ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1";
-    var ISEProcess = ISEShell.Exec( ISECmdLine );
-    
-    // BEGIN file creation
-    var wbemFlagReturnImmediately = 0x10;
-    var wbemFlagForwardOnly = 0x20;
-    var objWMIService = GetObject ("winmgmts:{impersonationLevel=impersonate, (Systemtime)}!//./root/cimv2");
-    var processor = objWMIService.ExecQuery("SELECT * FROM Win32_Processor", "WQL",wbemFlagReturnImmediately | wbemFlagForwardOnly);
-    var computerSystem = objWMIService.ExecQuery("SELECT * FROM Win32_ComputerSystem", "WQL", wbemFlagReturnImmediately | wbemFlagForwardOnly);
-    var NOC = 0;
-    var NOLP = 0;
-    var TPM = 0;
-    var cpuInfos = new Enumerator(processor);
-    for(;!cpuInfos.atEnd(); cpuInfos.moveNext()) {
-        var cpuInfo = cpuInfos.item();
-        NOC += cpuInfo.NumberOfCores;
-        NOLP += cpuInfo.NumberOfLogicalProcessors;
-    }
-    var csInfos = new Enumerator(computerSystem);
-    for(;!csInfos.atEnd(); csInfos.moveNext()) {
-        var csInfo = csInfos.item();
-        TPM += csInfo.TotalPhysicalMemory;
-    }
-
-    var ISEHOSTCORE = NOLP
-    var ISEMEMTOTAL = TPM
-
-    var ISENetwork = WScript.CreateObject( "WScript.Network" );
-    var ISEHost = ISENetwork.ComputerName;
-    var ISEUser = ISENetwork.UserName;
-    var ISEPid = ISEProcess.ProcessID;
-    var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" );
-    ISEBeginFile.WriteLine( "<?xml version=\"1.0\"?>" );
-    ISEBeginFile.WriteLine( "<ProcessHandle Version=\"1\" Minor=\"0\">" );
-    ISEBeginFile.WriteLine( "    <Process Command=\"" + ISEProg + 
-			    "\" Owner=\"" + ISEUser + 
-			    "\" Host=\"" + ISEHost + 
-			    "\" Pid=\"" + ISEPid +
-			    "\" HostCore=\"" + ISEHOSTCORE +
-			    "\" HostMemory=\"" + ISEMEMTOTAL +
-			    "\">" );
-    ISEBeginFile.WriteLine( "    </Process>" );
-    ISEBeginFile.WriteLine( "</ProcessHandle>" );
-    ISEBeginFile.Close();
-    
-    var ISEOutStr = ISEProcess.StdOut;
-    var ISEErrStr = ISEProcess.StdErr;
-    
-    // WAIT for ISEStep to finish
-    while ( ISEProcess.Status == 0 ) {
-      
-      // dump stdout then stderr - feels a little arbitrary
-      while ( !ISEOutStr.AtEndOfStream ) {
-        ISEStdOut( ISEOutStr.ReadLine() );
-      }  
-      
-      WScript.Sleep( 100 );
-    }
-
-    ISEExitCode = ISEProcess.ExitCode;
-  }
-
-  ISELogFileStr.Close();
-
-  // END/ERROR file creation
-  if ( ISEExitCode != 0 ) {    
-    ISETouchFile( ISEStep, "error" );
-    
-  } else {
-    ISETouchFile( ISEStep, "end" );
-  }
-
-  return ISEExitCode;
-}
-
-
-//
-// UTILITIES
-//
-function ISEStdOut( ISELine ) {
-
-  ISELogFileStr.WriteLine( ISELine );
-  
-  if ( ISELogEcho ) {
-    WScript.StdOut.WriteLine( ISELine );
-  }
-}
-
-function ISEStdErr( ISELine ) {
-  
-  ISELogFileStr.WriteLine( ISELine );
-
-  if ( ISELogEcho ) {
-    WScript.StdErr.WriteLine( ISELine );
-  }
-}
-
-function ISETouchFile( ISERoot, ISEStatus ) {
-
-  var ISETFile = 
-    ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" );
-  ISETFile.Close();
-}
-
-function ISEOpenFile( ISEFilename ) {
-
-  // This function has been updated to deal with a problem seen in CR #870871.
-  // In that case the user runs a script that runs impl_1, and then turns around
-  // and runs impl_1 -to_step write_bitstream. That second run takes place in
-  // the same directory, which means we may hit some of the same files, and in
-  // particular, we will open the runme.log file. Even though this script closes
-  // the file (now), we see cases where a subsequent attempt to open the file
-  // fails. Perhaps the OS is slow to release the lock, or the disk comes into
-  // play? In any case, we try to work around this by first waiting if the file
-  // is already there for an arbitrary 5 seconds. Then we use a try-catch block
-  // and try to open the file 10 times with a one second delay after each attempt.
-  // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871.
-  // If there is an unrecognized exception when trying to open the file, we output
-  // an error message and write details to an exception.log file.
-  var ISEFullPath = ISERunDir + "/" + ISEFilename;
-  if (ISEFileSys.FileExists(ISEFullPath)) {
-    // File is already there. This could be a problem. Wait in case it is still in use.
-    WScript.Sleep(5000);
-  }
-  var i;
-  for (i = 0; i < 10; ++i) {
-    try {
-      return ISEFileSys.OpenTextFile(ISEFullPath, 8, true);
-    } catch (exception) {
-      var error_code = exception.number & 0xFFFF; // The other bits are a facility code.
-      if (error_code == 52) { // 52 is bad file name or number.
-        // Wait a second and try again.
-        WScript.Sleep(1000);
-        continue;
-      } else {
-        WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-        var exceptionFilePath = ISERunDir + "/exception.log";
-        if (!ISEFileSys.FileExists(exceptionFilePath)) {
-          WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details.");
-          var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true);
-          exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-          exceptionFile.WriteLine("\tException name: " + exception.name);
-          exceptionFile.WriteLine("\tException error code: " + error_code);
-          exceptionFile.WriteLine("\tException message: " + exception.message);
-          exceptionFile.Close();
-        }
-        throw exception;
-      }
-    }
-  }
-  // If we reached this point, we failed to open the file after 10 attempts.
-  // We need to error out.
-  WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath);
-  WScript.Quit(1);
-}
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.sh b/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.sh
deleted file mode 100755
index 05d5381..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/ISEWrap.sh
+++ /dev/null
@@ -1,85 +0,0 @@
-#!/bin/sh
-
-#
-#  Vivado(TM)
-#  ISEWrap.sh: Vivado Runs Script for UNIX
-#  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. 
-#  Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved. 
-#
-
-cmd_exists()
-{
-  command -v "$1" >/dev/null 2>&1
-}
-
-HD_LOG=$1
-shift
-
-# CHECK for a STOP FILE
-if [ -f .stop.rst ]
-then
-echo ""                                        >> $HD_LOG
-echo "*** Halting run - EA reset detected ***" >> $HD_LOG
-echo ""                                        >> $HD_LOG
-exit 1
-fi
-
-ISE_STEP=$1
-shift
-
-# WRITE STEP HEADER to LOG
-echo ""                      >> $HD_LOG
-echo "*** Running $ISE_STEP" >> $HD_LOG
-echo "    with args $@"      >> $HD_LOG
-echo ""                      >> $HD_LOG
-
-# LAUNCH!
-$ISE_STEP "$@" >> $HD_LOG 2>&1 &
-
-# BEGIN file creation
-ISE_PID=$!
-
-HostNameFile=/proc/sys/kernel/hostname
-if cmd_exists hostname
-then
-ISE_HOST=$(hostname)
-elif cmd_exists uname
-then
-ISE_HOST=$(uname -n)
-elif [ -f "$HostNameFile" ] && [ -r $HostNameFile ] && [ -s $HostNameFile ] 
-then
-ISE_HOST=$(cat $HostNameFile)
-elif [ X != X$HOSTNAME ]
-then
-ISE_HOST=$HOSTNAME #bash
-else
-ISE_HOST=$HOST     #csh
-fi
-
-ISE_USER=$USER
-
-ISE_HOSTCORE=$(awk '/^processor/{print $3}' /proc/cpuinfo | wc -l)
-ISE_MEMTOTAL=$(awk '/MemTotal/ {print $2}' /proc/meminfo)
-
-ISE_BEGINFILE=.$ISE_STEP.begin.rst
-/bin/touch $ISE_BEGINFILE
-echo "<?xml version=\"1.0\"?>"                                                                     >> $ISE_BEGINFILE
-echo "<ProcessHandle Version=\"1\" Minor=\"0\">"                                                   >> $ISE_BEGINFILE
-echo "    <Process Command=\"$ISE_STEP\" Owner=\"$ISE_USER\" Host=\"$ISE_HOST\" Pid=\"$ISE_PID\" HostCore=\"$ISE_HOSTCORE\" HostMemory=\"$ISE_MEMTOTAL\">" >> $ISE_BEGINFILE
-echo "    </Process>"                                                                              >> $ISE_BEGINFILE
-echo "</ProcessHandle>"                                                                            >> $ISE_BEGINFILE
-
-# WAIT for ISEStep to finish
-wait $ISE_PID
-
-# END/ERROR file creation
-RETVAL=$?
-if [ $RETVAL -eq 0 ]
-then
-    /bin/touch .$ISE_STEP.end.rst
-else
-    /bin/touch .$ISE_STEP.error.rst
-fi
-
-exit $RETVAL
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit
deleted file mode 100644
index 2970c15..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
deleted file mode 100644
index 486916b..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx
+++ /dev/null
@@ -1,66 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_mmcm_lock_reset",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "F8A464A45E6D57AA812BED372E9535AB",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 0,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "mmcm_lck_ind",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 1,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "reset",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
deleted file mode 100644
index 8c61851..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl
+++ /dev/null
@@ -1,174 +0,0 @@
-namespace eval ::optrace {
-  variable script "/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.tcl"
-  variable category "vivado_impl"
-}
-
-# Try to connect to running dispatch if we haven't done so already.
-# This code assumes that the Tcl interpreter is not using threads,
-# since the ::dispatch::connected variable isn't mutex protected.
-if {![info exists ::dispatch::connected]} {
-  namespace eval ::dispatch {
-    variable connected false
-    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
-      set result "true"
-      if {[catch {
-        if {[lsearch -exact [package names] DispatchTcl] < 0} {
-          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
-        }
-        if {$result eq "false"} {
-          puts "WARNING: Could not load dispatch client library"
-        }
-        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
-        if { $connect_id eq "" } {
-          puts "WARNING: Could not initialize dispatch client"
-        } else {
-          puts "INFO: Dispatch client connection id - $connect_id"
-          set connected true
-        }
-      } catch_res]} {
-        puts "WARNING: failed to connect to dispatch server - $catch_res"
-      }
-    }
-  }
-}
-if {$::dispatch::connected} {
-  # Remove the dummy proc if it exists.
-  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
-    rename ::OPTRACE ""
-  }
-  proc ::OPTRACE { task action {tags {} } } {
-    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
-  }
-  # dispatch is generic. We specifically want to attach logging.
-  ::vitis_log::connect_client
-} else {
-  # Add dummy proc if it doesn't exist.
-  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
-    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
-        # Do nothing
-    }
-  }
-}
-
-proc start_step { step } {
-  set stopFile ".stop.rst"
-  if {[file isfile .stop.rst]} {
-    puts ""
-    puts "*** Halting run - EA reset detected ***"
-    puts ""
-    puts ""
-    return -code error
-  }
-  set beginFile ".$step.begin.rst"
-  set platform "$::tcl_platform(platform)"
-  set user "$::tcl_platform(user)"
-  set pid [pid]
-  set host ""
-  if { [string equal $platform unix] } {
-    if { [info exist ::env(HOSTNAME)] } {
-      set host $::env(HOSTNAME)
-    } elseif { [info exist ::env(HOST)] } {
-      set host $::env(HOST)
-    }
-  } else {
-    if { [info exist ::env(COMPUTERNAME)] } {
-      set host $::env(COMPUTERNAME)
-    }
-  }
-  set ch [open $beginFile w]
-  puts $ch "<?xml version=\"1.0\"?>"
-  puts $ch "<ProcessHandle Version=\"1\" Minor=\"0\">"
-  puts $ch "    <Process Command=\".planAhead.\" Owner=\"$user\" Host=\"$host\" Pid=\"$pid\">"
-  puts $ch "    </Process>"
-  puts $ch "</ProcessHandle>"
-  close $ch
-}
-
-proc end_step { step } {
-  set endFile ".$step.end.rst"
-  set ch [open $endFile w]
-  close $ch
-}
-
-proc step_failed { step } {
-  set endFile ".$step.error.rst"
-  set ch [open $endFile w]
-  close $ch
-OPTRACE "impl_1" END { }
-}
-
-set_msg_config  -string {{.*The IP file '.*' has been moved from its original location, as a result the outputs for this IP will now be generated in '.*'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands..*}}  -suppress  -regexp
-set_msg_config  -string {{.*File '.*.xci' referenced by design '.*' could not be found..*}}  -suppress  -regexp
-
-OPTRACE "impl_1" START { ROLLUP_1 }
-OPTRACE "Phase: Write Bitstream" START { ROLLUP_AUTO }
-OPTRACE "write_bitstream setup" START { }
-start_step write_bitstream
-set ACTIVE_STEP write_bitstream
-set rc [catch {
-  create_msg_db write_bitstream.pb
-  set_param chipscope.maxJobs 3
-  set_param runs.launchOptions { -jobs 1  }
-  open_checkpoint KC705_top_routed.dcp
-  set_property webtalk.parent_dir /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.cache/wt [current_project]
-OPTRACE "Write Bitstream: pre hook" START { }
-  set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-  } _RESULT] 
-  if {$src_rc} { 
-    set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
-    if { $tool_flow eq {SDx} } { 
-      send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
-    } else {
-      send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl failed"
-    }
-    return -code error
-  }
-OPTRACE "Write Bitstream: pre hook" END { }
-set_property TOP KC705_top [current_fileset]
-OPTRACE "read constraints: write_bitstream" START { }
-OPTRACE "read constraints: write_bitstream" END { }
-  set_property XPM_LIBRARIES XPM_CDC [current_project]
-  catch { write_mem_info -force -no_partial_mmi KC705_top.mmi }
-OPTRACE "write_bitstream setup" END { }
-OPTRACE "write_bitstream" START { }
-  write_bitstream -force KC705_top.bit 
-OPTRACE "write_bitstream" END { }
-OPTRACE "write_bitstream misc" START { }
-OPTRACE "read constraints: write_bitstream_post" START { }
-OPTRACE "read constraints: write_bitstream_post" END { }
-  catch {write_debug_probes -quiet -force KC705_top}
-  catch {file copy -force KC705_top.ltx debug_nets.ltx}
-OPTRACE "Write Bitstream: post hook" START { }
-  set src_rc [catch { 
-    puts "source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl"
-    source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-  } _RESULT] 
-  if {$src_rc} { 
-    set tool_flow [get_property -quiet TOOL_FLOW [current_project -quiet]]
-    if { $tool_flow eq {SDx} } { 
-      send_gid_msg -id 2 -ssname VPL_TCL -severity ERROR $_RESULT
-      send_gid_msg -id 3 -ssname VPL_TCL -severity ERROR "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
-    } else {
-      send_msg_id runtcl-1 status "$_RESULT"
-      send_msg_id runtcl-2 status "sourcing script /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl failed"
-    }
-    return -code error
-  }
-OPTRACE "Write Bitstream: post hook" END { }
-  close_msg_db -file write_bitstream.pb
-} RESULT]
-if {$rc} {
-  step_failed write_bitstream
-  return -code error $RESULT
-} else {
-  end_step write_bitstream
-  unset ACTIVE_STEP 
-}
-
-OPTRACE "write_bitstream misc" END { }
-OPTRACE "Phase: Write Bitstream" END { }
-OPTRACE "impl_1" END { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
deleted file mode 100644
index 4251bfc..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
+++ /dev/null
@@ -1,900 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:31:25 2024
-# Process ID: 85959
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19642 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.562 ; gain = 0.023 ; free physical = 12870 ; free virtual = 18388
-Command: link_design -top KC705_top -part xc7k325tffg900-2
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk.dcp' for cell 'mmcm_sys_clk_wiz'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lock_reset'
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.234 ; gain = 0.000 ; free physical = 12403 ; free virtual = 17922
-INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
-Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-INFO: [Chipscope 16-324] Core: vio_mmcm_lock_reset UUID: f8a464a4-5e6d-57aa-812b-ed372e9535ab 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.676 ; gain = 631.883 ; free physical = 11817 ; free virtual = 17335
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.676 ; gain = 0.000 ; free physical = 11817 ; free virtual = 17335
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2600.676 ; gain = 1187.113 ; free physical = 11817 ; free virtual = 17335
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2768.758 ; gain = 160.078 ; free physical = 11799 ; free virtual = 17317
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 27cbc95e9
-
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.758 ; gain = 0.000 ; free physical = 11790 ; free virtual = 17309
-
-Starting Logic Optimization Task
-
-Phase 1 Initialization
-
-Phase 1.1 Core Generation And Design Setup
-
-Phase 1.1.1 Generate And Synthesize Debug Cores
-INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
-INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.180 ; gain = 0.000 ; free physical = 11438 ; free virtual = 16960
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.211 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1 Core Generation And Design Setup | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1 Initialization | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2 Timer Update And Timing Data Collection
-
-Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 3 Retarget
-INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Retarget | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
-INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 4 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Constant propagation | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 5 Sweep
-Phase 5 Sweep | Checksum: 1ac18eefc
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Sweep | Checksum: 1ac18eefc
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
-INFO: [Opt 31-1021] In phase Sweep, 821 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_in_BUFG_inst to drive 529 load(s) on clock net clk_sys_in_BUFG
-INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-BUFG optimization | Checksum: 1975d16b4
-INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
-
-Phase 7 Shift Register Optimization
-INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Shift Register Optimization | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Post Processing Netlist | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Post Processing Netlist, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 9 Finalization
-
-Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Phase 9.2 Verifying Netlist Connectivity
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Phase 9 Finalization | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Opt_design Change Summary
-=========================
-
-
--------------------------------------------------------------------------------------------------------------------------
-|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
--------------------------------------------------------------------------------------------------------------------------
-|  Retarget                     |               0  |               6  |                                             48  |
-|  Constant propagation         |               0  |               0  |                                             47  |
-|  Sweep                        |               0  |               1  |                                            821  |
-|  BUFG optimization            |               1  |               0  |                                              0  |
-|  Shift Register Optimization  |               0  |               0  |                                              0  |
-|  Post Processing Netlist      |               0  |               0  |                                             55  |
--------------------------------------------------------------------------------------------------------------------------
-
-
-Ending Logic Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-Ending Power Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Ending Netlist Obfuscation Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-INFO: [Common 17-83] Releasing license: Implementation
-44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 3177.227 ; gain = 576.551 ; free physical = 11439 ; free virtual = 16961
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
-report_drc completed successfully
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
-INFO: [Chipscope 16-240] Debug cores have already been implemented
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-83] Releasing license: Implementation
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs
-
-Starting Placer Task
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b1ad9599
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9363deab
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1 Placer Initialization | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: b3efa30a
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11401 ; free virtual = 16924
-
-Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.4 Global Placement Core
-
-Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 116caf067
-
-Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 2.4.2 Physical Synthesis In Placer
-INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
-INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
-INFO: [Physopt 32-1138] End 1 Pass. Optimized 40 nets or LUTs. Breaked 0 LUT, combined 40 existing LUTs and moved 0 existing LUT
-INFO: [Physopt 32-65] No nets found for high-fanout optimization.
-INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
-INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  LUT Combining                                    |            0  |             40  |                    40  |           0  |           1  |  00:00:00  |
-|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Total                                            |            0  |             40  |                    40  |           0  |           4  |  00:00:00  |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: 195ee7839
-
-Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11367 ; free virtual = 16890
-Phase 2.4 Global Placement Core | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 2 Global Placement | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1d910fa8a
-
-Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21be5af97
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 191bce5a3
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 1b2e19f90
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.5 Small Shape Detail Placement
-Phase 3.5 Small Shape Detail Placement | Checksum: 1b0e36650
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.6 Re-assign LUT pins
-Phase 3.6 Re-assign LUT pins | Checksum: 11f5a0774
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.7 Pipeline Register Optimization
-Phase 3.7 Pipeline Register Optimization | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 3 Detail Placement | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-
-Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 1451bb4d3
-
-Phase 4.1.1.1 BUFG Insertion
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1b578249f
-
-Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 19cec27d9
-
-Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1.1.1 BUFG Insertion | Checksum: 1451bb4d3
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.1.1.2 Post Placement Timing Optimization
-INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1 Post Commit Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.3 Placer Reporting
-
-Phase 4.3.1 Print Estimated Congestion
-INFO: [Place 30-612] Post-Placement Estimated Congestion 
- ____________________________________________________
-|           | Global Congestion | Short Congestion  |
-| Direction | Region Size       | Region Size       |
-|___________|___________________|___________________|
-|      North|                1x1|                1x1|
-|___________|___________________|___________________|
-|      South|                1x1|                1x1|
-|___________|___________________|___________________|
-|       East|                1x1|                1x1|
-|___________|___________________|___________________|
-|       West|                1x1|                1x1|
-|___________|___________________|___________________|
-
-Phase 4.3.1 Print Estimated Congestion | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.3 Placer Reporting | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbe49517
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Ending Placer Task | Checksum: 150575692
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-80 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
-Running report generation with 3 threads.
-INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11322 ; free virtual = 16845
-Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16836
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
-Command: phys_opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-
-Starting Initial Update Timing Task
-
-Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11317 ; free virtual = 16841
-INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.701 | TNS= 0.000 | 
-INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
-INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
-INFO: [Common 17-83] Releasing license: Implementation
-91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-phys_opt_design completed successfully
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16839
-Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
-
-Phase 1 Build RT Design
-Checksum: PlaceDB: 36a8b9c8 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
-Post Restoration Checksum: NetGraph: 3d542a4b | NumContArr: 6b3f0c60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
-Phase 1 Build RT Design | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2 Router Initialization
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
- Number of Nodes with overlaps = 0
-
-Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 273798bd5
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.206 | THS=-101.484|
-
-
-Phase 2.4 Update Timing for Bus Skew
-
-Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 22b4c0b34
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-7.438 |
-
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1eae74d56
-
-Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0 %
-  Global Horizontal Routing Utilization  = 0 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 1279
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 1279
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 2 Router Initialization | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 4 Initial Routing
-
-Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 4 Initial Routing | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 5 Rip-up And Reroute
-
-Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 58
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |
-
-Phase 5.1 Global Iteration 0 | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 5 Rip-up And Reroute | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6 Delay and Skew Optimization
-
-Phase 6.1 Delay CleanUp
-Phase 6.1 Delay CleanUp | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 6 Delay and Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 7 Post Hold Fix
-
-Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-Phase 7.1 Hold Fix Iter | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 7 Post Hold Fix | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 8 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.0352132 %
-  Global Horizontal Routing Utilization  = 0.0467809 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 8 Route finalize | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 9 Verifying routed nets
-
- Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 12 Post Router Timing
-INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
-Phase 12 Post Router Timing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-Total Elapsed time in route_design: 23.61 secs
-
-Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 386.012 ; free physical = 10801 ; free virtual = 16326
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
-report_drc completed successfully
-INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 20 threads
-INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
-Running report generation with 4 threads.
-INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
-INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
-INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-130 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
-WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.320 ; gain = 280.137 ; free physical = 10794 ; free virtual = 16323
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
-CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
-INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 94 +++++++++++-----------
- 2 files changed, 48 insertions(+), 48 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10793 ; free virtual = 16324
-Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:34:12 2024...
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:34:25 2024
-# Process ID: 117970
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19663 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-Command: open_checkpoint KC705_top_routed.dcp
-
-Starting open_checkpoint Task
-
-Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1360.098 ; gain = 0.000 ; free physical = 12888 ; free virtual = 18419
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1781.637 ; gain = 0.000 ; free physical = 12436 ; free virtual = 17968
-INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1858.324 ; gain = 1.000 ; free physical = 12355 ; free virtual = 17887
-INFO: [Timing 38-478] Restoring timing data from binary archive.
-INFO: [Timing 38-479] Binary timing data restore complete.
-INFO: [Project 1-856] Restoring constraints from binary archive.
-INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
-  general.maxThreads
-INFO: [Project 1-853] Binary constraint restore complete.
-INFO: [Designutils 20-5722] Start Reading Physical Databases.
-Reading placement.
-Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading placer database...
-Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading routing.
-Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read Physdb Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Restored from archive | CPU: 0.130000 secs | Memory: 2.675194 MB |
-Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2524.020 ; gain = 7.938 ; free physical = 11772 ; free virtual = 17303
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 6 instances were transformed.
-  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
-
-INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
-WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
-open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.988 ; gain = 1167.891 ; free physical = 11768 ; free virtual = 17299
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1704] No user IP repositories specified
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
-INFO: [DRC 23-27] Running DRC with 20 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 17 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-25 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3123.746 ; gain = 595.758 ; free physical = 11202 ; free virtual = 16744
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:35:18 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_85959.backup.vdi b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_85959.backup.vdi
deleted file mode 100644
index b799611..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_85959.backup.vdi
+++ /dev/null
@@ -1,786 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:31:25 2024
-# Process ID: 85959
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19642 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.562 ; gain = 0.023 ; free physical = 12870 ; free virtual = 18388
-Command: link_design -top KC705_top -part xc7k325tffg900-2
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk.dcp' for cell 'mmcm_sys_clk_wiz'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lock_reset'
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.234 ; gain = 0.000 ; free physical = 12403 ; free virtual = 17922
-INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
-Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-INFO: [Chipscope 16-324] Core: vio_mmcm_lock_reset UUID: f8a464a4-5e6d-57aa-812b-ed372e9535ab 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.676 ; gain = 631.883 ; free physical = 11817 ; free virtual = 17335
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.676 ; gain = 0.000 ; free physical = 11817 ; free virtual = 17335
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2600.676 ; gain = 1187.113 ; free physical = 11817 ; free virtual = 17335
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2768.758 ; gain = 160.078 ; free physical = 11799 ; free virtual = 17317
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 27cbc95e9
-
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.758 ; gain = 0.000 ; free physical = 11790 ; free virtual = 17309
-
-Starting Logic Optimization Task
-
-Phase 1 Initialization
-
-Phase 1.1 Core Generation And Design Setup
-
-Phase 1.1.1 Generate And Synthesize Debug Cores
-INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
-INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.180 ; gain = 0.000 ; free physical = 11438 ; free virtual = 16960
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.211 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1 Core Generation And Design Setup | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1 Initialization | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2 Timer Update And Timing Data Collection
-
-Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 3 Retarget
-INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Retarget | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
-INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 4 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Constant propagation | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 5 Sweep
-Phase 5 Sweep | Checksum: 1ac18eefc
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Sweep | Checksum: 1ac18eefc
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
-INFO: [Opt 31-1021] In phase Sweep, 821 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_in_BUFG_inst to drive 529 load(s) on clock net clk_sys_in_BUFG
-INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-BUFG optimization | Checksum: 1975d16b4
-INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
-
-Phase 7 Shift Register Optimization
-INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Shift Register Optimization | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Post Processing Netlist | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Post Processing Netlist, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 9 Finalization
-
-Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Phase 9.2 Verifying Netlist Connectivity
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Phase 9 Finalization | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Opt_design Change Summary
-=========================
-
-
--------------------------------------------------------------------------------------------------------------------------
-|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
--------------------------------------------------------------------------------------------------------------------------
-|  Retarget                     |               0  |               6  |                                             48  |
-|  Constant propagation         |               0  |               0  |                                             47  |
-|  Sweep                        |               0  |               1  |                                            821  |
-|  BUFG optimization            |               1  |               0  |                                              0  |
-|  Shift Register Optimization  |               0  |               0  |                                              0  |
-|  Post Processing Netlist      |               0  |               0  |                                             55  |
--------------------------------------------------------------------------------------------------------------------------
-
-
-Ending Logic Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-Ending Power Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Ending Netlist Obfuscation Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-INFO: [Common 17-83] Releasing license: Implementation
-44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 3177.227 ; gain = 576.551 ; free physical = 11439 ; free virtual = 16961
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
-report_drc completed successfully
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
-INFO: [Chipscope 16-240] Debug cores have already been implemented
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-83] Releasing license: Implementation
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs
-
-Starting Placer Task
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b1ad9599
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9363deab
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1 Placer Initialization | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: b3efa30a
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11401 ; free virtual = 16924
-
-Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.4 Global Placement Core
-
-Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 116caf067
-
-Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 2.4.2 Physical Synthesis In Placer
-INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
-INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
-INFO: [Physopt 32-1138] End 1 Pass. Optimized 40 nets or LUTs. Breaked 0 LUT, combined 40 existing LUTs and moved 0 existing LUT
-INFO: [Physopt 32-65] No nets found for high-fanout optimization.
-INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
-INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  LUT Combining                                    |            0  |             40  |                    40  |           0  |           1  |  00:00:00  |
-|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Total                                            |            0  |             40  |                    40  |           0  |           4  |  00:00:00  |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: 195ee7839
-
-Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11367 ; free virtual = 16890
-Phase 2.4 Global Placement Core | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 2 Global Placement | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1d910fa8a
-
-Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21be5af97
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 191bce5a3
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 1b2e19f90
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.5 Small Shape Detail Placement
-Phase 3.5 Small Shape Detail Placement | Checksum: 1b0e36650
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.6 Re-assign LUT pins
-Phase 3.6 Re-assign LUT pins | Checksum: 11f5a0774
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.7 Pipeline Register Optimization
-Phase 3.7 Pipeline Register Optimization | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 3 Detail Placement | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-
-Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 1451bb4d3
-
-Phase 4.1.1.1 BUFG Insertion
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1b578249f
-
-Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 19cec27d9
-
-Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1.1.1 BUFG Insertion | Checksum: 1451bb4d3
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.1.1.2 Post Placement Timing Optimization
-INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1 Post Commit Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.3 Placer Reporting
-
-Phase 4.3.1 Print Estimated Congestion
-INFO: [Place 30-612] Post-Placement Estimated Congestion 
- ____________________________________________________
-|           | Global Congestion | Short Congestion  |
-| Direction | Region Size       | Region Size       |
-|___________|___________________|___________________|
-|      North|                1x1|                1x1|
-|___________|___________________|___________________|
-|      South|                1x1|                1x1|
-|___________|___________________|___________________|
-|       East|                1x1|                1x1|
-|___________|___________________|___________________|
-|       West|                1x1|                1x1|
-|___________|___________________|___________________|
-
-Phase 4.3.1 Print Estimated Congestion | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.3 Placer Reporting | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbe49517
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Ending Placer Task | Checksum: 150575692
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-80 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
-Running report generation with 3 threads.
-INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11322 ; free virtual = 16845
-Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16836
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
-Command: phys_opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-
-Starting Initial Update Timing Task
-
-Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11317 ; free virtual = 16841
-INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.701 | TNS= 0.000 | 
-INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
-INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
-INFO: [Common 17-83] Releasing license: Implementation
-91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-phys_opt_design completed successfully
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16839
-Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
-
-Phase 1 Build RT Design
-Checksum: PlaceDB: 36a8b9c8 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
-Post Restoration Checksum: NetGraph: 3d542a4b | NumContArr: 6b3f0c60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
-Phase 1 Build RT Design | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2 Router Initialization
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
- Number of Nodes with overlaps = 0
-
-Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 273798bd5
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.206 | THS=-101.484|
-
-
-Phase 2.4 Update Timing for Bus Skew
-
-Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 22b4c0b34
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-7.438 |
-
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1eae74d56
-
-Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0 %
-  Global Horizontal Routing Utilization  = 0 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 1279
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 1279
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 2 Router Initialization | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 4 Initial Routing
-
-Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 4 Initial Routing | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 5 Rip-up And Reroute
-
-Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 58
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |
-
-Phase 5.1 Global Iteration 0 | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 5 Rip-up And Reroute | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6 Delay and Skew Optimization
-
-Phase 6.1 Delay CleanUp
-Phase 6.1 Delay CleanUp | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 6 Delay and Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 7 Post Hold Fix
-
-Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-Phase 7.1 Hold Fix Iter | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 7 Post Hold Fix | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 8 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.0352132 %
-  Global Horizontal Routing Utilization  = 0.0467809 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 8 Route finalize | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 9 Verifying routed nets
-
- Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 12 Post Router Timing
-INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
-Phase 12 Post Router Timing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-Total Elapsed time in route_design: 23.61 secs
-
-Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 386.012 ; free physical = 10801 ; free virtual = 16326
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
-report_drc completed successfully
-INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 20 threads
-INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
-Running report generation with 4 threads.
-INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
-INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
-INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-130 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
-WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.320 ; gain = 280.137 ; free physical = 10794 ; free virtual = 16323
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
-CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
-INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 94 +++++++++++-----------
- 2 files changed, 48 insertions(+), 48 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10793 ; free virtual = 16324
-Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:34:12 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.pb
deleted file mode 100644
index 582d684..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.pb
+++ /dev/null
@@ -1,2 +0,0 @@
-
-2018.1Bus skew results"e@
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
deleted file mode 100644
index 70a7eef..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpt
+++ /dev/null
@@ -1,429 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:06 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Bus Skew Report
-
-Table of Contents
------------------
-1. Bus Skew Report Summary
-2. Bus Skew Report Per Constraint
-
-1. Bus Skew Report Summary
---------------------------
-
-Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
---  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
-1   13        [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.409      4.591
-2   15        [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.335      4.665
-3   18        [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.425      4.575
-4   20        [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
-                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
-                                                                              Slow              5.000       0.411      4.589
-
-
-2. Bus Skew Report Per Constraint
----------------------------------
-
-Id: 1
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                      clk_sys_in_diff[0]    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                                                                                                            Slow         0.409      4.591
-
-
-Slack (MET) :             4.591ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    0.632ns
-  Reference Relative Delay:  -0.660ns
-  Relative CRPR:              0.883ns
-  Actual Bus Skew:            0.409ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.629     4.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.204     4.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.342     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism              0.000     4.551    
-    SLICE_X43Y95         FDCE (Setup_fdce_C_D)       -0.088     4.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         data arrival                           5.095    
-                         clock arrival                          4.463    
-  -------------------------------------------------------------------
-                         relative delay                         0.632    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.490     3.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X47Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.178     4.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.238     4.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.629     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
-                         clock pessimism              0.000     4.927    
-    SLICE_X44Y95         FDCE (Hold_fdce_C_D)         0.117     5.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         data arrival                           4.383    
-                         clock arrival                          5.044    
-  -------------------------------------------------------------------
-                         relative delay                        -0.660    
-
-
-
-Id: 2
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-clk_sys_in_diff[0]    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                                                                                                            Slow         0.335      4.665
-
-
-Slack (MET) :             4.665ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    1.595ns
-  Reference Relative Delay:   0.355ns
-  Relative CRPR:              0.905ns
-  Actual Bus Skew:            0.335ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.629     4.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X42Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     5.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.370     5.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.492     3.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism              0.000     3.969    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     3.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         data arrival                           5.556    
-                         clock arrival                          3.960    
-  -------------------------------------------------------------------
-                         relative delay                         1.595    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.162     4.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.243     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.629     4.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
-                         clock pessimism              0.000     4.549    
-    SLICE_X45Y95         FDCE (Hold_fdce_C_D)         0.052     4.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         data arrival                           4.956    
-                         clock arrival                          4.601    
-  -------------------------------------------------------------------
-                         relative delay                         0.355    
-
-
-
-Id: 3
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-clk_sys_in_diff[0]    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                                                                                                            Slow         0.425      4.575
-
-
-Slack (MET) :             4.575ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    1.633ns
-  Reference Relative Delay:   0.284ns
-  Relative CRPR:              0.924ns
-  Actual Bus Skew:            0.425ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.454     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.204     4.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.386     5.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism              0.000     3.797    
-    SLICE_X48Y104        FDCE (Setup_fdce_C_D)       -0.089     3.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         data arrival                           5.342    
-                         clock arrival                          3.708    
-  -------------------------------------------------------------------
-                         relative delay                         1.633    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.178     4.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.218     4.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-                         clock pessimism              0.000     4.374    
-    SLICE_X49Y103        FDCE (Hold_fdce_C_D)         0.117     4.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         data arrival                           4.775    
-                         clock arrival                          4.491    
-  -------------------------------------------------------------------
-                         relative delay                         0.284    
-
-
-
-Id: 4
-set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 5.000
-Requirement: 5.000ns
-Endpoints: 4
-
-From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
---------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                      clk_sys_in_diff[0]    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                                                                                                            Slow         0.411      4.589
-
-
-Slack (MET) :             4.589ns  (requirement - actual skew)
-  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
-  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0])
-  Path Type:              Bus Skew (Max at Slow Process Corner)
-  Requirement:            5.000ns
-  Endpoint Relative Delay:    0.658ns
-  Reference Relative Delay:  -0.660ns
-  Relative CRPR:              0.907ns
-  Actual Bus Skew:            0.411ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)
-
-Endpoint path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X49Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X49Y104        FDCE (Prop_fdce_C_Q)         0.204     4.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.366     4.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X48Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X48Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
-                         clock pessimism              0.000     4.379    
-    SLICE_X48Y105        FDCE (Setup_fdce_C_D)       -0.093     4.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         data arrival                           4.945    
-                         clock arrival                          4.286    
-  -------------------------------------------------------------------
-                         relative delay                         0.658    
-
-Reference path:
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
-    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.178     3.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.235     4.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.454     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism              0.000     4.752    
-    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.118     4.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         data arrival                           4.210    
-                         clock arrival                          4.870    
-  -------------------------------------------------------------------
-                         relative delay                        -0.660    
-
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx
deleted file mode 100644
index 23f4d60..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_bus_skew_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
deleted file mode 100644
index 4588608..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_clock_utilization_routed.rpt
+++ /dev/null
@@ -1,309 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:08 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Clock Utilization Report
-
-Table of Contents
------------------
-1. Clock Primitive Utilization
-2. Global Clock Resources
-3. Global Clock Source Details
-4. Clock Regions: Key Resource Utilization
-5. Clock Regions : Global Clock Summary
-6. Device Cell Placement Summary for Global Clock g0
-7. Device Cell Placement Summary for Global Clock g1
-8. Device Cell Placement Summary for Global Clock g2
-9. Device Cell Placement Summary for Global Clock g3
-10. Clock Region Cell Placement per Global Clock: Region X0Y0
-11. Clock Region Cell Placement per Global Clock: Region X1Y0
-12. Clock Region Cell Placement per Global Clock: Region X0Y1
-13. Clock Region Cell Placement per Global Clock: Region X0Y2
-
-1. Clock Primitive Utilization
-------------------------------
-
-+----------+------+-----------+-----+--------------+--------+
-| Type     | Used | Available | LOC | Clock Region | Pblock |
-+----------+------+-----------+-----+--------------+--------+
-| BUFGCTRL |    4 |        32 |   0 |            0 |      0 |
-| BUFH     |    0 |       168 |   0 |            0 |      0 |
-| BUFIO    |    0 |        40 |   0 |            0 |      0 |
-| BUFMR    |    0 |        20 |   0 |            0 |      0 |
-| BUFR     |    0 |        40 |   0 |            0 |      0 |
-| MMCM     |    1 |        10 |   0 |            0 |      0 |
-| PLL      |    0 |        10 |   0 |            0 |      0 |
-+----------+------+-----------+-----+--------------+--------+
-
-
-2. Global Clock Resources
--------------------------
-
-+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------+
-| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                      | Driver Pin                                                           | Net                                             |
-+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------+
-| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 3 |         529 |               0 |        5.000 | clk_sys_in_diff[0]                                                                         | clk_sys_in_BUFG_inst/O                                               | clk_sys_in_BUFG                                 |
-| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y2 | n/a          |                 2 |         461 |               0 |       33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |
-| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |                 1 |           1 |               0 |       50.000 | clkfbout_mmcm_sys_clk                                                                      | mmcm_sys_clk_wiz/inst/clkf_buf/O                                     | mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk |
-| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |           0 |               1 |      166.667 | clk_out_lf1_mmcm_sys_clk                                                                   | mmcm_sys_clk_wiz/inst/clkout1_buf/O                                  | mmcm_sys_clk_wiz/inst/clk_out_lf1               |
-+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-
-
-3. Global Clock Source Details
-------------------------------
-
-+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
-| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                               | Driver Pin                                                                                 | Net                                                               |
-+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
-| src0      | g0        | IBUFDS/O            | IOB_X1Y76  | IOB_X1Y76       | X1Y1         |           1 |               0 |               5.000 | clk_sys_in_diff[0]                                                                         | IBUFDS_sys_clc/O                                                                           | clk_sys_in                                                        |
-| src1      | g1        | BSCANE2/TCK         | None       | BSCAN_X0Y0      | X0Y2         |           1 |               0 |              33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |
-| src2      | g2        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |              50.000 | clkfbout_mmcm_sys_clk                                                                      | mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT                                               | mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk                       |
-| src3      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y0 | X1Y0         |           1 |               0 |             166.667 | clk_out_lf1_mmcm_sys_clk                                                                   | mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0                                                | mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk                    |
-+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-
-
-4. Clock Regions: Key Resource Utilization
-------------------------------------------
-
-+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
-|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
-| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  391 |  4000 |   82 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
-| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  592 |  3400 |  139 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3700 |    0 |  1200 |    0 |    80 |    0 |    40 |    0 |    60 |
-| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3400 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  3150 |    0 |  1050 |    0 |    50 |    0 |    25 |    0 |    60 |
-| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y4              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y5              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4000 |    0 |  1150 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3300 |    0 |  1100 |    0 |    60 |    0 |    30 |    0 |    60 |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-* Global Clock column represents track count; while other columns represents cell counts
-
-
-5. Clock Regions : Global Clock Summary
----------------------------------------
-
-All Modules
-+----+----+----+
-|    | X0 | X1 |
-+----+----+----+
-| Y6 |  0 |  0 |
-| Y5 |  0 |  0 |
-| Y4 |  0 |  0 |
-| Y3 |  0 |  0 |
-| Y2 |  0 |  0 |
-| Y1 |  0 |  0 |
-| Y0 |  0 |  0 |
-+----+----+----+
-
-
-6. Device Cell Placement Summary for Global Clock g0
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+--------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
-+-----------+-----------------+-------------------+--------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
-| g0        | BUFG/O          | n/a               | clk_sys_in_diff[0] |       5.000 | {0.000 2.500} |         525 |        0 |              1 |        0 | clk_sys_in_BUFG |
-+-----------+-----------------+-------------------+--------------------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
-* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+------+----+-----------------------+
-|    | X0   | X1 | HORIZONTAL PROG DELAY |
-+----+------+----+-----------------------+
-| Y6 |    0 |  0 |                     - |
-| Y5 |    0 |  0 |                     - |
-| Y4 |    0 |  0 |                     - |
-| Y3 |    0 |  0 |                     - |
-| Y2 |  259 |  0 |                     0 |
-| Y1 |  266 |  0 |                     0 |
-| Y0 |    0 |  1 |                     0 |
-+----+------+----+-----------------------+
-
-
-7. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                      | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
-+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
-| g1        | BUFG/O          | n/a               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK |      33.000 | {0.000 16.500} |         458 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
-+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+-------------+----------+----------------+----------+----------------------------------------+
-* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+------+----+-----------------------+
-|    | X0   | X1 | HORIZONTAL PROG DELAY |
-+----+------+----+-----------------------+
-| Y6 |    0 |  0 |                     - |
-| Y5 |    0 |  0 |                     - |
-| Y4 |    0 |  0 |                     - |
-| Y3 |    0 |  0 |                     - |
-| Y2 |  333 |  0 |                     0 |
-| Y1 |  125 |  0 |                     0 |
-| Y0 |    0 |  0 |                     - |
-+----+------+----+-----------------------+
-
-
-8. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+-----------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                             |
-+-----------+-----------------+-------------------+-----------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
-| g2        | BUFG/O          | n/a               | clkfbout_mmcm_sys_clk |      50.000 | {0.000 25.000} |           0 |        0 |              1 |        0 | mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk |
-+-----------+-----------------+-------------------+-----------------------+-------------+----------------+-------------+----------+----------------+----------+-------------------------------------------------+
-* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+----+----+-----------------------+
-|    | X0 | X1 | HORIZONTAL PROG DELAY |
-+----+----+----+-----------------------+
-| Y6 |  0 |  0 |                     - |
-| Y5 |  0 |  0 |                     - |
-| Y4 |  0 |  0 |                     - |
-| Y3 |  0 |  0 |                     - |
-| Y2 |  0 |  0 |                     - |
-| Y1 |  0 |  0 |                     - |
-| Y0 |  0 |  1 |                     0 |
-+----+----+----+-----------------------+
-
-
-9. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+--------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                               |
-+-----------+-----------------+-------------------+--------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
-| g3        | BUFG/O          | n/a               | clk_out_lf1_mmcm_sys_clk |     166.667 | {0.000 83.333} |           0 |        1 |              0 |        0 | mmcm_sys_clk_wiz/inst/clk_out_lf1 |
-+-----------+-----------------+-------------------+--------------------------+-------------+----------------+-------------+----------+----------------+----------+-----------------------------------+
-* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+----+----+-----------------------+
-|    | X0 | X1 | HORIZONTAL PROG DELAY |
-+----+----+----+-----------------------+
-| Y6 |  0 |  0 |                     - |
-| Y5 |  0 |  0 |                     - |
-| Y4 |  0 |  0 |                     - |
-| Y3 |  0 |  0 |                     - |
-| Y2 |  0 |  0 |                     - |
-| Y1 |  0 |  0 |                     - |
-| Y0 |  1 |  0 |                     0 |
-+----+----+----+-----------------------+
-
-
-10. Clock Region Cell Placement per Global Clock: Region X0Y0
--------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                               |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
-| g3        | n/a   | BUFG/O          | None       |           0 |               1 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | mmcm_sys_clk_wiz/inst/clk_out_lf1 |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-----------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-11. Clock Region Cell Placement per Global Clock: Region X1Y0
--------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                             |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_sys_in_BUFG                                 |
-| g2        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-12. Clock Region Cell Placement per Global Clock: Region X0Y1
--------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |         266 |               0 | 266 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_in_BUFG                        |
-| g1        | n/a   | BUFG/O          | None       |         125 |               0 | 125 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-13. Clock Region Cell Placement per Global Clock: Region X0Y2
--------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-| g0        | n/a   | BUFG/O          | None       |         259 |               0 | 259 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_sys_in_BUFG                        |
-| g1        | n/a   | BUFG/O          | None       |         333 |               0 | 333 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
-+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
-* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
-** Non-Clock Loads column represents cell count of non-clock pin loads
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-
-# Location of BUFG Primitives 
-set_property LOC BUFGCTRL_X0Y3 [get_cells mmcm_sys_clk_wiz/inst/clkf_buf]
-set_property LOC BUFGCTRL_X0Y0 [get_cells mmcm_sys_clk_wiz/inst/clkout1_buf]
-set_property LOC BUFGCTRL_X0Y2 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck]
-set_property LOC BUFGCTRL_X0Y1 [get_cells clk_sys_in_BUFG_inst]
-
-# Location of IO Primitives which is load of clock spine
-set_property LOC IOB_X0Y48 [get_cells OBUF_sys_clk]
-
-# Location of clock ports
-set_property LOC IOB_X1Y76 [get_ports clk_sys_in_diff[0]]
-set_property LOC IOB_X1Y75 [get_ports clk_sys_in_diff[1]]
-
-# Clock net "dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i" driven by instance "dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck" located at site "BUFGCTRL_X0Y2"
-#startgroup
-create_pblock {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}
-add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i"}]]]
-resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
-#endgroup
-
-# Clock net "clk_sys_in_BUFG" driven by instance "clk_sys_in_BUFG_inst" located at site "BUFGCTRL_X0Y1"
-#startgroup
-create_pblock {CLKAG_clk_sys_in_BUFG}
-add_cells_to_pblock [get_pblocks  {CLKAG_clk_sys_in_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mmcm_sys_clk_wiz/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_sys_in_BUFG"}]]]
-resize_pblock [get_pblocks {CLKAG_clk_sys_in_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
-#endgroup
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
deleted file mode 100644
index 598e62c..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_control_sets_placed.rpt
+++ /dev/null
@@ -1,155 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:33:38 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-| Design       : KC705_top
-| Device       : xc7k325t
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Control Set Information
-
-Table of Contents
------------------
-1. Summary
-2. Histogram
-3. Flip-Flop Distribution
-4. Detailed Control Set Information
-
-1. Summary
-----------
-
-+----------------------------------------------------------+-------+
-|                          Status                          | Count |
-+----------------------------------------------------------+-------+
-| Total control sets                                       |    77 |
-|    Minimum number of control sets                        |    77 |
-|    Addition due to synthesis replication                 |     0 |
-|    Addition due to physical synthesis replication        |     0 |
-| Unused register locations in slices containing registers |   305 |
-+----------------------------------------------------------+-------+
-* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
-** Run report_qor_suggestions for automated merging and remapping suggestions
-
-
-2. Histogram
-------------
-
-+--------------------+-------+
-|       Fanout       | Count |
-+--------------------+-------+
-| Total control sets |    77 |
-| >= 0 to < 4        |    30 |
-| >= 4 to < 6        |     8 |
-| >= 6 to < 8        |     3 |
-| >= 8 to < 10       |     5 |
-| >= 10 to < 12      |     2 |
-| >= 12 to < 14      |     2 |
-| >= 14 to < 16      |     1 |
-| >= 16              |    26 |
-+--------------------+-------+
-* Control sets can be remapped at either synth_design or opt_design
-
-
-3. Flip-Flop Distribution
--------------------------
-
-+--------------+-----------------------+------------------------+-----------------+--------------+
-| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
-+--------------+-----------------------+------------------------+-----------------+--------------+
-| No           | No                    | No                     |             297 |           74 |
-| No           | No                    | Yes                    |             143 |           47 |
-| No           | Yes                   | No                     |             113 |           34 |
-| Yes          | No                    | No                     |              90 |           27 |
-| Yes          | No                    | Yes                    |              82 |           19 |
-| Yes          | Yes                   | No                     |             258 |           61 |
-+--------------+-----------------------+------------------------+-----------------+--------------+
-
-
-4. Detailed Control Set Information
------------------------------------
-
-+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
-|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
-+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lock_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                    | vio_mmcm_lock_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                4 |             12 |         3.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | vio_mmcm_lock_reset/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                    |                3 |             15 |         5.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                              | vio_mmcm_lock_reset/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                2 |             16 |         8.00 |
-|  clk_sys_in_BUFG                        | vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
-|  clk_sys_in_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               12 |             34 |         2.83 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             41 |         2.41 |
-|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
-|  clk_sys_in_BUFG                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               52 |            234 |         4.50 |
-+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.pb
deleted file mode 100644
index 70698d1..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
deleted file mode 100644
index 8afc8aa..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt
+++ /dev/null
@@ -1,49 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:33:28 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Report DRC
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-           Ruledeck: default
-             Max violations: <unlimited>
-             Violations found: 1
-+----------+----------+-----------------------------------------------------+------------+
-| Rule     | Severity | Description                                         | Violations |
-+----------+----------+-----------------------------------------------------+------------+
-| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
-+----------+----------+-----------------------------------------------------+------------+
-
-2. REPORT DETAILS
------------------
-CFGBVS-1#1 Warning
-Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
-Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-Related violations: <none>
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpx
deleted file mode 100644
index c491f61..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.pb
deleted file mode 100644
index 8fadcb7..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
deleted file mode 100644
index 4ab24d6..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt
+++ /dev/null
@@ -1,86 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:04 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Fully Routed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Report DRC
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-           Ruledeck: default
-             Max violations: <unlimited>
-             Violations found: 5
-+-----------+----------+-----------------------------------------------------+------------+
-| Rule      | Severity | Description                                         | Violations |
-+-----------+----------+-----------------------------------------------------+------------+
-| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
-| PDCN-1569 | Warning  | LUT equation term check                             | 3          |
-| RTSTAT-10 | Warning  | No routable loads                                   | 1          |
-+-----------+----------+-----------------------------------------------------+------------+
-
-2. REPORT DETAILS
------------------
-CFGBVS-1#1 Warning
-Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
-Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-Related violations: <none>
-
-PDCN-1569#1 Warning
-LUT equation term check  
-Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-Related violations: <none>
-
-PDCN-1569#2 Warning
-LUT equation term check  
-Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-Related violations: <none>
-
-PDCN-1569#3 Warning
-LUT equation term check  
-Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-Related violations: <none>
-
-RTSTAT-10#1 Warning
-No routable loads  
-19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]
- (the first 15 of 17 listed nets/buses).
-Related violations: <none>
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx
deleted file mode 100644
index e56c86b..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
deleted file mode 100644
index b3bf538..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_io_placed.rpt
+++ /dev/null
@@ -1,942 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version              : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date                      : Wed Dec 11 12:33:38 2024
-| Host                      : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command                   : report_io -file KC705_top_io_placed.rpt
-| Design                    : KC705_top
-| Device                    : xc7k325t
-| Speed File                : -2
-| Package                   : ffg900
-| Package Version           : FINAL 2012-06-12
-| Package Pin Delay Version : FINAL VER. 2.0 2012-06-12
-----------------------------------------------------------------------------------------------------------------------------------------------------------
-
-IO Information
-
-Table of Contents
------------------
-1. Summary
-2. IO Assignments by Package Pin
-
-1. Summary
-----------
-
-+---------------+
-| Total User IO |
-+---------------+
-|             3 |
-+---------------+
-
-
-2. IO Assignments by Package Pin
---------------------------------
-
-+------------+--------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-| Pin Number | Signal Name        | Bank Type        | Pin Name                     | Use           | IO Standard | IO Bank | Drive (mA) | Slew | On-Chip Termination | Off-Chip Termination |   Voltage | Constraint | Pull Type | DQS Bias | Vref | Signal Integrity | Pre Emphasis | Lvds Pre Emphasis | Equalization |
-+------------+--------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-| A1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A3         |                    |                  | MGTXTXN3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A4         |                    |                  | MGTXTXP3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A5         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A7         |                    |                  | MGTXRXN3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A8         |                    |                  | MGTXRXP3_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A10        |                    | Dedicated        | INIT_B_0                     | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A11        |                    | High Range       | IO_L17P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A12        |                    | High Range       | IO_L17N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A13        |                    | High Range       | IO_L22N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A14        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A15        |                    | High Range       | IO_L24N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A16        |                    | High Range       | IO_L20P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A17        |                    | High Range       | IO_L20N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A18        |                    | High Range       | IO_L22N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A19        |                    | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| A20        |                    | High Range       | IO_L21P_T3_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A21        |                    | High Range       | IO_L21N_T3_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A22        |                    | High Range       | IO_L23N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A23        |                    | High Range       | IO_L1N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A24        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| A25        |                    | High Range       | IO_L10P_T1_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A26        |                    | High Range       | IO_L10N_T1_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A27        |                    | High Range       | IO_L7N_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A28        |                    | High Range       | IO_L9N_T1_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| A29        |                    | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| A30        |                    | High Range       | IO_L17N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA1        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA2        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA3        |                    |                  | MGTXRXN0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA4        |                    |                  | MGTXRXP0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA5        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA6        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA7        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA8        |                    | High Performance | IO_L2P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA9        |                    | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AA10       |                    | High Performance | IO_L5N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA11       |                    | High Performance | IO_L5P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA12       |                    | High Performance | IO_L1P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA13       |                    | High Performance | IO_L6P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA14       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA15       |                    | High Performance | IO_L20P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA16       |                    | High Performance | IO_L23N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA17       |                    | High Performance | IO_L23P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA18       |                    | High Performance | IO_L16P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA19       |                    | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AA20       |                    | High Range       | IO_L6P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA21       |                    | High Range       | IO_L2N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA22       |                    | High Range       | IO_L4P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA23       |                    | High Range       | IO_L4N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA24       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AA25       |                    | High Range       | IO_L6P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA26       |                    | High Range       | IO_L1N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA27       |                    | High Range       | IO_L5P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA28       |                    | High Range       | IO_L3N_T0_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AA29       |                    | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AA30       |                    | High Range       | IO_L8N_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB1        |                    | Dedicated        | M2_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB2        |                    | Dedicated        | M1_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB3        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB4        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB5        |                    | Dedicated        | M0_0                         | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB6        |                    | Dedicated        | VCCO_0                       | VCCO          |             |       0 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AB7        |                    | High Performance | IO_25_VRP_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB8        |                    | High Performance | IO_L2N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB9        |                    | High Performance | IO_L3P_T0_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB10       |                    | High Performance | IO_L7P_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB11       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB12       |                    | High Performance | IO_L1N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB13       |                    | High Performance | IO_L6N_T0_VREF_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB14       |                    | High Performance | IO_25_VRP_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB15       |                    | High Performance | IO_L20N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB16       |                    | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AB17       |                    | High Performance | IO_L18P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB18       |                    | High Performance | IO_L16N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB19       |                    | High Performance | IO_L17P_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB20       |                    | High Range       | IO_L6N_T0_VREF_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB21       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AB22       |                    | High Range       | IO_L3P_T0_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB23       |                    | High Range       | IO_L3N_T0_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB24       |                    | High Range       | IO_L7P_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB25       |                    | High Range       | IO_L6N_T0_VREF_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB26       |                    | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AB27       |                    | High Range       | IO_L12P_T1_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB28       |                    | High Range       | IO_L5N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB29       |                    | High Range       | IO_L10P_T1_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AB30       |                    | High Range       | IO_L10N_T1_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC1        |                    | High Performance | IO_L2N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC2        |                    | High Performance | IO_L2P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC3        |                    | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AC4        |                    | High Performance | IO_L4N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC5        |                    | High Performance | IO_L4P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC6        |                    | High Performance | IO_0_VRN_34                  | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC7        |                    | High Performance | IO_L6P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC8        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AC9        |                    | High Performance | IO_L3N_T0_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC10       |                    | High Performance | IO_L7N_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC11       |                    | High Performance | IO_L9N_T1_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC12       |                    | High Performance | IO_L9P_T1_DQS_33             | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC13       |                    | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AC14       |                    | High Performance | IO_L22P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC15       |                    | High Performance | IO_L21N_T3_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC16       |                    | High Performance | IO_L21P_T3_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC17       |                    | High Performance | IO_L18N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC18       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AC19       |                    | High Performance | IO_L17N_T2_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC20       |                    | High Range       | IO_L5P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC21       |                    | High Range       | IO_L5N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC22       |                    | High Range       | IO_L8P_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC23       |                    | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      2.50 |            |           |          |      |                  |              |                   |              |
-| AC24       |                    | High Range       | IO_L9P_T1_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC25       |                    | High Range       | IO_L7N_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC26       |                    | High Range       | IO_L19P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC27       |                    | High Range       | IO_L12N_T1_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC28       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AC29       |                    | High Range       | IO_L7P_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AC30       |                    | High Range       | IO_L7N_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD1        |                    | High Performance | IO_L3N_T0_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD2        |                    | High Performance | IO_L3P_T0_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD3        |                    | High Performance | IO_L1N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD4        |                    | High Performance | IO_L1P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD5        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AD6        |                    | High Performance | IO_L5P_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD7        |                    | High Performance | IO_L6N_T0_VREF_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD8        |                    | High Performance | IO_L8P_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD9        |                    | High Performance | IO_L10P_T1_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD10       |                    | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AD11       | clk_sys_in_diff[1] | High Performance | IO_L12N_T1_MRCC_33           | INPUT         | LVDS        |      33 |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| AD12       | clk_sys_in_diff[0] | High Performance | IO_L12P_T1_MRCC_33           | INPUT         | LVDS        |      33 |            |      |                     |                 NONE |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| AD13       |                    | High Performance | IO_25_VRP_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD14       |                    | High Performance | IO_L22N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD15       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AD16       |                    | High Performance | IO_L14N_T2_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD17       |                    | High Performance | IO_L14P_T2_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD18       |                    | High Performance | IO_L13P_T2_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD19       |                    | High Performance | IO_L10P_T1_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD20       |                    | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      2.50 |            |           |          |      |                  |              |                   |              |
-| AD21       |                    | High Range       | IO_L10P_T1_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD22       |                    | High Range       | IO_L8N_T1_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD23       |                    | High Range       | IO_L12P_T1_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD24       |                    | High Range       | IO_L9N_T1_DQS_12             | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD25       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AD26       |                    | High Range       | IO_L19N_T3_VREF_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD27       |                    | High Range       | IO_L11P_T1_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD28       |                    | High Range       | IO_L11N_T1_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD29       |                    | High Range       | IO_L9P_T1_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AD30       |                    | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AE1        |                    | High Performance | IO_L8P_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE2        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AE3        |                    | High Performance | IO_L10N_T1_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE4        |                    | High Performance | IO_L10P_T1_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE5        |                    | High Performance | IO_L11P_T1_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE6        |                    | High Performance | IO_L5N_T0_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE7        |                    | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AE8        |                    | High Performance | IO_L8N_T1_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE9        |                    | High Performance | IO_L10N_T1_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE10       |                    | High Performance | IO_L14P_T2_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE11       |                    | High Performance | IO_L11P_T1_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE12       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AE13       |                    | High Performance | IO_L19P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE14       |                    | High Performance | IO_L19N_T3_VREF_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE15       |                    | High Performance | IO_L19P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE16       |                    | High Performance | IO_L6P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE17       |                    | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AE18       |                    | High Performance | IO_L13N_T2_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE19       |                    | High Performance | IO_L10N_T1_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE20       |                    | High Range       | IO_25_12                     | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE21       |                    | High Range       | IO_L10N_T1_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE22       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AE23       |                    | High Range       | IO_L11P_T1_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE24       |                    | High Range       | IO_L12N_T1_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE25       |                    | High Range       | IO_L16P_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE26       |                    | High Range       | IO_25_13                     | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE27       |                    | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AE28       |                    | High Range       | IO_L14P_T2_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE29       |                    | High Range       | IO_L9N_T1_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AE30       |                    | High Range       | IO_L16P_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF1        |                    | High Performance | IO_L8N_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF2        |                    | High Performance | IO_L7N_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF3        |                    | High Performance | IO_L7P_T1_34                 | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF4        |                    | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AF5        |                    | High Performance | IO_L11N_T1_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF6        |                    | High Performance | IO_L12P_T1_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF7        |                    | High Performance | IO_L20P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF8        |                    | High Performance | IO_L19P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF9        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AF10       |                    | High Performance | IO_L14N_T2_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF11       |                    | High Performance | IO_L11N_T1_SRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF12       |                    | High Performance | IO_L23P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF13       |                    | High Performance | IO_L19N_T3_VREF_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF14       |                    | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AF15       |                    | High Performance | IO_L4P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF16       |                    | High Performance | IO_L6N_T0_VREF_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF17       |                    | High Performance | IO_L12P_T1_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF18       |                    | High Performance | IO_L11P_T1_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF19       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AF20       |                    | High Range       | IO_L19P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF21       |                    | High Range       | IO_L19N_T3_VREF_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF22       |                    | High Range       | IO_L13P_T2_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF23       |                    | High Range       | IO_L11N_T1_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF24       |                    | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      2.50 |            |           |          |      |                  |              |                   |              |
-| AF25       |                    | High Range       | IO_L16N_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF26       |                    | High Range       | IO_L23P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF27       |                    | High Range       | IO_L23N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF28       |                    | High Range       | IO_L14N_T2_SRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AF29       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AF30       |                    | High Range       | IO_L16N_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG1        |                    | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AG2        |                    | High Performance | IO_L15P_T2_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG3        |                    | High Performance | IO_L9N_T1_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG4        |                    | High Performance | IO_L9P_T1_DQS_34             | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG5        |                    | High Performance | IO_L12N_T1_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG6        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AG7        |                    | High Performance | IO_L20N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG8        |                    | High Performance | IO_L19N_T3_VREF_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG9        |                    | High Performance | IO_L16P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG10       |                    | High Performance | IO_L13P_T2_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG11       |                    | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AG12       |                    | High Performance | IO_L23N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG13       |                    | High Performance | IO_L24P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG14       |                    | High Performance | IO_L4N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG15       |                    | High Performance | IO_L2P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG16       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AG17       |                    | High Performance | IO_L12N_T1_MRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG18       |                    | High Performance | IO_L11N_T1_SRCC_32           | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG19       |                    | High Performance | IO_L8P_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG20       |                    | High Range       | IO_L22P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG21       |                    | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      2.50 |            |           |          |      |                  |              |                   |              |
-| AG22       |                    | High Range       | IO_L20P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG23       |                    | High Range       | IO_L13N_T2_MRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG24       |                    | High Range       | IO_L14P_T2_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG25       |                    | High Range       | IO_L18P_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG26       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AG27       |                    | High Range       | IO_L21P_T3_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG28       |                    | High Range       | IO_L21N_T3_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG29       |                    | High Range       | IO_L13P_T2_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AG30       |                    | High Range       | IO_L18P_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH1        |                    | High Performance | IO_L15N_T2_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH2        |                    | High Performance | IO_L16P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH3        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AH4        |                    | High Performance | IO_L13P_T2_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH5        |                    | High Performance | IO_L14N_T2_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH6        |                    | High Performance | IO_L14P_T2_SRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH7        |                    | High Performance | IO_L21P_T3_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH8        |                    | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AH9        |                    | High Performance | IO_L16N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH10       |                    | High Performance | IO_L13N_T2_MRCC_33           | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH11       |                    | High Performance | IO_L18P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH12       |                    | High Performance | IO_L24N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH13       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AH14       |                    | High Performance | IO_L21P_T3_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH15       |                    | High Performance | IO_L2N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH16       |                    | High Performance | IO_L3P_T0_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH17       |                    | High Performance | IO_L5P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH18       |                    | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AH19       |                    | High Performance | IO_L8N_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH20       |                    | High Range       | IO_L22N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH21       |                    | High Range       | IO_L23P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH22       |                    | High Range       | IO_L20N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH23       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AH24       |                    | High Range       | IO_L14N_T2_SRCC_12           | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH25       |                    | High Range       | IO_L18N_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH26       |                    | High Range       | IO_L22P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH27       |                    | High Range       | IO_L22N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH28       |                    | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AH29       |                    | High Range       | IO_L13N_T2_MRCC_13           | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AH30       |                    | High Range       | IO_L18N_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ1        |                    | High Performance | IO_L17P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ2        |                    | High Performance | IO_L16N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ3        |                    | High Performance | IO_L18P_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ4        |                    | High Performance | IO_L13N_T2_MRCC_34           | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ5        |                    | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AJ6        |                    | High Performance | IO_L22P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ7        |                    | High Performance | IO_L21N_T3_DQS_34            | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ8        |                    | High Performance | IO_L23P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ9        |                    | High Performance | IO_L15P_T2_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ10       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AJ11       |                    | High Performance | IO_L18N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ12       |                    | High Performance | IO_L22N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ13       |                    | High Performance | IO_L22P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ14       |                    | High Performance | IO_L21N_T3_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ15       |                    | High Performance | VCCO_32                      | VCCO          |             |      32 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AJ16       |                    | High Performance | IO_L3N_T0_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ17       |                    | High Performance | IO_L5N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ18       |                    | High Performance | IO_L9P_T1_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ19       |                    | High Performance | IO_L7P_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ20       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AJ21       |                    | High Range       | IO_L23N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ22       |                    | High Range       | IO_L21P_T3_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ23       |                    | High Range       | IO_L21N_T3_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ24       |                    | High Range       | IO_L15P_T2_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ25       |                    | High Range       | VCCO_13                      | VCCO          |             |      13 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| AJ26       |                    | High Range       | IO_L24P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ27       |                    | High Range       | IO_L20P_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ28       |                    | High Range       | IO_L17P_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ29       |                    | High Range       | IO_L17N_T2_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AJ30       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK1        |                    | High Performance | IO_L17N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK2        |                    | High Performance | VCCO_34                      | VCCO          |             |      34 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AK3        |                    | High Performance | IO_L18N_T2_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK4        |                    | High Performance | IO_L24N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK5        |                    | High Performance | IO_L24P_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK6        |                    | High Performance | IO_L22N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK7        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK8        |                    | High Performance | IO_L23N_T3_34                | User IO       |             |      34 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK9        |                    | High Performance | IO_L15N_T2_DQS_33            | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK10       |                    | High Performance | IO_L17N_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK11       |                    | High Performance | IO_L17P_T2_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK12       |                    | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| AK13       |                    | High Performance | IO_L20N_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK14       |                    | High Performance | IO_L20P_T3_33                | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK15       |                    | High Performance | IO_L1N_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK16       |                    | High Performance | IO_L1P_T0_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK17       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK18       |                    | High Performance | IO_L9N_T1_DQS_32             | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK19       |                    | High Performance | IO_L7N_T1_32                 | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK20       |                    | High Range       | IO_L24P_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK21       |                    | High Range       | IO_L24N_T3_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK22       |                    | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      2.50 |            |           |          |      |                  |              |                   |              |
-| AK23       |                    | High Range       | IO_L17P_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK24       |                    | High Range       | IO_L17N_T2_12                | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK25       |                    | High Range       | IO_L15N_T2_DQS_12            | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK26       |                    | High Range       | IO_L24N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK27       |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| AK28       |                    | High Range       | IO_L20N_T3_13                | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK29       |                    | High Range       | IO_L15P_T2_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| AK30       |                    | High Range       | IO_L15N_T2_DQS_13            | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B1         |                    |                  | MGTXTXN2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B2         |                    |                  | MGTXTXP2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B5         |                    |                  | MGTXRXN2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B6         |                    |                  | MGTXRXP2_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B7         |                    |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B10        |                    | Dedicated        | CCLK_0                       | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B11        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B12        |                    | High Range       | IO_L15N_T2_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B13        |                    | High Range       | IO_L22P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B14        |                    | High Range       | IO_L24P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B15        |                    | High Range       | IO_L23N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B16        |                    | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| B17        |                    | High Range       | IO_L17N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B18        |                    | High Range       | IO_L22P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B19        |                    | High Range       | IO_L24N_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B20        |                    | High Range       | IO_L19N_T3_VREF_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B21        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| B22        |                    | High Range       | IO_L23P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B23        |                    | High Range       | IO_L1P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B24        |                    | High Range       | IO_L8N_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B25        |                    | High Range       | IO_L12N_T1_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B26        |                    | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| B27        |                    | High Range       | IO_L7P_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B28        |                    | High Range       | IO_L9P_T1_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B29        |                    | High Range       | IO_L15N_T2_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| B30        |                    | High Range       | IO_L17P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C3         |                    |                  | MGTXTXN1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C4         |                    |                  | MGTXTXP1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C7         |                    |                  | MGTREFCLK0N_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C8         |                    |                  | MGTREFCLK0P_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C10        |                    | Dedicated        | VCCBATT_0                    | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C11        |                    | High Range       | IO_L18N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C12        |                    | High Range       | IO_L15P_T2_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C13        |                    | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| C14        |                    | High Range       | IO_L21N_T3_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C15        |                    | High Range       | IO_L23P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C16        |                    | High Range       | IO_L15N_T2_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C17        |                    | High Range       | IO_L17P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C18        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C19        |                    | High Range       | IO_L24P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C20        |                    | High Range       | IO_L19P_T3_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C21        |                    | High Range       | IO_L8N_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C22        |                    | High Range       | IO_L10N_T1_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C23        |                    | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| C24        |                    | High Range       | IO_L8P_T1_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C25        |                    | High Range       | IO_L12P_T1_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C26        |                    | High Range       | IO_L11N_T1_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C27        |                    | High Range       | IO_L13N_T2_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C28        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| C29        |                    | High Range       | IO_L15P_T2_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| C30        |                    | High Range       | IO_L16N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D1         |                    |                  | MGTXTXN0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D2         |                    |                  | MGTXTXP0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D5         |                    |                  | MGTXRXN1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D6         |                    |                  | MGTXRXP1_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D7         |                    |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D10        |                    | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| D11        |                    | High Range       | IO_L18P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D12        |                    | High Range       | IO_L13P_T2_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D13        |                    | High Range       | IO_L13N_T2_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D14        |                    | High Range       | IO_L21P_T3_DQS_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D15        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D16        |                    | High Range       | IO_L15P_T2_DQS_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D17        |                    | High Range       | IO_L13P_T2_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D18        |                    | High Range       | IO_L13N_T2_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D19        |                    | High Range       | IO_L14N_T2_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D20        |                    | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| D21        |                    | High Range       | IO_L8P_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D22        |                    | High Range       | IO_L10P_T1_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D23        |                    | High Range       | IO_L2N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D24        |                    | High Range       | IO_L4N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D25        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| D26        |                    | High Range       | IO_L11P_T1_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D27        |                    | High Range       | IO_L13P_T2_MRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D28        |                    | High Range       | IO_L14N_T2_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D29        |                    | High Range       | IO_L16P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| D30        |                    | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| E1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E3         |                    |                  | MGTXRXN0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E4         |                    |                  | MGTXRXP0_118                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E7         |                    |                  | MGTREFCLK1N_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E8         |                    |                  | MGTREFCLK1P_118              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E10        |                    | Dedicated        | TCK_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E11        |                    | High Range       | IO_L16N_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E12        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E13        |                    | High Range       | IO_L14N_T2_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E14        |                    | High Range       | IO_L20P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E15        |                    | High Range       | IO_L20N_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E16        |                    | High Range       | IO_L19N_T3_VREF_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E17        |                    | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| E18        |                    | High Range       | IO_25_17                     | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E19        |                    | High Range       | IO_L14P_T2_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E20        |                    | High Range       | IO_L12N_T1_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E21        |                    | High Range       | IO_L11N_T1_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E22        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| E23        |                    | High Range       | IO_L2P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E24        |                    | High Range       | IO_L4P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E25        |                    | High Range       | IO_L3N_T0_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E26        |                    | High Range       | IO_L5N_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E27        |                    | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| E28        |                    | High Range       | IO_L14P_T2_SRCC_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E29        |                    | High Range       | IO_L18P_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| E30        |                    | High Range       | IO_L18N_T2_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F1         |                    |                  | MGTXTXN3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F2         |                    |                  | MGTXTXP3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F5         |                    |                  | MGTXRXN3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F6         |                    |                  | MGTXRXP3_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F7         |                    |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F10        |                    | Dedicated        | TMS_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F11        |                    | High Range       | IO_L16P_T2_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F12        |                    | High Range       | IO_L14P_T2_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F13        |                    | High Range       | IO_L12N_T1_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F14        |                    | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| F15        |                    | High Range       | IO_L19P_T3_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F16        |                    | High Range       | IO_25_18                     | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F17        |                    | High Range       | IO_L18N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F18        |                    | High Range       | IO_L16N_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F19        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F20        |                    | High Range       | IO_L12P_T1_MRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F21        |                    | High Range       | IO_L11P_T1_SRCC_17           | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F22        |                    | High Range       | IO_L9N_T1_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F23        |                    | High Range       | IO_0_16                      | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F24        |                    | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| F25        |                    | High Range       | IO_L3P_T0_DQS_16             | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F26        |                    | High Range       | IO_L5P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F27        |                    | High Range       | IO_L21N_T3_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F28        |                    | High Range       | IO_L20N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| F29        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| F30        |                    | High Range       | IO_L22N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G3         |                    |                  | MGTXRXN2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G4         |                    |                  | MGTXRXP2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G7         |                    |                  | MGTREFCLK0N_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G8         |                    |                  | MGTREFCLK0P_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G10        |                    | Dedicated        | TDO_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G11        |                    | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| G12        |                    | High Range       | IO_0_18                      | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G13        |                    | High Range       | IO_L12P_T1_MRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G14        |                    | High Range       | IO_L11N_T1_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G15        |                    | High Range       | IO_L7N_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G16        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G17        |                    | High Range       | IO_L18P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G18        |                    | High Range       | IO_L16P_T2_17                | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G19        |                    | High Range       | IO_0_17                      | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G20        |                    | High Range       | IO_L2N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G21        |                    | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| G22        |                    | High Range       | IO_L9P_T1_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G23        |                    | High Range       | IO_L6P_T0_16                 | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G24        |                    | High Range       | IO_L6N_T0_VREF_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G25        |                    | High Range       | IO_25_16                     | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G26        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| G27        |                    | High Range       | IO_L21P_T3_DQS_16            | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G28        |                    | High Range       | IO_L20P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G29        |                    | High Range       | IO_L22P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| G30        |                    | High Range       | IO_L24N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H1         |                    |                  | MGTXTXN2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H2         |                    |                  | MGTXTXP2_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H5         |                    |                  | MGTXRXN1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H6         |                    |                  | MGTXRXP1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H7         |                    |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H10        |                    | Dedicated        | TDI_0                        | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H11        |                    | High Range       | IO_L10P_T1_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H12        |                    | High Range       | IO_L10N_T1_18                | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H13        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H14        |                    | High Range       | IO_L11P_T1_SRCC_18           | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H15        |                    | High Range       | IO_L7P_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H16        |                    | High Range       | IO_L9N_T1_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H17        |                    | High Range       | IO_L3N_T0_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H18        |                    | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| H19        |                    | High Range       | IO_L4N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H20        |                    | High Range       | IO_L2P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H21        |                    | High Range       | IO_L7P_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H22        |                    | High Range       | IO_L7N_T1_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H23        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| H24        |                    | High Range       | IO_L19P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H25        |                    | High Range       | IO_L19N_T3_VREF_16           | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H26        |                    | High Range       | IO_L23P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H27        |                    | High Range       | IO_L23N_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H28        |                    | High Range       | VCCO_16                      | VCCO          |             |      16 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| H29        |                    | High Range       | IO_L7N_T1_AD10N_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| H30        |                    | High Range       | IO_L24P_T3_16                | User IO       |             |      16 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J3         |                    |                  | MGTXTXN1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J4         |                    |                  | MGTXTXP1_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J7         |                    |                  | MGTREFCLK1N_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J8         |                    |                  | MGTREFCLK1P_117              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J10        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J11        |                    | High Range       | IO_L8P_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J12        |                    | High Range       | IO_L8N_T1_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J13        |                    | High Range       | IO_L4N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J14        |                    | High Range       | IO_L5N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J15        |                    | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| J16        |                    | High Range       | IO_L9P_T1_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J17        |                    | High Range       | IO_L3P_T0_DQS_17             | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J18        |                    | High Range       | IO_L1N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J19        |                    | High Range       | IO_L4P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J20        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| J21        |                    | High Range       | IO_L5P_T0_AD2P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J22        |                    | High Range       | IO_L5N_T0_AD2N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J23        |                    | High Range       | IO_L1P_T0_AD0P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J24        |                    | High Range       | IO_L1N_T0_AD0N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J25        |                    | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| J26        |                    | High Range       | IO_L10N_T1_AD4N_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J27        |                    | High Range       | IO_L8P_T1_AD3P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J28        |                    | High Range       | IO_L8N_T1_AD3N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J29        |                    | High Range       | IO_L7P_T1_AD10P_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| J30        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K1         |                    |                  | MGTXTXN0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K2         |                    |                  | MGTXTXP0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K5         |                    |                  | MGTXRXN0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K6         |                    |                  | MGTXRXP0_117                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K7         |                    |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K10        |                    | Dedicated        | PROGRAM_B_0                  | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K11        |                    | High Range       | IO_L6N_T0_VREF_18            | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K12        |                    | High Range       | VCCO_18                      | VCCO          |             |      18 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| K13        |                    | High Range       | IO_L4P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K14        |                    | High Range       | IO_L5P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K15        |                    | High Range       | IO_L2N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K16        |                    | High Range       | IO_L1N_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K17        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K18        |                    | High Range       | IO_L1P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K19        |                    | High Range       | IO_L6P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K20        |                    | High Range       | IO_L6N_T0_VREF_17            | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K21        |                    | High Range       | IO_L4N_T0_AD9N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K22        |                    | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| K23        |                    | High Range       | IO_L3P_T0_DQS_AD1P_15        | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K24        |                    | High Range       | IO_L3N_T0_DQS_AD1N_15        | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K25        |                    | High Range       | IO_L12N_T1_MRCC_AD5N_15      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K26        |                    | High Range       | IO_L10P_T1_AD4P_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K27        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| K28        |                    | High Range       | IO_L13P_T2_MRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K29        |                    | High Range       | IO_L13N_T2_MRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| K30        |                    | High Range       | IO_L9N_T1_DQS_AD11N_15       | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L3         |                    |                  | MGTXTXN3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L4         |                    |                  | MGTXTXP3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L7         |                    |                  | MGTREFCLK0N_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L8         |                    |                  | MGTREFCLK0P_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L10        |                    | Dedicated        | CFGBVS_0                     | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L11        |                    | High Range       | IO_L6P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L12        |                    | High Range       | IO_L3P_T0_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L13        |                    | High Range       | IO_L3N_T0_DQS_18             | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L14        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L15        |                    | High Range       | IO_L2P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L16        |                    | High Range       | IO_L1P_T0_18                 | User IO       |             |      18 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L17        |                    | High Range       | IO_L5P_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L18        |                    | High Range       | IO_L5N_T0_17                 | User IO       |             |      17 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L19        |                    | High Range       | VCCO_17                      | VCCO          |             |      17 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| L20        |                    | High Range       | IO_L6N_T0_VREF_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L21        |                    | High Range       | IO_L4P_T0_AD9P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L22        |                    | High Range       | IO_L2P_T0_AD8P_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L23        |                    | High Range       | IO_L2N_T0_AD8N_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L24        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| L25        |                    | High Range       | IO_L12P_T1_MRCC_AD5P_15      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L26        |                    | High Range       | IO_L11P_T1_SRCC_AD12P_15     | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L27        |                    | High Range       | IO_L11N_T1_SRCC_AD12N_15     | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L28        |                    | High Range       | IO_L14N_T2_SRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| L29        |                    | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| L30        |                    | High Range       | IO_L9P_T1_DQS_AD11P_15       | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M1         |                    |                  | MGTXTXN2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M2         |                    |                  | MGTXTXP2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M5         |                    |                  | MGTXRXN3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M6         |                    |                  | MGTXRXP3_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M7         |                    |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M10        |                    | Dedicated        | DONE_0                       | Config        |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M11        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M12        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M13        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M14        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M15        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M16        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M17        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M18        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M19        |                    | High Range       | IO_0_15                      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M20        |                    | High Range       | IO_L6P_T0_15                 | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M21        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| M22        |                    | High Range       | IO_L24P_T3_RS1_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M23        |                    | High Range       | IO_L24N_T3_RS0_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M24        |                    | High Range       | IO_L23P_T3_FOE_B_15          | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M25        |                    | High Range       | IO_L23N_T3_FWE_B_15          | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M26        |                    | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| M27        |                    | High Range       | IO_L16N_T2_A27_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M28        |                    | High Range       | IO_L14P_T2_SRCC_15           | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M29        |                    | High Range       | IO_L15P_T2_DQS_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| M30        |                    | High Range       | IO_L15N_T2_DQS_ADV_B_15      | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N3         |                    |                  | MGTXTXN1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N4         |                    |                  | MGTXTXP1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N7         |                    |                  | MGTREFCLK1N_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N8         |                    |                  | MGTREFCLK1P_116              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N10        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N11        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N12        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N13        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N14        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N15        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N16        |                    |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N17        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N18        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N19        |                    | High Range       | IO_L19P_T3_A22_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N20        |                    | High Range       | IO_L19N_T3_A21_VREF_15       | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N21        |                    | High Range       | IO_L20P_T3_A20_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N22        |                    | High Range       | IO_L20N_T3_A19_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N23        |                    | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| N24        |                    | High Range       | IO_L21N_T3_DQS_A18_15        | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N25        |                    | High Range       | IO_L18P_T2_A24_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N26        |                    | High Range       | IO_L18N_T2_A23_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N27        |                    | High Range       | IO_L16P_T2_A28_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N28        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| N29        |                    | High Range       | IO_L17P_T2_A26_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| N30        |                    | High Range       | IO_L17N_T2_A25_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P1         |                    |                  | MGTXTXN0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P2         |                    |                  | MGTXTXP0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P5         |                    |                  | MGTXRXN2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P6         |                    |                  | MGTXRXP2_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P7         |                    |                  | MGTAVCC                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P10        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P11        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P12        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P13        |                    |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| P14        |                    | Dedicated        | GNDADC_0                     | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P15        |                    | Dedicated        | VCCADC_0                     | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P16        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P17        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P18        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P19        |                    | High Range       | IO_25_15                     | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P20        |                    | High Range       | VCCO_15                      | VCCO          |             |      15 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| P21        |                    | High Range       | IO_L22P_T3_A17_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P22        |                    | High Range       | IO_L22N_T3_A16_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P23        |                    | High Range       | IO_L21P_T3_DQS_15            | User IO       |             |      15 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P24        |                    | High Range       | IO_L1P_T0_D00_MOSI_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P25        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| P26        |                    | High Range       | IO_L10P_T1_D14_14            | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P27        |                    | High Range       | IO_L8P_T1_D11_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P28        |                    | High Range       | IO_L8N_T1_D12_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P29        |                    | High Range       | IO_L7P_T1_D09_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| P30        |                    | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| R1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R3         |                    |                  | MGTXRXN1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R4         |                    |                  | MGTXRXP1_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R7         |                    |                  | MGTREFCLK0N_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R8         |                    |                  | MGTREFCLK0P_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R10        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R11        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R12        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R13        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R14        |                    | Dedicated        | VREFN_0                      | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R15        |                    | Dedicated        | VP_0                         | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R16        |                    |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R17        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R18        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R19        |                    | High Range       | IO_0_14                      | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R20        |                    | High Range       | IO_L2P_T0_D02_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R21        |                    | High Range       | IO_L2N_T0_D03_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R22        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| R23        |                    | High Range       | IO_L3P_T0_DQS_PUDC_B_14      | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R24        |                    | High Range       | IO_L3N_T0_DQS_EMCCLK_14      | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R25        |                    | High Range       | IO_L1N_T0_D01_DIN_14         | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R26        |                    | High Range       | IO_L10N_T1_D15_14            | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R27        |                    | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| R28        |                    | High Range       | IO_L11P_T1_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R29        |                    | High Range       | IO_L7N_T1_D10_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| R30        |                    | High Range       | IO_L9P_T1_DQS_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T1         |                    |                  | MGTXTXN3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T2         |                    |                  | MGTXTXP3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T5         |                    |                  | MGTXRXN0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T6         |                    |                  | MGTXRXP0_116                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T7         |                    |                  | MGTVCCAUX                    | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T9         |                    | Dedicated        | VCCO_0                       | VCCO          |             |       0 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| T10        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T11        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T12        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T13        |                    |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| T14        |                    | Dedicated        | VN_0                         | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T15        |                    | Dedicated        | VREFP_0                      | XADC          |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T16        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T17        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T18        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T19        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T20        |                    | High Range       | IO_L4P_T0_D04_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T21        |                    | High Range       | IO_L4N_T0_D05_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T22        |                    | High Range       | IO_L5P_T0_D06_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T23        |                    | High Range       | IO_L5N_T0_D07_14             | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T24        |                    | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| T25        |                    | High Range       | IO_L14P_T2_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T26        |                    | High Range       | IO_L12P_T1_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T27        |                    | High Range       | IO_L12N_T1_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T28        |                    | High Range       | IO_L11N_T1_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| T29        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| T30        |                    | High Range       | IO_L9N_T1_DQS_D13_14         | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U3         |                    |                  | MGTXTXN2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U4         |                    |                  | MGTXTXP2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U7         |                    |                  | MGTREFCLK1N_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U8         |                    |                  | MGTREFCLK1P_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U10        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U11        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U12        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U13        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U14        |                    | Dedicated        | DXN_0                        | Temp Sensor   |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U15        |                    | Dedicated        | DXP_0                        | Temp Sensor   |             |       0 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U16        |                    |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U17        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U18        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U19        |                    | High Range       | IO_L6P_T0_FCS_B_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U20        |                    | High Range       | IO_L6N_T0_D08_VREF_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U21        |                    | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| U22        |                    | High Range       | IO_L21P_T3_DQS_14            | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U23        |                    | High Range       | IO_L21N_T3_DQS_A06_D22_14    | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U24        |                    | High Range       | IO_L23P_T3_A03_D19_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U25        |                    | High Range       | IO_L14N_T2_SRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U26        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| U27        |                    | High Range       | IO_L13P_T2_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U28        |                    | High Range       | IO_L13N_T2_MRCC_14           | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U29        |                    | High Range       | IO_L15P_T2_DQS_RDWR_B_14     | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| U30        |                    | High Range       | IO_L15N_T2_DQS_DOUT_CSO_B_14 | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V1         |                    |                  | MGTXTXN1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V2         |                    |                  | MGTXTXP1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V3         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V5         |                    |                  | MGTXRXN3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V6         |                    |                  | MGTXRXP3_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V7         |                    |                  | MGTVCCAUX                    | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V10        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V11        |                    |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V12        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V13        |                    |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| V14        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V15        |                    |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| V16        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V17        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V18        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V19        |                    | High Range       | IO_L19P_T3_A10_D26_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V20        |                    | High Range       | IO_L19N_T3_A09_D25_VREF_14   | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V21        |                    | High Range       | IO_L22P_T3_A05_D21_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V22        |                    | High Range       | IO_L22N_T3_A04_D20_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V23        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| V24        |                    | High Range       | IO_L23N_T3_A02_D18_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V25        |                    | High Range       | IO_L18P_T2_A12_D28_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V26        |                    | High Range       | IO_L16P_T2_CSI_B_14          | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V27        |                    | High Range       | IO_L16N_T2_A15_D31_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V28        |                    | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| V29        |                    | High Range       | IO_L17P_T2_A14_D30_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| V30        |                    | High Range       | IO_L17N_T2_A13_D29_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W1         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W2         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W3         |                    |                  | MGTXRXN2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W4         |                    |                  | MGTXRXP2_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W5         |                    |                  | MGTAVTT                      | Gigabit Power |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W6         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W7         |                    |                  | MGTAVTTRCAL_115              | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W8         |                    |                  | MGTRREF_115                  | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W10        |                    |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W11        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W12        |                    |                  | VCCAUX_IO_G0                 | VCCAUX        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W13        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W14        |                    |                  | VCCAUX                       | VCCAUX        |             |         |            |      |                     |                      |      1.80 |            |           |          |      |                  |              |                   |              |
-| W15        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W16        |                    |                  | VCCBRAM                      | VCCBRAM       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W17        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W18        |                    |                  | VCCINT                       | VCCINT        |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W19        |                    | High Range       | IO_25_14                     | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W20        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| W21        |                    | High Range       | IO_L24P_T3_A01_D17_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W22        |                    | High Range       | IO_L24N_T3_A00_D16_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W23        |                    | High Range       | IO_L20P_T3_A08_D24_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W24        |                    | High Range       | IO_L20N_T3_A07_D23_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W25        |                    | High Range       | VCCO_14                      | VCCO          |             |      14 |            |      |                     |                      |     any** |            |           |          |      |                  |              |                   |              |
-| W26        |                    | High Range       | IO_L18N_T2_A11_D27_14        | User IO       |             |      14 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W27        |                    | High Range       | IO_L2P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W28        |                    | High Range       | IO_L2N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W29        |                    | High Range       | IO_L4P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| W30        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y1         |                    |                  | MGTXTXN0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y2         |                    |                  | MGTXTXP0_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y3         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y4         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y5         |                    |                  | MGTXRXN1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y6         |                    |                  | MGTXRXP1_115                 | Gigabit       |             |         |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y7         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y8         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y9         |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y10        |                    | High Performance | IO_L4N_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y11        |                    | High Performance | IO_L4P_T0_33                 | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y12        |                    | High Performance | VCCO_33                      | VCCO          |             |      33 |            |      |                     |                      | 0.00-1.80 |            |           |          |      |                  |              |                   |              |
-| Y13        |                    | High Performance | IO_0_VRN_33                  | User IO       |             |      33 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y14        |                    | High Performance | IO_0_VRN_32                  | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y15        |                    | High Performance | IO_L24N_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y16        |                    | High Performance | IO_L24P_T3_32                | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y17        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y18        |                    | High Performance | IO_L15N_T2_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y19        |                    | High Performance | IO_L15P_T2_DQS_32            | User IO       |             |      32 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y20        |                    | High Range       | IO_0_12                      | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y21        |                    | High Range       | IO_L2P_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y22        |                    | High Range       | VCCO_12                      | VCCO          |             |      12 |            |      |                     |                      |      2.50 |            |           |          |      |                  |              |                   |              |
-| Y23        | clk_sys_out        | High Range       | IO_L1P_T0_12                 | OUTPUT        | LVCMOS25    |      12 |         12 | SLOW |                     |            FP_VTT_50 |           | FIXED      |           |          |      | NONE             |              |                   |              |
-| Y24        |                    | High Range       | IO_L1N_T0_12                 | User IO       |             |      12 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y25        |                    | High Range       | IO_0_13                      | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y26        |                    | High Range       | IO_L1P_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y27        |                    |                  | GND                          | GND           |             |         |            |      |                     |                      |       0.0 |            |           |          |      |                  |              |                   |              |
-| Y28        |                    | High Range       | IO_L3P_T0_DQS_13             | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y29        |                    | High Range       | IO_L4N_T0_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-| Y30        |                    | High Range       | IO_L8P_T1_13                 | User IO       |             |      13 |            |      |                     |                      |           |            |           |          |      |                  |              |                   |              |
-+------------+--------------------+------------------+------------------------------+---------------+-------------+---------+------------+------+---------------------+----------------------+-----------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-* Default value
-** Special VCCO requirements may apply. Please consult the device family datasheet for specific guideline on VCCO requirements.
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.pb
deleted file mode 100644
index 1271d99..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
deleted file mode 100644
index d9d3909..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt
+++ /dev/null
@@ -1,75 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:05 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Report Methodology
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-             Max violations: <unlimited>
-             Violations found: 6
-+-----------+------------------+----------------------------------------------------+------------+
-| Rule      | Severity         | Description                                        | Violations |
-+-----------+------------------+----------------------------------------------------+------------+
-| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
-| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
-| LUTAR-1   | Warning          | LUT drives async reset alert                       | 4          |
-+-----------+------------------+----------------------------------------------------+------------+
-
-2. REPORT DETAILS
------------------
-TIMING-4#1 Critical Warning
-Invalid primary clock redefinition on a clock tree  
-Invalid clock redefinition on a clock tree. The primary clock mmcm_sys_clk_wiz/inst/clk_sys is defined downstream of clock clk_sys_in_diff[0] and overrides its insertion delay and/or waveform definition
-Related violations: <none>
-
-TIMING-27#1 Critical Warning
-Invalid primary clock on hierarchical pin  
-A primary clock mmcm_sys_clk_wiz/inst/clk_sys is created on an inappropriate internal pin mmcm_sys_clk_wiz/inst/clk_sys. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
-Related violations: <none>
-
-LUTAR-1#1 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-LUTAR-1#2 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-LUTAR-1#3 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-LUTAR-1#4 Warning
-LUT drives async reset alert  
-LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
-dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
-Related violations: <none>
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx
deleted file mode 100644
index 5c759f1..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp
deleted file mode 100644
index aa03309..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp
deleted file mode 100644
index 1ef37f7..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp
deleted file mode 100644
index d861839..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
deleted file mode 100644
index 8160863..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpt
+++ /dev/null
@@ -1,161 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version     : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date             : Wed Dec 11 12:34:07 2024
-| Host             : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command          : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-| Design           : KC705_top
-| Device           : xc7k325tffg900-2
-| Design State     : routed
-| Grade            : commercial
-| Process          : typical
-| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------
-
-Power Report
-
-Table of Contents
------------------
-1. Summary
-1.1 On-Chip Components
-1.2 Power Supply Summary
-1.3 Confidence Level
-2. Settings
-2.1 Environment
-2.2 Clock Constraints
-3. Detailed Reports
-3.1 By Hierarchy
-
-1. Summary
-----------
-
-+--------------------------+--------------+
-| Total On-Chip Power (W)  | 0.305        |
-| Design Power Budget (W)  | Unspecified* |
-| Power Budget Margin (W)  | NA           |
-| Dynamic (W)              | 0.145        |
-| Device Static (W)        | 0.160        |
-| Effective TJA (C/W)      | 1.8          |
-| Max Ambient (C)          | 84.5         |
-| Junction Temperature (C) | 25.5         |
-| Confidence Level         | Medium       |
-| Setting File             | ---          |
-| Simulation Activity File | ---          |
-| Design Nets Matched      | NA           |
-+--------------------------+--------------+
-* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
-
-
-1.1 On-Chip Components
-----------------------
-
-+--------------------------+-----------+----------+-----------+-----------------+
-| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
-+--------------------------+-----------+----------+-----------+-----------------+
-| Clocks                   |     0.011 |        7 |       --- |             --- |
-| Slice Logic              |    <0.001 |     1791 |       --- |             --- |
-|   LUT as Logic           |    <0.001 |      530 |    203800 |            0.26 |
-|   Register               |    <0.001 |      983 |    407600 |            0.24 |
-|   CARRY4                 |    <0.001 |       12 |     50950 |            0.02 |
-|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
-|   Others                 |     0.000 |      107 |       --- |             --- |
-| Signals                  |     0.001 |     1277 |       --- |             --- |
-| MMCM                     |     0.128 |        1 |        10 |           10.00 |
-| I/O                      |     0.004 |        3 |       500 |            0.60 |
-| Static Power             |     0.160 |          |           |                 |
-| Total                    |     0.305 |          |           |                 |
-+--------------------------+-----------+----------+-----------+-----------------+
-
-
-1.2 Power Supply Summary
-------------------------
-
-+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
-| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
-+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
-| Vccint    |       1.000 |     0.083 |       0.014 |      0.069 |       NA    | Unspecified | NA         |
-| Vccaux    |       1.800 |     0.101 |       0.073 |      0.028 |       NA    | Unspecified | NA         |
-| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
-| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
-| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
-| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
-+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
-
-
-1.3 Confidence Level
---------------------
-
-+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
-| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
-+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
-| Design implementation state | High       | Design is routed                               |                                                                                                            |
-| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
-| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
-| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
-| Device models               | High       | Device models are Production                   |                                                                                                            |
-|                             |            |                                                |                                                                                                            |
-| Overall confidence level    | Medium     |                                                |                                                                                                            |
-+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
-
-
-2. Settings
------------
-
-2.1 Environment
----------------
-
-+-----------------------+--------------------------+
-| Ambient Temp (C)      | 25.0                     |
-| ThetaJA (C/W)         | 1.8                      |
-| Airflow (LFM)         | 250                      |
-| Heat Sink             | medium (Medium Profile)  |
-| ThetaSA (C/W)         | 3.3                      |
-| Board Selection       | medium (10"x10")         |
-| # of Board Layers     | 12to15 (12 to 15 Layers) |
-| Board Temperature (C) | 25.0                     |
-+-----------------------+--------------------------+
-
-
-2.2 Clock Constraints
----------------------
-
-+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
-| Clock                                                                                      | Domain                                                            | Constraint (ns) |
-+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
-| clk_out_lf1_mmcm_sys_clk                                                                   | mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk                    |           166.7 |
-| clk_sys_in_diff[0]                                                                         | clk_sys_in_BUFG                                                   |             5.0 |
-| clk_sys_in_diff[0]                                                                         | clk_sys_in_diff[0]                                                |             5.0 |
-| clkfbout_mmcm_sys_clk                                                                      | mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk                       |            50.0 |
-| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
-+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
-
-
-3. Detailed Reports
--------------------
-
-3.1 By Hierarchy
-----------------
-
-+--------------------------+-----------+
-| Name                     | Power (W) |
-+--------------------------+-----------+
-| KC705_top                |     0.145 |
-|   dbg_hub                |     0.007 |
-|     inst                 |     0.007 |
-|       BSCANID.u_xsdbm_id |     0.007 |
-|   mmcm_sys_clk_wiz       |     0.128 |
-|     inst                 |     0.128 |
-|   vio_mmcm_lock_reset    |     0.005 |
-|     inst                 |     0.005 |
-|       U_XSDB_SLAVE       |     0.003 |
-+--------------------------+-----------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx
deleted file mode 100644
index ab0f358..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb
deleted file mode 100644
index 392a8c7..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_power_summary_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.pb
deleted file mode 100644
index 68daa62..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.rpt
deleted file mode 100644
index 458dc10..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_route_status.rpt
+++ /dev/null
@@ -1,12 +0,0 @@
-Design Route Status
-                                               :      # nets :
-   ------------------------------------------- : ----------- :
-   # of logical nets.......................... :        1739 :
-       # of nets not needing routing.......... :         451 :
-           # of internally routed nets........ :         416 :
-           # of nets with no loads............ :          35 :
-       # of routable nets..................... :        1288 :
-           # of fully routed nets............. :        1288 :
-       # of nets with routing errors.......... :           0 :
-   ------------------------------------------- : ----------- :
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp
deleted file mode 100644
index 90d3a3b..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb
deleted file mode 100644
index c931f89..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
deleted file mode 100644
index 983e358..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpt
+++ /dev/null
@@ -1,8701 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:05 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Timing Summary Report
-
-------------------------------------------------------------------------------------------------
-| Timer Settings
-| --------------
-------------------------------------------------------------------------------------------------
-
-  Enable Multi Corner Analysis               :  Yes
-  Enable Pessimism Removal                   :  Yes
-  Pessimism Removal Resolution               :  Nearest Common Node
-  Enable Input Delay Default Clock           :  No
-  Enable Preset / Clear Arcs                 :  No
-  Disable Flight Delays                      :  No
-  Ignore I/O Paths                           :  No
-  Timing Early Launch at Borrowing Latches   :  No
-  Borrow Time for Max Delay Exceptions       :  Yes
-  Merge Timing Exceptions                    :  Yes
-  Inter-SLR Compensation                     :  Conservative
-
-  Corner  Analyze    Analyze    
-  Name    Max Paths  Min Paths  
-  ------  ---------  ---------  
-  Slow    Yes        Yes        
-  Fast    Yes        Yes        
-
-
-------------------------------------------------------------------------------------------------
-| Report Methodology
-| ------------------
-------------------------------------------------------------------------------------------------
-
-Rule       Severity          Description                                         Violations  
----------  ----------------  --------------------------------------------------  ----------  
-TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
-TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
-LUTAR-1    Warning           LUT drives async reset alert                        4           
-
-Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.
-
-
-
-check_timing report
-
-Table of Contents
------------------
-1. checking no_clock (0)
-2. checking constant_clock (0)
-3. checking pulse_width_clock (0)
-4. checking unconstrained_internal_endpoints (0)
-5. checking no_input_delay (0)
-6. checking no_output_delay (0)
-7. checking multiple_clock (0)
-8. checking generated_clocks (0)
-9. checking loops (0)
-10. checking partial_input_delay (0)
-11. checking partial_output_delay (0)
-12. checking latch_loops (0)
-
-1. checking no_clock (0)
-------------------------
- There are 0 register/latch pins with no clock.
-
-
-2. checking constant_clock (0)
-------------------------------
- There are 0 register/latch pins with constant_clock.
-
-
-3. checking pulse_width_clock (0)
----------------------------------
- There are 0 register/latch pins which need pulse_width check
-
-
-4. checking unconstrained_internal_endpoints (0)
-------------------------------------------------
- There are 0 pins that are not constrained for maximum delay.
-
- There are 0 pins that are not constrained for maximum delay due to constant clock.
-
-
-5. checking no_input_delay (0)
-------------------------------
- There are 0 input ports with no input delay specified.
-
- There are 0 input ports with no input delay but user has a false path constraint.
-
-
-6. checking no_output_delay (0)
--------------------------------
- There are 0 ports with no output delay specified.
-
- There are 0 ports with no output delay but user has a false path constraint
-
- There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
-
-
-7. checking multiple_clock (0)
-------------------------------
- There are 0 register/latch pins with multiple clocks.
-
-
-8. checking generated_clocks (0)
---------------------------------
- There are 0 generated clocks that are not connected to a clock source.
-
-
-9. checking loops (0)
----------------------
- There are 0 combinational loops in the design.
-
-
-10. checking partial_input_delay (0)
-------------------------------------
- There are 0 input ports with partial input delay specified.
-
-
-11. checking partial_output_delay (0)
--------------------------------------
- There are 0 ports with partial output delay specified.
-
-
-12. checking latch_loops (0)
-----------------------------
- There are 0 combinational latch loops in the design through latch input
-
-
-
-------------------------------------------------------------------------------------------------
-| Design Timing Summary
-| ---------------------
-------------------------------------------------------------------------------------------------
-
-    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-      2.171        0.000                      0                 2031        0.054        0.000                      0                 2015        1.732        0.000                       0                  1039  
-
-
-All user specified timing constraints are met.
-
-
-------------------------------------------------------------------------------------------------
-| Clock Summary
-| -------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
------                                                                                       ------------         ----------      --------------
-clk_sys_in_diff[0]                                                                          {0.000 2.500}        5.000           200.000         
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
-mmcm_sys_clk_wiz/inst/clk_sys                                                               {0.000 5.000}        10.000          100.000         
-  clk_out_lf1_mmcm_sys_clk                                                                  {0.000 83.333}       166.667         6.000           
-  clkfbout_mmcm_sys_clk                                                                     {0.000 25.000}       50.000          20.000          
-
-
-------------------------------------------------------------------------------------------------
-| Intra Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
------                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-clk_sys_in_diff[0]                                                                                2.171        0.000                      0                  882        0.066        0.000                      0                  882        1.732        0.000                       0                   550  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.615        0.000                      0                  928        0.054        0.000                      0                  928       15.732        0.000                       0                   483  
-mmcm_sys_clk_wiz/inst/clk_sys                                                                                                                                                                                                                 3.000        0.000                       0                     1  
-  clk_out_lf1_mmcm_sys_clk                                                                                                                                                                                                                   46.693        0.000                       0                     2  
-  clkfbout_mmcm_sys_clk                                                                                                                                                                                                                      48.592        0.000                       0                     3  
-
-
-------------------------------------------------------------------------------------------------
-| Inter Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_in_diff[0]                                                                               32.337        0.000                      0                    8                                                                        
-clk_sys_in_diff[0]                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.321        0.000                      0                    8                                                                        
-
-
-------------------------------------------------------------------------------------------------
-| Other Path Groups Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-**async_default**                                                                           clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                                3.382        0.000                      0                  105        0.082        0.000                      0                  105  
-**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.448        0.000                      0                  100        0.281        0.000                      0                  100  
-
-
-------------------------------------------------------------------------------------------------
-| User Ignored Path Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                      clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                          
-(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_in_diff[0]                                                                          
-(none)                                                                                      clk_sys_in_diff[0]                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-
-
-------------------------------------------------------------------------------------------------
-| Unconstrained Path Table
-| ------------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                      clk_out_lf1_mmcm_sys_clk                                                                                                                                                                
-(none)                                                                                      clkfbout_mmcm_sys_clk                                                                                                                                                                   
-(none)                                                                                                                                                                                  clk_sys_in_diff[0]                                                                          
-(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-
-
-------------------------------------------------------------------------------------------------
-| Timing Details
-| --------------
-------------------------------------------------------------------------------------------------
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  clk_sys_in_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             2.171ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.542ns  (logic 0.711ns (27.969%)  route 1.831ns (72.031%))
-  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.353     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.054     6.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
-                         net (fo=1, routed)           0.344     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
-    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.137     7.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
-    SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.326     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
-                         clock pessimism              0.253     9.639    
-                         clock uncertainty           -0.035     9.603    
-    SLICE_X37Y100        FDCE (Setup_fdce_C_D)        0.034     9.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.637    
-                         arrival time                          -7.467    
-  -------------------------------------------------------------------
-                         slack                                  2.171    
-
-Slack (MET) :             2.328ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.756ns  (logic 0.500ns (18.145%)  route 2.256ns (81.855%))
-  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.054     7.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
-                         net (fo=1, routed)           0.278     7.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
-    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.137     7.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
-                         clock pessimism              0.253     9.807    
-                         clock uncertainty           -0.035     9.771    
-    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.066     9.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.837    
-                         arrival time                          -7.509    
-  -------------------------------------------------------------------
-                         slack                                  2.328    
-
-Slack (MET) :             2.444ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.517ns  (logic 0.711ns (28.247%)  route 1.806ns (71.753%))
-  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
-                         net (fo=1, routed)           0.212     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
-    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.137     7.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.442    
-  -------------------------------------------------------------------
-                         slack                                  2.444    
-
-Slack (MET) :             2.461ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.526ns  (logic 0.563ns (22.291%)  route 1.963ns (77.709%))
-  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT3 (Prop_lut3_I1_O)        0.043     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2/O
-                         net (fo=2, routed)           0.371     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2_n_0
-    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
-                         clock pessimism              0.328     9.882    
-                         clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.065     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.911    
-                         arrival time                          -7.450    
-  -------------------------------------------------------------------
-                         slack                                  2.461    
-
-Slack (MET) :             2.490ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.563ns  (logic 0.395ns (15.414%)  route 2.168ns (84.586%))
-  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.043     7.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
-                         net (fo=1, routed)           0.190     7.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.043     7.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
-                         net (fo=1, routed)           0.000     7.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.033     9.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.806    
-                         arrival time                          -7.316    
-  -------------------------------------------------------------------
-                         slack                                  2.490    
-
-Slack (MET) :             2.492ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.494ns  (logic 0.658ns (26.386%)  route 1.836ns (73.614%))
-  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
-  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.047     7.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
-                         net (fo=1, routed)           0.244     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
-    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.134     7.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
-                         clock pessimism              0.328     9.882    
-                         clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.064     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.910    
-                         arrival time                          -7.418    
-  -------------------------------------------------------------------
-                         slack                                  2.492    
-
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.437ns  (logic 0.705ns (28.929%)  route 1.732ns (71.071%))
-  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.366     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.050     6.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
-                         net (fo=1, routed)           0.232     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.135     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
-                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
-                         clock pessimism              0.328     9.884    
-                         clock uncertainty           -0.035     9.848    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.034     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.882    
-                         arrival time                          -7.362    
-  -------------------------------------------------------------------
-                         slack                                  2.521    
-
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.440ns  (logic 0.606ns (24.839%)  route 1.834ns (75.161%))
-  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
-                         net (fo=1, routed)           0.240     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_27
-    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.043     7.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X34Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
-  -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.364    
-  -------------------------------------------------------------------
-                         slack                                  2.521    
-
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.181ns  (logic 0.352ns (16.137%)  route 1.829ns (83.864%))
-  Logic Levels:           3  (LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.929ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.631     4.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.223     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/Q
-                         net (fo=6, routed)           0.677     5.829    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[11]
-    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.043     5.872 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2/O
-                         net (fo=5, routed)           0.565     6.437    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2_n_0
-    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.043     6.480 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6/O
-                         net (fo=5, routed)           0.587     7.067    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
-    SLICE_X49Y101        LUT6 (Prop_lut6_I4_O)        0.043     7.110 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]_i_1/O
-                         net (fo=1, routed)           0.000     7.110    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     9.379    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/C
-                         clock pessimism              0.253     9.633    
-                         clock uncertainty           -0.035     9.597    
-    SLICE_X49Y101        FDRE (Setup_fdre_C_D)        0.034     9.631    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]
-  -------------------------------------------------------------------
-                         required time                          9.631    
-                         arrival time                          -7.110    
-  -------------------------------------------------------------------
-                         slack                                  2.521    
-
-Slack (MET) :             2.543ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.069ns  (logic 0.395ns (19.089%)  route 1.674ns (80.911%))
-  Logic Levels:           4  (LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns = ( 9.381 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.326ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.223     4.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/Q
-                         net (fo=3, routed)           0.540     5.518    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[16]
-    SLICE_X41Y100        LUT6 (Prop_lut6_I1_O)        0.043     5.561 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
-                         net (fo=3, routed)           0.366     5.927    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
-    SLICE_X42Y100        LUT5 (Prop_lut5_I0_O)        0.043     5.970 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
-                         net (fo=3, routed)           0.194     6.164    vio_mmcm_lock_reset/inst/DECODER_INST/s_den_o
-    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.043     6.207 f  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3/O
-                         net (fo=1, routed)           0.249     6.456    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3_n_0
-    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.043     6.499 r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_1/O
-                         net (fo=4, routed)           0.326     6.825    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_4_0
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     9.381    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/C
-                         clock pessimism              0.326     9.708    
-                         clock uncertainty           -0.035     9.672    
-    SLICE_X43Y101        FDRE (Setup_fdre_C_R)       -0.304     9.368    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]
-  -------------------------------------------------------------------
-                         required time                          9.368    
-                         arrival time                          -6.825    
-  -------------------------------------------------------------------
-                         slack                                  2.543    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.066ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.402ns  (logic 0.224ns (55.759%)  route 0.178ns (44.240%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/Q
-                         net (fo=1, routed)           0.178     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[6]
-    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.066     2.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3/O
-                         net (fo=1, routed)           0.000     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3_n_0
-    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[2])
-                                                      0.051     2.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[2]
-                         net (fo=1, routed)           0.000     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_5
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.530    
-  -------------------------------------------------------------------
-                         slack                                  0.066    
-
-Slack (MET) :             0.077ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.178ns
-    Clock Pessimism Removal (CPR):    0.384ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.681     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.100     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/Q
-                         net (fo=1, routed)           0.096     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
-    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-                         clock pessimism             -0.384     2.189    
-    SLICE_X46Y98         RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.108     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.297    
-                         arrival time                           2.374    
-  -------------------------------------------------------------------
-                         slack                                  0.077    
-
-Slack (MET) :             0.079ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.229ns  (logic 0.091ns (39.788%)  route 0.138ns (60.212%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.502ns
-    Source Clock Delay      (SCD):    2.178ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.681     2.178    vio_mmcm_lock_reset/inst/bus_clk
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.091     2.269 r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/Q
-                         net (fo=1, routed)           0.138     2.407    vio_mmcm_lock_reset/inst/DECODER_INST/Q[7]
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.848     2.502    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/C
-                         clock pessimism             -0.184     2.317    
-    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.011     2.328    vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]
-  -------------------------------------------------------------------
-                         required time                         -2.328    
-                         arrival time                           2.407    
-  -------------------------------------------------------------------
-                         slack                                  0.079    
-
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.269ns  (logic 0.100ns (37.111%)  route 0.169ns (62.889%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.507ns
-    Source Clock Delay      (SCD):    2.182ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.685     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.100     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/Q
-                         net (fo=2, routed)           0.169     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[0]
-    SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-                         clock pessimism             -0.184     2.322    
-    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.047     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.369    
-                         arrival time                           2.452    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.090ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.426ns  (logic 0.248ns (58.254%)  route 0.178ns (41.746%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/Q
-                         net (fo=1, routed)           0.178     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[6]
-    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.066     2.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3/O
-                         net (fo=1, routed)           0.000     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3_n_0
-    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[3])
-                                                      0.075     2.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[3]
-                         net (fo=1, routed)           0.000     2.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_4
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.554    
-  -------------------------------------------------------------------
-                         slack                                  0.090    
-
-Slack (MET) :             0.095ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.418ns  (logic 0.155ns (37.063%)  route 0.263ns (62.937%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.126ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.629     2.126    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.091     2.217 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/Q
-                         net (fo=1, routed)           0.263     2.481    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test[5]
-    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.064     2.545 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]_i_1/O
-                         net (fo=1, routed)           0.000     2.545    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/C
-                         clock pessimism             -0.184     2.389    
-    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]
-  -------------------------------------------------------------------
-                         required time                         -2.449    
-                         arrival time                           2.545    
-  -------------------------------------------------------------------
-                         slack                                  0.095    
-
-Slack (MET) :             0.095ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.431ns  (logic 0.201ns (46.600%)  route 0.230ns (53.400%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/Q
-                         net (fo=2, routed)           0.230     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[0]
-    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.028     2.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6/O
-                         net (fo=1, routed)           0.000     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6_n_0
-    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_O[0])
-                                                      0.055     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_7
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.560    
-  -------------------------------------------------------------------
-                         slack                                  0.095    
-
-Slack (MET) :             0.098ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.434ns  (logic 0.220ns (50.742%)  route 0.214ns (49.258%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/Q
-                         net (fo=1, routed)           0.214     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[3]
-    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.064     2.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3/O
-                         net (fo=1, routed)           0.000     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3_n_0
-    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_O[3])
-                                                      0.049     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1/O[3]
-                         net (fo=1, routed)           0.000     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_4
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.562    
-  -------------------------------------------------------------------
-                         slack                                  0.098    
-
-Slack (MET) :             0.099ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.420ns  (logic 0.146ns (34.771%)  route 0.274ns (65.229%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X42Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/Q
-                         net (fo=1, routed)           0.274     2.520    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[2]_0[1]
-    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.028     2.548 r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out[1]_i_1/O
-                         net (fo=1, routed)           0.000     2.548    vio_mmcm_lock_reset/inst/DECODER_INST/data_info_probe_in[1]
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/C
-                         clock pessimism             -0.184     2.389    
-    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.449    
-                         arrival time                           2.548    
-  -------------------------------------------------------------------
-                         slack                                  0.099    
-
-Slack (MET) :             0.100ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.284ns  (logic 0.100ns (35.211%)  route 0.184ns (64.789%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.507ns
-    Source Clock Delay      (SCD):    2.185ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.688     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.100     2.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/Q
-                         net (fo=2, routed)           0.184     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[1]
-    SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-                         clock pessimism             -0.184     2.322    
-    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.047     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.369    
-                         arrival time                           2.469    
-  -------------------------------------------------------------------
-                         slack                                  0.100    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_sys_in_diff[0]
-Waveform(ns):       { 0.000 2.500 }
-Period(ns):         5.000
-Sources:            { clk_sys_in_diff[0] }
-
-Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
-Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1  clk_sys_in_BUFG_inst/I
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X43Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X42Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X37Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X40Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X39Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X36Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       29.615ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             29.615ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.310ns  (logic 0.796ns (24.045%)  route 2.514ns (75.955%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.542     7.551    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
-  -------------------------------------------------------------------
-                         required time                         37.298    
-                         arrival time                          -7.683    
-  -------------------------------------------------------------------
-                         slack                                 29.615    
-
-Slack (MET) :             29.619ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.305ns  (logic 0.796ns (24.087%)  route 2.509ns (75.913%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.536     7.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.064    37.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
-  -------------------------------------------------------------------
-                         required time                         37.296    
-                         arrival time                          -7.677    
-  -------------------------------------------------------------------
-                         slack                                 29.619    
-
-Slack (MET) :             29.619ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.306ns  (logic 0.796ns (24.080%)  route 2.510ns (75.920%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.537     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
-                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
-  -------------------------------------------------------------------
-                         required time                         37.297    
-                         arrival time                          -7.678    
-  -------------------------------------------------------------------
-                         slack                                 29.619    
-
-Slack (MET) :             29.624ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.301ns  (logic 0.796ns (24.110%)  route 2.505ns (75.890%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.533     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
-  -------------------------------------------------------------------
-                         required time                         37.298    
-                         arrival time                          -7.674    
-  -------------------------------------------------------------------
-                         slack                                 29.624    
-
-Slack (MET) :             29.709ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.215ns  (logic 0.796ns (24.755%)  route 2.419ns (75.245%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.447     7.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
-                         net (fo=1, routed)           0.000     7.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
-  -------------------------------------------------------------------
-                         required time                         37.297    
-                         arrival time                          -7.588    
-  -------------------------------------------------------------------
-                         slack                                 29.709    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.054ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.212ns  (logic 0.100ns (47.163%)  route 0.112ns (52.837%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.639ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
-                         net (fo=2, routed)           0.112     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
-                         clock pessimism             -0.453     2.186    
-    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.129     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
-  -------------------------------------------------------------------
-                         required time                         -2.315    
-                         arrival time                           2.369    
-  -------------------------------------------------------------------
-                         slack                                  0.054    
-
-Slack (MET) :             0.067ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.211ns  (logic 0.100ns (47.428%)  route 0.111ns (52.572%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.639ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
-                         net (fo=2, routed)           0.111     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-                         clock pessimism             -0.453     2.186    
-    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.115     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
-  -------------------------------------------------------------------
-                         required time                         -2.301    
-                         arrival time                           2.368    
-  -------------------------------------------------------------------
-                         slack                                  0.067    
-
-Slack (MET) :             0.075ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.083%)  route 0.106ns (53.917%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
-                         net (fo=2, routed)           0.106     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.093     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
-  -------------------------------------------------------------------
-                         required time                         -2.278    
-                         arrival time                           2.354    
-  -------------------------------------------------------------------
-                         slack                                  0.075    
-
-Slack (MET) :             0.086ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.713ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.493ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
-    SLICE_X43Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.100     2.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
-                         net (fo=1, routed)           0.056     2.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
-    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.028     2.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
-                         net (fo=1, routed)           0.000     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.922     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
-                         clock pessimism             -0.493     2.220    
-    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.087     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
-  -------------------------------------------------------------------
-                         required time                         -2.307    
-                         arrival time                           2.393    
-  -------------------------------------------------------------------
-                         slack                                  0.086    
-
-Slack (MET) :             0.091ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.669%)  route 0.152ns (60.331%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
-                         net (fo=2, routed)           0.152     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.132     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
-  -------------------------------------------------------------------
-                         required time                         -2.317    
-                         arrival time                           2.408    
-  -------------------------------------------------------------------
-                         slack                                  0.091    
-
-Slack (MET) :             0.093ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.777%)  route 0.108ns (54.223%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
-                         net (fo=2, routed)           0.108     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.077     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
-  -------------------------------------------------------------------
-                         required time                         -2.262    
-                         arrival time                           2.355    
-  -------------------------------------------------------------------
-                         slack                                  0.093    
-
-Slack (MET) :             0.100ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.450ns  (logic 0.128ns (28.452%)  route 0.322ns (71.548%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.713ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.293ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X41Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
-                         net (fo=25, routed)          0.322     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
-    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.028     2.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
-                         net (fo=1, routed)           0.000     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.922     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
-                         clock pessimism             -0.293     2.420    
-    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.087     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
-  -------------------------------------------------------------------
-                         required time                         -2.507    
-                         arrival time                           2.607    
-  -------------------------------------------------------------------
-                         slack                                  0.100    
-
-Slack (MET) :             0.102ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.201ns  (logic 0.091ns (45.304%)  route 0.110ns (54.695%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.639ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.110     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
-                         clock pessimism             -0.453     2.186    
-    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.070     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.256    
-                         arrival time                           2.358    
-  -------------------------------------------------------------------
-                         slack                                  0.102    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.208ns
-    Clock Pessimism Removal (CPR):    0.504ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.682     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.100     2.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
-                         net (fo=1, routed)           0.055     2.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
-                         clock pessimism             -0.504     2.208    
-    SLICE_X45Y95         FDCE (Hold_fdce_C_D)         0.047     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.255    
-                         arrival time                           2.363    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    0.484ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.628     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X49Y103        FDCE (Prop_fdce_C_Q)         0.100     2.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
-                         net (fo=1, routed)           0.055     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
-                         clock pessimism             -0.484     2.154    
-    SLICE_X49Y103        FDCE (Hold_fdce_C_D)         0.047     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.201    
-                         arrival time                           2.309    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-Waveform(ns):       { 0.000 16.500 }
-Period(ns):         33.000
-Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }
-
-Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
-Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  mmcm_sys_clk_wiz/inst/clk_sys
-  To Clock:  mmcm_sys_clk_wiz/inst/clk_sys
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         mmcm_sys_clk_wiz/inst/clk_sys
-Waveform(ns):       { 0.000 5.000 }
-Period(ns):         10.000
-Sources:            { mmcm_sys_clk_wiz/inst/clk_sys }
-
-Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_out_lf1_mmcm_sys_clk
-  To Clock:  clk_out_lf1_mmcm_sys_clk
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_out_lf1_mmcm_sys_clk
-Waveform(ns):       { 0.000 83.333 }
-Period(ns):         166.667
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }
-
-Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I              n/a            1.408         166.667     165.258    BUFGCTRL_X0Y0    mmcm_sys_clk_wiz/inst/clkout1_buf/I
-Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         166.667     165.596    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clkfbout_mmcm_sys_clk
-  To Clock:  clkfbout_mmcm_sys_clk
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clkfbout_mmcm_sys_clk
-Waveform(ns):       { 0.000 25.000 }
-Period(ns):         50.000
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }
-
-Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I               n/a            1.408         50.000      48.592     BUFGCTRL_X0Y3    mmcm_sys_clk_wiz/inst/clkf_buf/I
-Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_in_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack       32.337ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             32.337ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.570ns  (logic 0.204ns (35.761%)  route 0.366ns (64.239%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X49Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X49Y104        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.366     0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X48Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X48Y105        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         32.907    
-                         arrival time                          -0.570    
-  -------------------------------------------------------------------
-                         slack                                 32.337    
-
-Slack (MET) :             32.366ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.546ns  (logic 0.204ns (37.382%)  route 0.342ns (62.618%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.342     0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X43Y95         FDCE (Setup_fdce_C_D)       -0.088    32.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         32.912    
-                         arrival time                          -0.546    
-  -------------------------------------------------------------------
-                         slack                                 32.366    
-
-Slack (MET) :             32.393ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.598ns  (logic 0.223ns (37.291%)  route 0.375ns (62.709%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.375     0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.598    
-  -------------------------------------------------------------------
-                         slack                                 32.393    
-
-Slack (MET) :             32.442ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.468ns  (logic 0.204ns (43.611%)  route 0.264ns (56.389%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.264     0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X47Y104        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.910    
-                         arrival time                          -0.468    
-  -------------------------------------------------------------------
-                         slack                                 32.442    
-
-Slack (MET) :             32.484ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.506ns  (logic 0.223ns (44.057%)  route 0.283ns (55.943%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.283     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         32.990    
-                         arrival time                          -0.506    
-  -------------------------------------------------------------------
-                         slack                                 32.484    
-
-Slack (MET) :             32.486ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.505ns  (logic 0.223ns (44.185%)  route 0.282ns (55.815%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.282     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X49Y105        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.505    
-  -------------------------------------------------------------------
-                         slack                                 32.486    
-
-Slack (MET) :             32.489ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.502ns  (logic 0.223ns (44.413%)  route 0.279ns (55.587%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.279     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X48Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X48Y105        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.502    
-  -------------------------------------------------------------------
-                         slack                                 32.489    
-
-Slack (MET) :             32.494ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.497ns  (logic 0.223ns (44.902%)  route 0.274ns (55.098%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.497    
-  -------------------------------------------------------------------
-                         slack                                 32.494    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack        4.321ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             4.321ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.590ns  (logic 0.204ns (34.583%)  route 0.386ns (65.417%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.386     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X48Y104        FDCE (Setup_fdce_C_D)       -0.089     4.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.911    
-                         arrival time                          -0.590    
-  -------------------------------------------------------------------
-                         slack                                  4.321    
-
-Slack (MET) :             4.358ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.633ns  (logic 0.223ns (35.234%)  route 0.410ns (64.766%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.410     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X49Y103        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.633    
-  -------------------------------------------------------------------
-                         slack                                  4.358    
-
-Slack (MET) :             4.362ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.629ns  (logic 0.259ns (41.183%)  route 0.370ns (58.817%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.370     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.629    
-  -------------------------------------------------------------------
-                         slack                                  4.362    
-
-Slack (MET) :             4.371ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.619ns  (logic 0.223ns (35.999%)  route 0.396ns (64.001%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.396     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X48Y104        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.990    
-                         arrival time                          -0.619    
-  -------------------------------------------------------------------
-                         slack                                  4.371    
-
-Slack (MET) :             4.394ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.597ns  (logic 0.223ns (37.325%)  route 0.374ns (62.675%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.374     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X45Y95         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.597    
-  -------------------------------------------------------------------
-                         slack                                  4.394    
-
-Slack (MET) :             4.400ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.510ns  (logic 0.236ns (46.280%)  route 0.274ns (53.720%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.274     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.910    
-                         arrival time                          -0.510    
-  -------------------------------------------------------------------
-                         slack                                  4.400    
-
-Slack (MET) :             4.412ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.496ns  (logic 0.204ns (41.137%)  route 0.292ns (58.863%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.292     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X45Y95         FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.908    
-                         arrival time                          -0.496    
-  -------------------------------------------------------------------
-                         slack                                  4.412    
-
-Slack (MET) :             4.506ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.484ns  (logic 0.223ns (46.099%)  route 0.261ns (53.901%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.261     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X49Y103        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.990    
-                         arrival time                          -0.484    
-  -------------------------------------------------------------------
-                         slack                                  4.506    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  clk_sys_in_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             3.382ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.180    
-  -------------------------------------------------------------------
-                         slack                                  3.382    
-
-Slack (MET) :             3.382ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.180    
-  -------------------------------------------------------------------
-                         slack                                  3.382    
-
-Slack (MET) :             3.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.384    
-
-Slack (MET) :             3.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.384    
-
-Slack (MET) :             3.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.384    
-
-Slack (MET) :             3.418ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDPE (Recov_fdpe_C_PRE)     -0.178     9.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.595    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.418    
-
-Slack (MET) :             3.455ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.106    
-  -------------------------------------------------------------------
-                         slack                                  3.455    
-
-Slack (MET) :             3.455ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.106    
-  -------------------------------------------------------------------
-                         slack                                  3.455    
-
-Slack (MET) :             3.568ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.238ns  (logic 0.259ns (20.929%)  route 0.979ns (79.071%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.979     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -5.993    
-  -------------------------------------------------------------------
-                         slack                                  3.568    
-
-Slack (MET) :             3.584ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.225ns  (logic 0.259ns (21.144%)  route 0.966ns (78.856%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.966     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
-                         clock pessimism              0.253     9.812    
-                         clock uncertainty           -0.035     9.776    
-    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
-  -------------------------------------------------------------------
-                         required time                          9.564    
-                         arrival time                          -5.981    
-  -------------------------------------------------------------------
-                         slack                                  3.584    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.343    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
-  -------------------------------------------------------------------
-                         required time                         -2.343    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.343    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.228ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.420ns  (logic 0.100ns (23.823%)  route 0.320ns (76.177%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.577ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.320     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X40Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
-                         clock pessimism             -0.184     2.392    
-    SLICE_X40Y94         FDPE (Remov_fdpe_C_PRE)     -0.072     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
-  -------------------------------------------------------------------
-                         required time                         -2.320    
-                         arrival time                           2.548    
-  -------------------------------------------------------------------
-                         slack                                  0.228    
-
-Slack (MET) :             0.228ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.420ns  (logic 0.100ns (23.823%)  route 0.320ns (76.177%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.577ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.320     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X40Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
-                         clock pessimism             -0.184     2.392    
-    SLICE_X40Y94         FDPE (Remov_fdpe_C_PRE)     -0.072     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.320    
-                         arrival time                           2.548    
-  -------------------------------------------------------------------
-                         slack                                  0.228    
-
-Slack (MET) :             0.247ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.207ns  (logic 0.100ns (48.397%)  route 0.107ns (51.603%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.501ns
-    Source Clock Delay      (SCD):    2.127ns
-    Clock Pessimism Removal (CPR):    0.344ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.630     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X44Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.227 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.107     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X47Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.847     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.344     2.156    
-    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.087    
-                         arrival time                           2.334    
-  -------------------------------------------------------------------
-                         slack                                  0.247    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       30.448ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             30.448ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.379ns  (logic 0.352ns (14.796%)  route 2.027ns (85.204%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.406     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X42Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X42Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
-                         clock pessimism              0.531    37.329    
-                         clock uncertainty           -0.035    37.294    
-    SLICE_X42Y106        FDCE (Recov_fdce_C_CLR)     -0.154    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
-  -------------------------------------------------------------------
-                         required time                         37.140    
-                         arrival time                          -6.692    
-  -------------------------------------------------------------------
-                         slack                                 30.448    
-
-Slack (MET) :             30.448ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.379ns  (logic 0.352ns (14.796%)  route 2.027ns (85.204%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.406     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X42Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X42Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
-                         clock pessimism              0.531    37.329    
-                         clock uncertainty           -0.035    37.294    
-    SLICE_X42Y106        FDCE (Recov_fdce_C_CLR)     -0.154    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
-  -------------------------------------------------------------------
-                         required time                         37.140    
-                         arrival time                          -6.692    
-  -------------------------------------------------------------------
-                         slack                                 30.448    
-
-Slack (MET) :             30.448ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.379ns  (logic 0.352ns (14.796%)  route 2.027ns (85.204%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.406     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X42Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X42Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
-                         clock pessimism              0.531    37.329    
-                         clock uncertainty           -0.035    37.294    
-    SLICE_X42Y106        FDCE (Recov_fdce_C_CLR)     -0.154    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
-  -------------------------------------------------------------------
-                         required time                         37.140    
-                         arrival time                          -6.692    
-  -------------------------------------------------------------------
-                         slack                                 30.448    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.281ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.185ns  (logic 0.091ns (49.077%)  route 0.094ns (50.923%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.714ns
-    Source Clock Delay      (SCD):    2.210ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.684     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X40Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y95         FDPE (Prop_fdpe_C_Q)         0.091     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
-                         net (fo=1, routed)           0.094     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
-    SLICE_X40Y96         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.923     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X40Y96         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
-                         clock pessimism             -0.490     2.224    
-    SLICE_X40Y96         FDPE (Remov_fdpe_C_PRE)     -0.110     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
-  -------------------------------------------------------------------
-                         required time                         -2.114    
-                         arrival time                           2.396    
-  -------------------------------------------------------------------
-                         slack                                  0.281    
-
-Slack (MET) :             0.282ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.263ns  (logic 0.100ns (37.986%)  route 0.163ns (62.014%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.606ns
-    Source Clock Delay      (SCD):    2.122ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.596     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X51Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y105        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.163     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X52Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.815     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X52Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
-                         clock pessimism             -0.453     2.153    
-    SLICE_X52Y104        FDCE (Remov_fdce_C_CLR)     -0.050     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.103    
-                         arrival time                           2.386    
-  -------------------------------------------------------------------
-                         slack                                  0.282    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.299ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.244ns  (logic 0.100ns (41.031%)  route 0.144ns (58.969%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.640ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.470ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X43Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.100     2.256 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.144     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
-    SLICE_X45Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
-                         clock pessimism             -0.470     2.170    
-    SLICE_X45Y103        FDCE (Remov_fdce_C_CLR)     -0.069     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.101    
-                         arrival time                           2.400    
-  -------------------------------------------------------------------
-                         slack                                  0.299    
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  clk_sys_in_diff[0]
-
-Max Delay             7 Endpoints
-Min Delay             7 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.818ns  (logic 0.266ns (32.523%)  route 0.552ns (67.477%))
-  Logic Levels:           1  (LUT1=1)
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.347     5.324    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.043     5.367 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.205     5.572    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.711ns  (logic 0.223ns (31.380%)  route 0.488ns (68.620%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.551ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.488     5.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.623ns  (logic 0.223ns (35.780%)  route 0.400ns (64.220%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.400     5.377    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.543ns  (logic 0.223ns (41.036%)  route 0.320ns (58.964%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.549ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.320     5.297    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.490     4.549    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.491ns  (logic 0.223ns (45.411%)  route 0.268ns (54.589%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.268     5.245    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.442ns  (logic 0.223ns (50.487%)  route 0.219ns (49.513%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.551ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.219     5.195    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.411ns  (logic 0.223ns (54.289%)  route 0.188ns (45.711%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.188     5.164    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.098     2.326    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.218ns  (logic 0.100ns (45.935%)  route 0.118ns (54.065%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.576ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.118     2.346    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.236ns  (logic 0.100ns (42.360%)  route 0.136ns (57.640%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.136     2.365    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.271ns  (logic 0.100ns (36.843%)  route 0.171ns (63.157%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.171     2.400    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.293ns  (logic 0.100ns (34.100%)  route 0.193ns (65.900%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.193     2.422    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.336ns  (logic 0.100ns (29.794%)  route 0.236ns (70.206%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.576ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.236     2.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.402ns  (logic 0.128ns (31.849%)  route 0.274ns (68.151%))
-  Logic Levels:           1  (LUT1=1)
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.173     2.401    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.028     2.429 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.101     2.530    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_in_diff[0]
-
-Max Delay            78 Endpoints
-Min Delay            86 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.243ns  (logic 0.713ns (57.369%)  route 0.530ns (42.631%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X46Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y104        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
-                         net (fo=1, routed)           0.530     5.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.203ns  (logic 0.713ns (59.293%)  route 0.490ns (40.707%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
-                         net (fo=1, routed)           0.490     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.144ns  (logic 0.692ns (60.499%)  route 0.452ns (39.501%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X46Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y104        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.692     5.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
-                         net (fo=1, routed)           0.452     5.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.085ns  (logic 0.696ns (64.174%)  route 0.389ns (35.826%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
-                         net (fo=1, routed)           0.389     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.709ns (66.058%)  route 0.364ns (33.942%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
-                         net (fo=1, routed)           0.364     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.713ns (66.434%)  route 0.360ns (33.566%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
-                         net (fo=1, routed)           0.360     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.069ns  (logic 0.704ns (65.837%)  route 0.365ns (34.163%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.704     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
-                         net (fo=1, routed)           0.365     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.068ns  (logic 0.702ns (65.743%)  route 0.366ns (34.257%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
-                         net (fo=1, routed)           0.366     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.060ns  (logic 0.696ns (65.644%)  route 0.364ns (34.356%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
-                         net (fo=1, routed)           0.364     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.001ns  (logic 0.709ns (70.862%)  route 0.292ns (29.138%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
-                         net (fo=1, routed)           0.292     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.190ns  (logic 0.091ns (47.982%)  route 0.099ns (52.018%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.506ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.091     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
-                         net (fo=2, routed)           0.099     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.784%)  route 0.108ns (54.216%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.091     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
-                         net (fo=2, routed)           0.108     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.100ns (50.109%)  route 0.100ns (49.891%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.506ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
-                         net (fo=2, routed)           0.100     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.207ns  (logic 0.107ns (51.767%)  route 0.100ns (48.233%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.505ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
-    SLICE_X38Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.107     2.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
-                         net (fo=2, routed)           0.100     2.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
-    SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.851     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.153ns  (logic 0.091ns (59.506%)  route 0.062ns (40.494%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.581ns
-    Source Clock Delay      (SCD):    2.213ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.687     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.091     2.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
-                         net (fo=2, routed)           0.062     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.211ns  (logic 0.100ns (47.377%)  route 0.111ns (52.623%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
-                         net (fo=19, routed)          0.111     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.154ns  (logic 0.091ns (58.903%)  route 0.063ns (41.097%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.581ns
-    Source Clock Delay      (SCD):    2.213ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.687     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.091     2.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
-                         net (fo=2, routed)           0.063     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.214ns  (logic 0.100ns (46.744%)  route 0.114ns (53.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
-                         net (fo=2, routed)           0.114     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.215ns  (logic 0.100ns (46.526%)  route 0.115ns (53.474%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
-                         net (fo=2, routed)           0.115     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.162ns  (logic 0.100ns (61.859%)  route 0.062ns (38.141%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.581ns
-    Source Clock Delay      (SCD):    2.213ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.687     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.100     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
-                         net (fo=2, routed)           0.062     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
-    SLICE_X35Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X35Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay            94 Endpoints
-Min Delay           102 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X40Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.091     2.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.097     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
-    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.644ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.097     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
-    SLICE_X36Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.853     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X36Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.644ns
-    Source Clock Delay      (SCD):    2.130ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.633     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X36Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.091     2.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
-                         net (fo=1, routed)           0.097     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
-    SLICE_X36Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.853     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X36Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X39Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.091     2.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.106     2.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
-    SLICE_X39Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X39Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.643ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.106     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
-    SLICE_X37Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.852     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X37Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.093     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
-    SLICE_X38Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X38Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.641ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X38Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
-    SLICE_X38Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.850     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X38Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.231ns  (logic 0.100ns (43.339%)  route 0.131ns (56.661%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.125ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.628     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.100     2.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.131     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X39Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.147     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
-    SLICE_X39Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X39Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.644ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.149     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
-    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.853     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_out_lf1_mmcm_sys_clk
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
-  Destination:            clk_sys_out
-                            (output port)
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        7.970ns  (logic 2.730ns (34.248%)  route 5.241ns (65.752%))
-  Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk fall edge)
-                                                     83.333    83.333 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    83.333 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    85.269    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -4.498    80.771 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           2.469    83.240    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    83.333 f  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           2.772    86.105    clk_6MHz
-    Y23                  OBUF (Prop_obuf_I_O)         2.637    88.741 f  OBUF_sys_clk/O
-                         net (fo=0)                   0.000    88.741    clk_sys_out
-    Y23                                                               f  clk_sys_out (OUT)
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
-  Destination:            clk_sys_out
-                            (output port)
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        3.419ns  (logic 1.334ns (39.011%)  route 2.086ns (60.989%))
-  Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk rise edge)
-                                                      0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           0.959     0.959    clk_6MHz
-    Y23                  OBUF (Prop_obuf_I_O)         1.308     2.266 r  OBUF_sys_clk/O
-                         net (fo=0)                   0.000     2.266    clk_sys_out
-    Y23                                                               r  clk_sys_out (OUT)
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clkfbout_mmcm_sys_clk
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        4.498ns  (logic 0.093ns (2.068%)  route 4.405ns (97.932%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk fall edge)
-                                                     25.000    25.000 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    26.936    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -4.498    22.438 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           2.469    24.907    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    25.000 f  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           1.936    26.936    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        1.914ns  (logic 0.026ns (1.358%)  route 1.888ns (98.642%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk rise edge)
-                                                      0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           0.761     0.761    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  clk_sys_in_diff[0]
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                            (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        3.690ns  (logic 0.000ns (0.000%)  route 3.690ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           3.690     3.690    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                            (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.014ns  (logic 0.000ns (0.000%)  route 2.014ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           2.014     2.014    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay           257 Endpoints
-Min Delay           257 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.335ns  (logic 0.237ns (10.152%)  route 2.098ns (89.848%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.214     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.232ns  (logic 0.043ns (1.927%)  route 2.189ns (98.073%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.581     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X43Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.319     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X43Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.352ns  (logic 0.000ns (0.000%)  route 0.352ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.352     0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X37Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X37Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
-                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X39Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X39Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
-                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
-
-
-
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx
deleted file mode 100644
index 42ac8b7..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb
deleted file mode 100644
index c931f89..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
deleted file mode 100644
index 239294f..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpt
+++ /dev/null
@@ -1,8701 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:05 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation
-| Design       : KC705_top
-| Device       : 7k325t-ffg900
-| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Timing Summary Report
-
-------------------------------------------------------------------------------------------------
-| Timer Settings
-| --------------
-------------------------------------------------------------------------------------------------
-
-  Enable Multi Corner Analysis               :  Yes
-  Enable Pessimism Removal                   :  Yes
-  Pessimism Removal Resolution               :  Nearest Common Node
-  Enable Input Delay Default Clock           :  No
-  Enable Preset / Clear Arcs                 :  No
-  Disable Flight Delays                      :  No
-  Ignore I/O Paths                           :  No
-  Timing Early Launch at Borrowing Latches   :  No
-  Borrow Time for Max Delay Exceptions       :  Yes
-  Merge Timing Exceptions                    :  Yes
-  Inter-SLR Compensation                     :  Conservative
-
-  Corner  Analyze    Analyze    
-  Name    Max Paths  Min Paths  
-  ------  ---------  ---------  
-  Slow    Yes        Yes        
-  Fast    Yes        Yes        
-
-
-------------------------------------------------------------------------------------------------
-| Report Methodology
-| ------------------
-------------------------------------------------------------------------------------------------
-
-Rule       Severity          Description                                         Violations  
----------  ----------------  --------------------------------------------------  ----------  
-TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
-TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
-LUTAR-1    Warning           LUT drives async reset alert                        4           
-
-Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.
-
-
-
-check_timing report
-
-Table of Contents
------------------
-1. checking no_clock (0)
-2. checking constant_clock (0)
-3. checking pulse_width_clock (0)
-4. checking unconstrained_internal_endpoints (0)
-5. checking no_input_delay (0)
-6. checking no_output_delay (0)
-7. checking multiple_clock (0)
-8. checking generated_clocks (0)
-9. checking loops (0)
-10. checking partial_input_delay (0)
-11. checking partial_output_delay (0)
-12. checking latch_loops (0)
-
-1. checking no_clock (0)
-------------------------
- There are 0 register/latch pins with no clock.
-
-
-2. checking constant_clock (0)
-------------------------------
- There are 0 register/latch pins with constant_clock.
-
-
-3. checking pulse_width_clock (0)
----------------------------------
- There are 0 register/latch pins which need pulse_width check
-
-
-4. checking unconstrained_internal_endpoints (0)
-------------------------------------------------
- There are 0 pins that are not constrained for maximum delay.
-
- There are 0 pins that are not constrained for maximum delay due to constant clock.
-
-
-5. checking no_input_delay (0)
-------------------------------
- There are 0 input ports with no input delay specified.
-
- There are 0 input ports with no input delay but user has a false path constraint.
-
-
-6. checking no_output_delay (0)
--------------------------------
- There are 0 ports with no output delay specified.
-
- There are 0 ports with no output delay but user has a false path constraint
-
- There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
-
-
-7. checking multiple_clock (0)
-------------------------------
- There are 0 register/latch pins with multiple clocks.
-
-
-8. checking generated_clocks (0)
---------------------------------
- There are 0 generated clocks that are not connected to a clock source.
-
-
-9. checking loops (0)
----------------------
- There are 0 combinational loops in the design.
-
-
-10. checking partial_input_delay (0)
-------------------------------------
- There are 0 input ports with partial input delay specified.
-
-
-11. checking partial_output_delay (0)
--------------------------------------
- There are 0 ports with partial output delay specified.
-
-
-12. checking latch_loops (0)
-----------------------------
- There are 0 combinational latch loops in the design through latch input
-
-
-
-------------------------------------------------------------------------------------------------
-| Design Timing Summary
-| ---------------------
-------------------------------------------------------------------------------------------------
-
-    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-      2.171        0.000                      0                 2031        0.054        0.000                      0                 2015        1.732        0.000                       0                  1039  
-
-
-All user specified timing constraints are met.
-
-
-------------------------------------------------------------------------------------------------
-| Clock Summary
-| -------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
------                                                                                       ------------         ----------      --------------
-clk_sys_in_diff[0]                                                                          {0.000 2.500}        5.000           200.000         
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
-mmcm_sys_clk_wiz/inst/clk_sys                                                               {0.000 5.000}        10.000          100.000         
-  clk_out_lf1_mmcm_sys_clk                                                                  {0.000 83.333}       166.667         6.000           
-  clkfbout_mmcm_sys_clk                                                                     {0.000 25.000}       50.000          20.000          
-
-
-------------------------------------------------------------------------------------------------
-| Intra Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
------                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-clk_sys_in_diff[0]                                                                                2.171        0.000                      0                  882        0.066        0.000                      0                  882        1.732        0.000                       0                   550  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.615        0.000                      0                  928        0.054        0.000                      0                  928       15.732        0.000                       0                   483  
-mmcm_sys_clk_wiz/inst/clk_sys                                                                                                                                                                                                                 3.000        0.000                       0                     1  
-  clk_out_lf1_mmcm_sys_clk                                                                                                                                                                                                                   46.693        0.000                       0                     2  
-  clkfbout_mmcm_sys_clk                                                                                                                                                                                                                      48.592        0.000                       0                     3  
-
-
-------------------------------------------------------------------------------------------------
-| Inter Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_in_diff[0]                                                                               32.337        0.000                      0                    8                                                                        
-clk_sys_in_diff[0]                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.321        0.000                      0                    8                                                                        
-
-
-------------------------------------------------------------------------------------------------
-| Other Path Groups Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-**async_default**                                                                           clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                                3.382        0.000                      0                  105        0.082        0.000                      0                  105  
-**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.448        0.000                      0                  100        0.281        0.000                      0                  100  
-
-
-------------------------------------------------------------------------------------------------
-| User Ignored Path Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                      clk_sys_in_diff[0]                                                                          clk_sys_in_diff[0]                                                                          
-(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_sys_in_diff[0]                                                                          
-(none)                                                                                      clk_sys_in_diff[0]                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-
-
-------------------------------------------------------------------------------------------------
-| Unconstrained Path Table
-| ------------------------
-------------------------------------------------------------------------------------------------
-
-Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
-----------                                                                                  ----------                                                                                  --------                                                                                  
-(none)                                                                                      clk_out_lf1_mmcm_sys_clk                                                                                                                                                                
-(none)                                                                                      clkfbout_mmcm_sys_clk                                                                                                                                                                   
-(none)                                                                                                                                                                                  clk_sys_in_diff[0]                                                                          
-(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
-
-
-------------------------------------------------------------------------------------------------
-| Timing Details
-| --------------
-------------------------------------------------------------------------------------------------
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  clk_sys_in_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             2.171ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.542ns  (logic 0.711ns (27.969%)  route 1.831ns (72.031%))
-  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.353     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.054     6.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
-                         net (fo=1, routed)           0.344     7.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
-    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.137     7.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
-    SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.326     9.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
-                         clock pessimism              0.253     9.639    
-                         clock uncertainty           -0.035     9.603    
-    SLICE_X37Y100        FDCE (Setup_fdce_C_D)        0.034     9.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.637    
-                         arrival time                          -7.467    
-  -------------------------------------------------------------------
-                         slack                                  2.171    
-
-Slack (MET) :             2.328ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.756ns  (logic 0.500ns (18.145%)  route 2.256ns (81.855%))
-  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.054     7.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9/O
-                         net (fo=1, routed)           0.278     7.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_n_0
-    SLICE_X38Y98         LUT6 (Prop_lut6_I4_O)        0.137     7.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
-                         clock pessimism              0.253     9.807    
-                         clock uncertainty           -0.035     9.771    
-    SLICE_X38Y98         FDCE (Setup_fdce_C_D)        0.066     9.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.837    
-                         arrival time                          -7.509    
-  -------------------------------------------------------------------
-                         slack                                  2.328    
-
-Slack (MET) :             2.444ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.517ns  (logic 0.711ns (28.247%)  route 1.806ns (71.753%))
-  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.054     7.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
-                         net (fo=1, routed)           0.212     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
-    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.137     7.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X35Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X35Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.442    
-  -------------------------------------------------------------------
-                         slack                                  2.444    
-
-Slack (MET) :             2.461ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.526ns  (logic 0.563ns (22.291%)  route 1.963ns (77.709%))
-  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT3 (Prop_lut3_I1_O)        0.043     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2/O
-                         net (fo=2, routed)           0.371     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2_n_0
-    SLICE_X38Y99         LUT5 (Prop_lut5_I1_O)        0.043     7.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_24
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
-                         clock pessimism              0.328     9.882    
-                         clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.065     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.911    
-                         arrival time                          -7.450    
-  -------------------------------------------------------------------
-                         slack                                  2.461    
-
-Slack (MET) :             2.490ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.563ns  (logic 0.395ns (15.414%)  route 2.168ns (84.586%))
-  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
-    SLICE_X44Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y105        FDPE (Prop_fdpe_C_Q)         0.223     4.977 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
-                         net (fo=12, routed)          0.799     5.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/EMPTY_O
-    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.043     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_12/O
-                         net (fo=2, routed)           0.524     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_2
-    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.043     6.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_3/O
-                         net (fo=25, routed)          0.655     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[18]
-    SLICE_X39Y98         LUT5 (Prop_lut5_I2_O)        0.043     7.084 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
-                         net (fo=1, routed)           0.190     7.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I0_O)        0.043     7.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
-                         net (fo=1, routed)           0.000     7.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.033     9.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.806    
-                         arrival time                          -7.316    
-  -------------------------------------------------------------------
-                         slack                                  2.490    
-
-Slack (MET) :             2.492ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.494ns  (logic 0.658ns (26.386%)  route 1.836ns (73.614%))
-  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
-  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.457     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[14]
-    SLICE_X37Y96         LUT6 (Prop_lut6_I2_O)        0.137     6.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
-                         net (fo=22, routed)          0.686     6.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2_n_0
-    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.047     7.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2/O
-                         net (fo=1, routed)           0.244     7.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_2_n_0
-    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.134     7.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.494     9.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
-                         clock pessimism              0.328     9.882    
-                         clock uncertainty           -0.035     9.846    
-    SLICE_X38Y99         FDCE (Setup_fdce_C_D)        0.064     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.910    
-                         arrival time                          -7.418    
-  -------------------------------------------------------------------
-                         slack                                  2.492    
-
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.437ns  (logic 0.705ns (28.929%)  route 1.732ns (71.071%))
-  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.366     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.050     6.995 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
-                         net (fo=1, routed)           0.232     7.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
-    SLICE_X37Y98         LUT3 (Prop_lut3_I1_O)        0.135     7.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
-                         net (fo=1, routed)           0.000     7.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
-                         clock pessimism              0.328     9.884    
-                         clock uncertainty           -0.035     9.848    
-    SLICE_X37Y98         FDCE (Setup_fdce_C_D)        0.034     9.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
-  -------------------------------------------------------------------
-                         required time                          9.882    
-                         arrival time                          -7.362    
-  -------------------------------------------------------------------
-                         slack                                  2.521    
-
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.440ns  (logic 0.606ns (24.839%)  route 1.834ns (75.161%))
-  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.925ns
-    Clock Pessimism Removal (CPR):    0.328ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.627     4.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.204     5.129 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
-                         net (fo=12, routed)          0.448     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
-    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.136     5.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2/O
-                         net (fo=5, routed)           0.358     6.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[16]_i_2_n_0
-    SLICE_X39Y96         LUT6 (Prop_lut6_I5_O)        0.137     6.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/g0_b0__9_i_18/O
-                         net (fo=1, routed)           0.328     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/in_idle_mode_reg_0
-    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.043     6.579 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/g0_b0__9_i_4/O
-                         net (fo=22, routed)          0.460     7.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
-    SLICE_X35Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
-                         net (fo=1, routed)           0.240     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_27
-    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.043     7.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-                         clock pessimism              0.328     9.887    
-                         clock uncertainty           -0.035     9.851    
-    SLICE_X34Y99         FDCE (Setup_fdce_C_D)        0.034     9.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
-  -------------------------------------------------------------------
-                         required time                          9.885    
-                         arrival time                          -7.364    
-  -------------------------------------------------------------------
-                         slack                                  2.521    
-
-Slack (MET) :             2.521ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.181ns  (logic 0.352ns (16.137%)  route 1.829ns (83.864%))
-  Logic Levels:           3  (LUT5=1 LUT6=2)
-  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.929ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.631     4.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.223     5.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/Q
-                         net (fo=6, routed)           0.677     5.829    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[11]
-    SLICE_X44Y97         LUT5 (Prop_lut5_I1_O)        0.043     5.872 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2/O
-                         net (fo=5, routed)           0.565     6.437    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[9]_i_2_n_0
-    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.043     6.480 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6/O
-                         net (fo=5, routed)           0.587     7.067    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[15]_i_6_n_0
-    SLICE_X49Y101        LUT6 (Prop_lut6_I4_O)        0.043     7.110 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]_i_1/O
-                         net (fo=1, routed)           0.000     7.110    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[11]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     9.379    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X49Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]/C
-                         clock pessimism              0.253     9.633    
-                         clock uncertainty           -0.035     9.597    
-    SLICE_X49Y101        FDRE (Setup_fdre_C_D)        0.034     9.631    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[11]
-  -------------------------------------------------------------------
-                         required time                          9.631    
-                         arrival time                          -7.110    
-  -------------------------------------------------------------------
-                         slack                                  2.521    
-
-Slack (MET) :             2.543ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        2.069ns  (logic 0.395ns (19.089%)  route 1.674ns (80.911%))
-  Logic Levels:           4  (LUT5=1 LUT6=3)
-  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns = ( 9.381 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.326ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.223     4.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]/Q
-                         net (fo=3, routed)           0.540     5.518    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[16]
-    SLICE_X41Y100        LUT6 (Prop_lut6_I1_O)        0.043     5.561 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
-                         net (fo=3, routed)           0.366     5.927    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
-    SLICE_X42Y100        LUT5 (Prop_lut5_I0_O)        0.043     5.970 f  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
-                         net (fo=3, routed)           0.194     6.164    vio_mmcm_lock_reset/inst/DECODER_INST/s_den_o
-    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.043     6.207 f  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3/O
-                         net (fo=1, routed)           0.249     6.456    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_3_n_0
-    SLICE_X42Y100        LUT6 (Prop_lut6_I0_O)        0.043     6.499 r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_1/O
-                         net (fo=4, routed)           0.326     6.825    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en[4]_i_4_0
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     9.381    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X43Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]/C
-                         clock pessimism              0.326     9.708    
-                         clock uncertainty           -0.035     9.672    
-    SLICE_X43Y101        FDRE (Setup_fdre_C_R)       -0.304     9.368    vio_mmcm_lock_reset/inst/DECODER_INST/wr_en_reg[2]
-  -------------------------------------------------------------------
-                         required time                          9.368    
-                         arrival time                          -6.825    
-  -------------------------------------------------------------------
-                         slack                                  2.543    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.066ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.402ns  (logic 0.224ns (55.759%)  route 0.178ns (44.240%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/Q
-                         net (fo=1, routed)           0.178     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[6]
-    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.066     2.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3/O
-                         net (fo=1, routed)           0.000     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3_n_0
-    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[2])
-                                                      0.051     2.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[2]
-                         net (fo=1, routed)           0.000     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_5
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.530    
-  -------------------------------------------------------------------
-                         slack                                  0.066    
-
-Slack (MET) :             0.077ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.178ns
-    Clock Pessimism Removal (CPR):    0.384ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.681     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
-    SLICE_X47Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.100     2.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/Q
-                         net (fo=1, routed)           0.096     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
-    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-                         clock pessimism             -0.384     2.189    
-    SLICE_X46Y98         RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.108     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.297    
-                         arrival time                           2.374    
-  -------------------------------------------------------------------
-                         slack                                  0.077    
-
-Slack (MET) :             0.079ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.229ns  (logic 0.091ns (39.788%)  route 0.138ns (60.212%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.502ns
-    Source Clock Delay      (SCD):    2.178ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.681     2.178    vio_mmcm_lock_reset/inst/bus_clk
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.091     2.269 r  vio_mmcm_lock_reset/inst/bus_data_int_reg[7]/Q
-                         net (fo=1, routed)           0.138     2.407    vio_mmcm_lock_reset/inst/DECODER_INST/Q[7]
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.848     2.502    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]/C
-                         clock pessimism             -0.184     2.317    
-    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.011     2.328    vio_mmcm_lock_reset/inst/DECODER_INST/probe_out_modified_reg[7]
-  -------------------------------------------------------------------
-                         required time                         -2.328    
-                         arrival time                           2.407    
-  -------------------------------------------------------------------
-                         slack                                  0.079    
-
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.269ns  (logic 0.100ns (37.111%)  route 0.169ns (62.889%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.507ns
-    Source Clock Delay      (SCD):    2.182ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.685     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.100     2.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/Q
-                         net (fo=2, routed)           0.169     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[0]
-    SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-                         clock pessimism             -0.184     2.322    
-    SLICE_X37Y104        FDRE (Hold_fdre_C_D)         0.047     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.369    
-                         arrival time                           2.452    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.090ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.426ns  (logic 0.248ns (58.254%)  route 0.178ns (41.746%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/Q
-                         net (fo=1, routed)           0.178     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[6]
-    SLICE_X40Y99         LUT3 (Prop_lut3_I0_O)        0.066     2.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3/O
-                         net (fo=1, routed)           0.000     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3_n_0
-    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[3])
-                                                      0.075     2.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[3]
-                         net (fo=1, routed)           0.000     2.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_4
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.554    
-  -------------------------------------------------------------------
-                         slack                                  0.090    
-
-Slack (MET) :             0.095ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.418ns  (logic 0.155ns (37.063%)  route 0.263ns (62.937%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.126ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.629     2.126    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.091     2.217 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test_reg[5]/Q
-                         net (fo=1, routed)           0.263     2.481    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_test[5]
-    SLICE_X47Y99         LUT6 (Prop_lut6_I3_O)        0.064     2.545 r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]_i_1/O
-                         net (fo=1, routed)           0.000     2.545    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do[5]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/sl_iport_i[1]
-    SLICE_X47Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]/C
-                         clock pessimism             -0.184     2.389    
-    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/U_XSDB_SLAVE/reg_do_reg[5]
-  -------------------------------------------------------------------
-                         required time                         -2.449    
-                         arrival time                           2.545    
-  -------------------------------------------------------------------
-                         slack                                  0.095    
-
-Slack (MET) :             0.095ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.431ns  (logic 0.201ns (46.600%)  route 0.230ns (53.400%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/Q
-                         net (fo=2, routed)           0.230     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[0]
-    SLICE_X40Y98         LUT3 (Prop_lut3_I1_O)        0.028     2.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6/O
-                         net (fo=1, routed)           0.000     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6_n_0
-    SLICE_X40Y98         CARRY4 (Prop_carry4_S[0]_O[0])
-                                                      0.055     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1/O[0]
-                         net (fo=1, routed)           0.000     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_7
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.560    
-  -------------------------------------------------------------------
-                         slack                                  0.095    
-
-Slack (MET) :             0.098ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.434ns  (logic 0.220ns (50.742%)  route 0.214ns (49.258%))
-  Logic Levels:           2  (CARRY4=1 LUT3=1)
-  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/Q
-                         net (fo=1, routed)           0.214     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[3]
-    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.064     2.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3/O
-                         net (fo=1, routed)           0.000     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3_n_0
-    SLICE_X40Y98         CARRY4 (Prop_carry4_S[3]_O[3])
-                                                      0.049     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1/O[3]
-                         net (fo=1, routed)           0.000     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1_n_4
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
-    SLICE_X40Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.071     2.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.464    
-                         arrival time                           2.562    
-  -------------------------------------------------------------------
-                         slack                                  0.098    
-
-Slack (MET) :             0.099ns  (arrival time - required time)
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.420ns  (logic 0.146ns (34.771%)  route 0.274ns (65.229%))
-  Logic Levels:           1  (LUT6=1)
-  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X42Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.118     2.246 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/Bus_Data_out_reg[1]/Q
-                         net (fo=1, routed)           0.274     2.520    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[2]_0[1]
-    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.028     2.548 r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out[1]_i_1/O
-                         net (fo=1, routed)           0.000     2.548    vio_mmcm_lock_reset/inst/DECODER_INST/data_info_probe_in[1]
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X48Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]/C
-                         clock pessimism             -0.184     2.389    
-    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.060     2.449    vio_mmcm_lock_reset/inst/DECODER_INST/Bus_data_out_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.449    
-                         arrival time                           2.548    
-  -------------------------------------------------------------------
-                         slack                                  0.099    
-
-Slack (MET) :             0.100ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.284ns  (logic 0.100ns (35.211%)  route 0.184ns (64.789%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.507ns
-    Source Clock Delay      (SCD):    2.185ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.688     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.100     2.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/Q
-                         net (fo=2, routed)           0.184     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[1]
-    SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-                         clock pessimism             -0.184     2.322    
-    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.047     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.369    
-                         arrival time                           2.469    
-  -------------------------------------------------------------------
-                         slack                                  0.100    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_sys_in_diff[0]
-Waveform(ns):       { 0.000 2.500 }
-Period(ns):         5.000
-Sources:            { clk_sys_in_diff[0] }
-
-Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
-Min Period        n/a     BUFG/I      n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1  clk_sys_in_BUFG_inst/I
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X43Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X44Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X42Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X37Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X40Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X39Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X36Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
-Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X38Y102  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         2.500       1.732      SLICE_X46Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       29.615ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
-PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             29.615ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.310ns  (logic 0.796ns (24.045%)  route 2.514ns (75.955%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.542     7.551    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
-                         net (fo=1, routed)           0.000     7.683    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
-  -------------------------------------------------------------------
-                         required time                         37.298    
-                         arrival time                          -7.683    
-  -------------------------------------------------------------------
-                         slack                                 29.615    
-
-Slack (MET) :             29.619ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.305ns  (logic 0.796ns (24.087%)  route 2.509ns (75.913%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.536     7.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
-                         net (fo=1, routed)           0.000     7.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.064    37.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
-  -------------------------------------------------------------------
-                         required time                         37.296    
-                         arrival time                          -7.677    
-  -------------------------------------------------------------------
-                         slack                                 29.619    
-
-Slack (MET) :             29.619ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.306ns  (logic 0.796ns (24.080%)  route 2.510ns (75.920%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.537     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y109        LUT3 (Prop_lut3_I1_O)        0.132     7.678 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
-                         net (fo=1, routed)           0.000     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y109        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
-  -------------------------------------------------------------------
-                         required time                         37.297    
-                         arrival time                          -7.678    
-  -------------------------------------------------------------------
-                         slack                                 29.619    
-
-Slack (MET) :             29.624ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.301ns  (logic 0.796ns (24.110%)  route 2.505ns (75.890%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.533     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
-                         net (fo=1, routed)           0.000     7.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.066    37.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
-  -------------------------------------------------------------------
-                         required time                         37.298    
-                         arrival time                          -7.674    
-  -------------------------------------------------------------------
-                         slack                                 29.624    
-
-Slack (MET) :             29.709ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        3.215ns  (logic 0.796ns (24.755%)  route 2.419ns (75.245%))
-  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
-  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.372ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.452     4.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X48Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.204     4.576 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
-                         net (fo=50, routed)          0.774     5.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
-    SLICE_X45Y111        LUT4 (Prop_lut4_I2_O)        0.123     5.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
-                         net (fo=2, routed)           0.729     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
-    SLICE_X45Y108        LUT6 (Prop_lut6_I4_O)        0.043     6.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
-                         net (fo=1, routed)           0.000     6.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
-    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
-                                                      0.193     6.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
-                         net (fo=1, routed)           0.000     6.439    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
-    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
-                                                      0.053     6.492 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
-                         net (fo=4, routed)           0.470     6.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
-    SLICE_X49Y108        LUT5 (Prop_lut5_I1_O)        0.048     7.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
-                         net (fo=7, routed)           0.447     7.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
-    SLICE_X50Y108        LUT3 (Prop_lut3_I1_O)        0.132     7.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
-                         net (fo=1, routed)           0.000     7.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.259    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X50Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
-                         clock pessimism              0.531    37.267    
-                         clock uncertainty           -0.035    37.232    
-    SLICE_X50Y108        FDRE (Setup_fdre_C_D)        0.065    37.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
-  -------------------------------------------------------------------
-                         required time                         37.297    
-                         arrival time                          -7.588    
-  -------------------------------------------------------------------
-                         slack                                 29.709    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-Slack (MET) :             29.730ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.855ns  (logic 0.503ns (17.620%)  route 2.352ns (82.380%))
-  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
-  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.799ns = ( 36.799 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.695     5.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT5 (Prop_lut5_I3_O)        0.043     5.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     6.371 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     6.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     7.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322    36.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
-                         clock pessimism              0.531    37.330    
-                         clock uncertainty           -0.035    37.295    
-    SLICE_X40Y108        FDRE (Setup_fdre_C_R)       -0.397    36.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
-  -------------------------------------------------------------------
-                         required time                         36.898    
-                         arrival time                          -7.168    
-  -------------------------------------------------------------------
-                         slack                                 29.730    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.054ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.212ns  (logic 0.100ns (47.163%)  route 0.112ns (52.837%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.639ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
-                         net (fo=2, routed)           0.112     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
-                         clock pessimism             -0.453     2.186    
-    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.129     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
-  -------------------------------------------------------------------
-                         required time                         -2.315    
-                         arrival time                           2.369    
-  -------------------------------------------------------------------
-                         slack                                  0.054    
-
-Slack (MET) :             0.067ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.211ns  (logic 0.100ns (47.428%)  route 0.111ns (52.572%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.639ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
-                         net (fo=2, routed)           0.111     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-                         clock pessimism             -0.453     2.186    
-    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.115     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
-  -------------------------------------------------------------------
-                         required time                         -2.301    
-                         arrival time                           2.368    
-  -------------------------------------------------------------------
-                         slack                                  0.067    
-
-Slack (MET) :             0.075ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.083%)  route 0.106ns (53.917%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
-                         net (fo=2, routed)           0.106     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.093     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
-  -------------------------------------------------------------------
-                         required time                         -2.278    
-                         arrival time                           2.354    
-  -------------------------------------------------------------------
-                         slack                                  0.075    
-
-Slack (MET) :             0.086ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.713ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.493ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
-    SLICE_X43Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.100     2.309 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
-                         net (fo=1, routed)           0.056     2.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
-    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.028     2.393 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
-                         net (fo=1, routed)           0.000     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.922     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
-                         clock pessimism             -0.493     2.220    
-    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.087     2.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
-  -------------------------------------------------------------------
-                         required time                         -2.307    
-                         arrival time                           2.393    
-  -------------------------------------------------------------------
-                         slack                                  0.086    
-
-Slack (MET) :             0.091ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.252ns  (logic 0.100ns (39.669%)  route 0.152ns (60.331%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
-                         net (fo=2, routed)           0.152     2.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.132     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
-  -------------------------------------------------------------------
-                         required time                         -2.317    
-                         arrival time                           2.408    
-  -------------------------------------------------------------------
-                         slack                                  0.091    
-
-Slack (MET) :             0.093ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.777%)  route 0.108ns (54.223%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.091     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
-                         net (fo=2, routed)           0.108     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-                         clock pessimism             -0.453     2.185    
-    SLICE_X46Y103        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.077     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
-  -------------------------------------------------------------------
-                         required time                         -2.262    
-                         arrival time                           2.355    
-  -------------------------------------------------------------------
-                         slack                                  0.093    
-
-Slack (MET) :             0.100ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.450ns  (logic 0.128ns (28.452%)  route 0.322ns (71.548%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.713ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.293ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X41Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
-                         net (fo=25, routed)          0.322     2.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
-    SLICE_X42Y98         LUT5 (Prop_lut5_I2_O)        0.028     2.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1/O
-                         net (fo=1, routed)           0.000     2.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_1
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.922     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
-    SLICE_X42Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
-                         clock pessimism             -0.293     2.420    
-    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.087     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
-  -------------------------------------------------------------------
-                         required time                         -2.507    
-                         arrival time                           2.607    
-  -------------------------------------------------------------------
-                         slack                                  0.100    
-
-Slack (MET) :             0.102ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.201ns  (logic 0.091ns (45.304%)  route 0.110ns (54.695%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.639ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.091     2.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
-                         net (fo=2, routed)           0.110     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.848     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
-                         clock pessimism             -0.453     2.186    
-    SLICE_X46Y102        RAMD32 (Hold_ramd32_CLK_I)
-                                                      0.070     2.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
-  -------------------------------------------------------------------
-                         required time                         -2.256    
-                         arrival time                           2.358    
-  -------------------------------------------------------------------
-                         slack                                  0.102    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.208ns
-    Clock Pessimism Removal (CPR):    0.504ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.682     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.100     2.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
-                         net (fo=1, routed)           0.055     2.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
-                         clock pessimism             -0.504     2.208    
-    SLICE_X45Y95         FDCE (Hold_fdce_C_D)         0.047     2.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.255    
-                         arrival time                           2.363    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-Slack (MET) :             0.108ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Hold (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.154ns
-    Clock Pessimism Removal (CPR):    0.484ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.628     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X49Y103        FDCE (Prop_fdce_C_Q)         0.100     2.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
-                         net (fo=1, routed)           0.055     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
-                         clock pessimism             -0.484     2.154    
-    SLICE_X49Y103        FDCE (Hold_fdce_C_D)         0.047     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.201    
-                         arrival time                           2.309    
-  -------------------------------------------------------------------
-                         slack                                  0.108    
-
-
-
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-Waveform(ns):       { 0.000 16.500 }
-Period(ns):         33.000
-Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }
-
-Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
-Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y112  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y104  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X39Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
-Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
-High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y103  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  mmcm_sys_clk_wiz/inst/clk_sys
-  To Clock:  mmcm_sys_clk_wiz/inst/clk_sys
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         mmcm_sys_clk_wiz/inst/clk_sys
-Waveform(ns):       { 0.000 5.000 }
-Period(ns):         10.000
-Sources:            { mmcm_sys_clk_wiz/inst/clk_sys }
-
-Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKIN1
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_out_lf1_mmcm_sys_clk
-  To Clock:  clk_out_lf1_mmcm_sys_clk
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clk_out_lf1_mmcm_sys_clk
-Waveform(ns):       { 0.000 83.333 }
-Period(ns):         166.667
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }
-
-Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I              n/a            1.408         166.667     165.258    BUFGCTRL_X0Y0    mmcm_sys_clk_wiz/inst/clkout1_buf/I
-Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         166.667     165.596    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clkfbout_mmcm_sys_clk
-  To Clock:  clkfbout_mmcm_sys_clk
-
-Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
-PW    :            0  Failing Endpoints,  Worst Slack       48.592ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Pulse Width Checks
---------------------------------------------------------------------------------------
-Clock Name:         clkfbout_mmcm_sys_clk
-Waveform(ns):       { 0.000 25.000 }
-Period(ns):         50.000
-Sources:            { mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }
-
-Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
-Min Period  n/a     BUFG/I               n/a            1.408         50.000      48.592     BUFGCTRL_X0Y3    mmcm_sys_clk_wiz/inst/clkf_buf/I
-Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_in_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack       32.337ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             32.337ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.570ns  (logic 0.204ns (35.761%)  route 0.366ns (64.239%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X49Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X49Y104        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.366     0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X48Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X48Y105        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         32.907    
-                         arrival time                          -0.570    
-  -------------------------------------------------------------------
-                         slack                                 32.337    
-
-Slack (MET) :             32.366ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.546ns  (logic 0.204ns (37.382%)  route 0.342ns (62.618%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.342     0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X43Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X43Y95         FDCE (Setup_fdce_C_D)       -0.088    32.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         32.912    
-                         arrival time                          -0.546    
-  -------------------------------------------------------------------
-                         slack                                 32.366    
-
-Slack (MET) :             32.393ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.598ns  (logic 0.223ns (37.291%)  route 0.375ns (62.709%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X45Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.375     0.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.598    
-  -------------------------------------------------------------------
-                         slack                                 32.393    
-
-Slack (MET) :             32.442ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.468ns  (logic 0.204ns (43.611%)  route 0.264ns (56.389%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.264     0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X47Y104        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         32.910    
-                         arrival time                          -0.468    
-  -------------------------------------------------------------------
-                         slack                                 32.442    
-
-Slack (MET) :             32.484ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.506ns  (logic 0.223ns (44.057%)  route 0.283ns (55.943%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.283     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         32.990    
-                         arrival time                          -0.506    
-  -------------------------------------------------------------------
-                         slack                                 32.484    
-
-Slack (MET) :             32.486ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.505ns  (logic 0.223ns (44.185%)  route 0.282ns (55.815%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.282     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X49Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X49Y105        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.505    
-  -------------------------------------------------------------------
-                         slack                                 32.486    
-
-Slack (MET) :             32.489ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.502ns  (logic 0.223ns (44.413%)  route 0.279ns (55.587%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X48Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X48Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.279     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X48Y105        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X48Y105        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.502    
-  -------------------------------------------------------------------
-                         slack                                 32.489    
-
-Slack (MET) :             32.494ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             clk_sys_in_diff[0]
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
-  Data Path Delay:        0.497ns  (logic 0.223ns (44.902%)  route 0.274ns (55.098%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 33.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.274     0.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X44Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                   33.000    33.000    
-    SLICE_X44Y95         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                         32.991    
-                         arrival time                          -0.497    
-  -------------------------------------------------------------------
-                         slack                                 32.494    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack        4.321ns,  Total Violation        0.000ns
-Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             4.321ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.590ns  (logic 0.204ns (34.583%)  route 0.386ns (65.417%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.386     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
-    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X48Y104        FDCE (Setup_fdce_C_D)       -0.089     4.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.911    
-                         arrival time                          -0.590    
-  -------------------------------------------------------------------
-                         slack                                  4.321    
-
-Slack (MET) :             4.358ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.633ns  (logic 0.223ns (35.234%)  route 0.410ns (64.766%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.410     0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X49Y103        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.633    
-  -------------------------------------------------------------------
-                         slack                                  4.358    
-
-Slack (MET) :             4.362ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.629ns  (logic 0.259ns (41.183%)  route 0.370ns (58.817%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
-                         net (fo=1, routed)           0.370     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.629    
-  -------------------------------------------------------------------
-                         slack                                  4.362    
-
-Slack (MET) :             4.371ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.619ns  (logic 0.223ns (35.999%)  route 0.396ns (64.001%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.396     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
-    SLICE_X48Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X48Y104        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.990    
-                         arrival time                          -0.619    
-  -------------------------------------------------------------------
-                         slack                                  4.371    
-
-Slack (MET) :             4.394ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.597ns  (logic 0.223ns (37.325%)  route 0.374ns (62.675%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
-    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
-                         net (fo=1, routed)           0.374     0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X45Y95         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
-  -------------------------------------------------------------------
-                         required time                          4.991    
-                         arrival time                          -0.597    
-  -------------------------------------------------------------------
-                         slack                                  4.394    
-
-Slack (MET) :             4.400ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.510ns  (logic 0.236ns (46.280%)  route 0.274ns (53.720%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X42Y96                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
-    SLICE_X42Y96         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
-                         net (fo=1, routed)           0.274     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X44Y96         FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                          4.910    
-                         arrival time                          -0.510    
-  -------------------------------------------------------------------
-                         slack                                  4.400    
-
-Slack (MET) :             4.412ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.496ns  (logic 0.204ns (41.137%)  route 0.292ns (58.863%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y95                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
-    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.292     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
-    SLICE_X45Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X45Y95         FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.908    
-                         arrival time                          -0.496    
-  -------------------------------------------------------------------
-                         slack                                  4.412    
-
-Slack (MET) :             4.506ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  Path Type:              Setup (Max at Slow Process Corner)
-  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
-  Data Path Delay:        0.484ns  (logic 0.223ns (46.099%)  route 0.261ns (53.901%))
-  Logic Levels:           0  
-  Timing Exception:       MaxDelay Path 5.000ns -datapath_only
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.261     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         max delay                    5.000     5.000    
-    SLICE_X49Y103        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
-  -------------------------------------------------------------------
-                         required time                          4.990    
-                         arrival time                          -0.484    
-  -------------------------------------------------------------------
-                         slack                                  4.506    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  clk_sys_in_diff[0]
-
-Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             3.382ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.180    
-  -------------------------------------------------------------------
-                         slack                                  3.382    
-
-Slack (MET) :             3.382ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.424ns  (logic 0.259ns (18.188%)  route 1.165ns (81.812%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.165     6.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.180    
-  -------------------------------------------------------------------
-                         slack                                  3.382    
-
-Slack (MET) :             3.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.384    
-
-Slack (MET) :             3.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.384    
-
-Slack (MET) :             3.384ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.384    
-
-Slack (MET) :             3.418ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.422ns  (logic 0.259ns (18.214%)  route 1.163ns (81.786%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.163     6.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y95         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y95         FDPE (Recov_fdpe_C_PRE)     -0.178     9.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
-  -------------------------------------------------------------------
-                         required time                          9.595    
-                         arrival time                          -6.178    
-  -------------------------------------------------------------------
-                         slack                                  3.418    
-
-Slack (MET) :             3.455ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.106    
-  -------------------------------------------------------------------
-                         slack                                  3.455    
-
-Slack (MET) :             3.455ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.350ns  (logic 0.259ns (19.182%)  route 1.091ns (80.818%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.091     6.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X36Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X36Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X36Y96         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -6.106    
-  -------------------------------------------------------------------
-                         slack                                  3.455    
-
-Slack (MET) :             3.568ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.238ns  (logic 0.259ns (20.929%)  route 0.979ns (79.071%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.555ns = ( 9.555 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.979     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X37Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.496     9.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X37Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
-                         clock pessimism              0.253     9.809    
-                         clock uncertainty           -0.035     9.773    
-    SLICE_X37Y97         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
-  -------------------------------------------------------------------
-                         required time                          9.561    
-                         arrival time                          -5.993    
-  -------------------------------------------------------------------
-                         slack                                  3.568    
-
-Slack (MET) :             3.584ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
-                            (recovery check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            5.000ns  (clk_sys_in_diff[0] rise@5.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        1.225ns  (logic 0.259ns (21.144%)  route 0.966ns (78.856%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.253ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.966     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      5.000     5.000 r  
-    AD12                                              0.000     5.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     5.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     7.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
-                         clock pessimism              0.253     9.812    
-                         clock uncertainty           -0.035     9.776    
-    SLICE_X34Y99         FDCE (Recov_fdce_C_CLR)     -0.212     9.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
-  -------------------------------------------------------------------
-                         required time                          9.564    
-                         arrival time                          -5.981    
-  -------------------------------------------------------------------
-                         slack                                  3.584    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.343    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
-  -------------------------------------------------------------------
-                         required time                         -2.343    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.082ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X38Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X38Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X38Y99         FDCE (Remov_fdce_C_CLR)     -0.050     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.343    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.082    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.101ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.296ns  (logic 0.118ns (39.832%)  route 0.178ns (60.168%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.578ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.118     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         0.178     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
-    SLICE_X39Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.924     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
-    SLICE_X39Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
-                         clock pessimism             -0.184     2.393    
-    SLICE_X39Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
-  -------------------------------------------------------------------
-                         required time                         -2.324    
-                         arrival time                           2.426    
-  -------------------------------------------------------------------
-                         slack                                  0.101    
-
-Slack (MET) :             0.228ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.420ns  (logic 0.100ns (23.823%)  route 0.320ns (76.177%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.577ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.320     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X40Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
-                         clock pessimism             -0.184     2.392    
-    SLICE_X40Y94         FDPE (Remov_fdpe_C_PRE)     -0.072     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
-  -------------------------------------------------------------------
-                         required time                         -2.320    
-                         arrival time                           2.548    
-  -------------------------------------------------------------------
-                         slack                                  0.228    
-
-Slack (MET) :             0.228ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.420ns  (logic 0.100ns (23.823%)  route 0.320ns (76.177%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.577ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    0.184ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
-    SLICE_X43Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
-                         net (fo=20, routed)          0.320     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
-    SLICE_X40Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.923     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X40Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
-                         clock pessimism             -0.184     2.392    
-    SLICE_X40Y94         FDPE (Remov_fdpe_C_PRE)     -0.072     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
-  -------------------------------------------------------------------
-                         required time                         -2.320    
-                         arrival time                           2.548    
-  -------------------------------------------------------------------
-                         slack                                  0.228    
-
-Slack (MET) :             0.247ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (clk_sys_in_diff[0] rise@0.000ns - clk_sys_in_diff[0] rise@0.000ns)
-  Data Path Delay:        0.207ns  (logic 0.100ns (48.397%)  route 0.107ns (51.603%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.501ns
-    Source Clock Delay      (SCD):    2.127ns
-    Clock Pessimism Removal (CPR):    0.344ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.630     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X44Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y104        FDPE (Prop_fdpe_C_Q)         0.100     2.227 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.107     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X47Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.847     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.344     2.156    
-    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.069     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.087    
-                         arrival time                           2.334    
-  -------------------------------------------------------------------
-                         slack                                  0.247    
-
-
-
-
-
----------------------------------------------------------------------------------------------------
-Path Group:  **async_default**
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Setup :            0  Failing Endpoints,  Worst Slack       30.448ns,  Total Violation        0.000ns
-Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
----------------------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             30.448ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.379ns  (logic 0.352ns (14.796%)  route 2.027ns (85.204%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.406     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X42Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X42Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
-                         clock pessimism              0.531    37.329    
-                         clock uncertainty           -0.035    37.294    
-    SLICE_X42Y106        FDCE (Recov_fdce_C_CLR)     -0.154    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
-  -------------------------------------------------------------------
-                         required time                         37.140    
-                         arrival time                          -6.692    
-  -------------------------------------------------------------------
-                         slack                                 30.448    
-
-Slack (MET) :             30.448ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.379ns  (logic 0.352ns (14.796%)  route 2.027ns (85.204%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.406     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X42Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X42Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
-                         clock pessimism              0.531    37.329    
-                         clock uncertainty           -0.035    37.294    
-    SLICE_X42Y106        FDCE (Recov_fdce_C_CLR)     -0.154    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
-  -------------------------------------------------------------------
-                         required time                         37.140    
-                         arrival time                          -6.692    
-  -------------------------------------------------------------------
-                         slack                                 30.448    
-
-Slack (MET) :             30.448ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.379ns  (logic 0.352ns (14.796%)  route 2.027ns (85.204%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.406     6.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X42Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X42Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
-                         clock pessimism              0.531    37.329    
-                         clock uncertainty           -0.035    37.294    
-    SLICE_X42Y106        FDCE (Recov_fdce_C_CLR)     -0.154    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
-  -------------------------------------------------------------------
-                         required time                         37.140    
-                         arrival time                          -6.692    
-  -------------------------------------------------------------------
-                         slack                                 30.448    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-Slack (MET) :             30.573ns  (required time - arrival time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Recovery (Max at Slow Process Corner)
-  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        2.198ns  (logic 0.352ns (16.014%)  route 1.846ns (83.986%))
-  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
-  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
-    Source Clock Delay      (SCD):    4.313ns
-    Clock Pessimism Removal (CPR):    0.531ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.393     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X51Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.223     4.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
-                         net (fo=1, routed)           0.448     4.984    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
-    SLICE_X50Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.027 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
-                         net (fo=5, routed)           0.723     5.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
-    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
-                         net (fo=2, routed)           0.451     6.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
-    SLICE_X42Y106        LUT1 (Prop_lut1_I0_O)        0.043     6.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
-                         net (fo=10, routed)          0.225     6.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
-    SLICE_X40Y106        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                     33.000    33.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
-    SLICE_X40Y106        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
-                         clock pessimism              0.531    37.331    
-                         clock uncertainty           -0.035    37.296    
-    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.212    37.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
-  -------------------------------------------------------------------
-                         required time                         37.084    
-                         arrival time                          -6.511    
-  -------------------------------------------------------------------
-                         slack                                 30.573    
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack (MET) :             0.281ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.185ns  (logic 0.091ns (49.077%)  route 0.094ns (50.923%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.714ns
-    Source Clock Delay      (SCD):    2.210ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.684     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X40Y95         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y95         FDPE (Prop_fdpe_C_Q)         0.091     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
-                         net (fo=1, routed)           0.094     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
-    SLICE_X40Y96         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.923     2.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X40Y96         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
-                         clock pessimism             -0.490     2.224    
-    SLICE_X40Y96         FDPE (Remov_fdpe_C_PRE)     -0.110     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
-  -------------------------------------------------------------------
-                         required time                         -2.114    
-                         arrival time                           2.396    
-  -------------------------------------------------------------------
-                         slack                                  0.281    
-
-Slack (MET) :             0.282ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.263ns  (logic 0.100ns (37.986%)  route 0.163ns (62.014%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.606ns
-    Source Clock Delay      (SCD):    2.122ns
-    Clock Pessimism Removal (CPR):    0.453ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.596     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
-    SLICE_X51Y105        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X51Y105        FDPE (Prop_fdpe_C_Q)         0.100     2.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
-                         net (fo=12, routed)          0.163     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
-    SLICE_X52Y104        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.815     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
-    SLICE_X52Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
-                         clock pessimism             -0.453     2.153    
-    SLICE_X52Y104        FDCE (Remov_fdce_C_CLR)     -0.050     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
-  -------------------------------------------------------------------
-                         required time                         -2.103    
-                         arrival time                           2.386    
-  -------------------------------------------------------------------
-                         slack                                  0.282    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.294ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.238ns  (logic 0.100ns (42.008%)  route 0.138ns (57.992%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.712ns
-    Source Clock Delay      (SCD):    2.209ns
-    Clock Pessimism Removal (CPR):    0.490ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
-    SLICE_X43Y97         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y97         FDPE (Prop_fdpe_C_Q)         0.100     2.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
-                         net (fo=16, routed)          0.138     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
-    SLICE_X44Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.921     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X44Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
-                         clock pessimism             -0.490     2.222    
-    SLICE_X44Y96         FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
-  -------------------------------------------------------------------
-                         required time                         -2.153    
-                         arrival time                           2.447    
-  -------------------------------------------------------------------
-                         slack                                  0.294    
-
-Slack (MET) :             0.299ns  (arrival time - required time)
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
-                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             **async_default**
-  Path Type:              Removal (Min at Fast Process Corner)
-  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
-  Data Path Delay:        0.244ns  (logic 0.100ns (41.031%)  route 0.144ns (58.969%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.640ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    0.470ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
-    SLICE_X43Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.100     2.256 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
-                         net (fo=20, routed)          0.144     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
-    SLICE_X45Y103        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
-    SLICE_X45Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
-                         clock pessimism             -0.470     2.170    
-    SLICE_X45Y103        FDCE (Remov_fdce_C_CLR)     -0.069     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
-  -------------------------------------------------------------------
-                         required time                         -2.101    
-                         arrival time                           2.400    
-  -------------------------------------------------------------------
-                         slack                                  0.299    
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  clk_sys_in_diff[0]
-
-Max Delay             7 Endpoints
-Min Delay             7 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.818ns  (logic 0.266ns (32.523%)  route 0.552ns (67.477%))
-  Logic Levels:           1  (LUT1=1)
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.347     5.324    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.043     5.367 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.205     5.572    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.711ns  (logic 0.223ns (31.380%)  route 0.488ns (68.620%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.551ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.488     5.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.623ns  (logic 0.223ns (35.780%)  route 0.400ns (64.220%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.400     5.377    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.543ns  (logic 0.223ns (41.036%)  route 0.320ns (58.964%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.549ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.320     5.297    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.490     4.549    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.491ns  (logic 0.223ns (45.411%)  route 0.268ns (54.589%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.268     5.245    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.442ns  (logic 0.223ns (50.487%)  route 0.219ns (49.513%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.551ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.219     5.195    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.492     4.551    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        0.411ns  (logic 0.223ns (54.289%)  route 0.188ns (45.711%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.381ns
-    Source Clock Delay      (SCD):    4.754ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.456     4.754    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.223     4.977 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.188     5.164    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/committ_int_reg/Q
-                         net (fo=2, routed)           0.098     2.326    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/in0
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/clk
-    SLICE_X45Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.218ns  (logic 0.100ns (45.935%)  route 0.118ns (54.065%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.576ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.118     2.346    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.236ns  (logic 0.100ns (42.360%)  route 0.136ns (57.640%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
-                         net (fo=1, routed)           0.136     2.365    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/out
-    SLICE_X43Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.271ns  (logic 0.100ns (36.843%)  route 0.171ns (63.157%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.574ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
-                         net (fo=3, routed)           0.171     2.400    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST_n_1
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.920     2.574    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/out
-    SLICE_X47Y98         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.293ns  (logic 0.100ns (34.100%)  route 0.193ns (65.900%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.193     2.422    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
-    SLICE_X44Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.336ns  (logic 0.100ns (29.794%)  route 0.236ns (70.206%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.576ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 r  vio_mmcm_lock_reset/inst/DECODER_INST/clear_int_reg/Q
-                         net (fo=19, routed)          0.236     2.464    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.922     2.576    vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
-    SLICE_X45Y99         FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
-
-Slack:                    inf
-  Source:                 vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.402ns  (logic 0.128ns (31.849%)  route 0.274ns (68.151%))
-  Logic Levels:           1  (LUT1=1)
-  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    vio_mmcm_lock_reset/inst/DECODER_INST/out
-    SLICE_X45Y101        FDRE                                         r  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.100     2.228 f  vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in_reg/Q
-                         net (fo=1, routed)           0.173     2.401    vio_mmcm_lock_reset/inst/DECODER_INST/Hold_probe_in
-    SLICE_X44Y100        LUT1 (Prop_lut1_I0_O)        0.028     2.429 r  vio_mmcm_lock_reset/inst/DECODER_INST/probe_in_reg[0]_i_1/O
-                         net (fo=1, routed)           0.101     2.530    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]_0
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/CE
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-  To Clock:  clk_sys_in_diff[0]
-
-Max Delay            78 Endpoints
-Min Delay            86 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.243ns  (logic 0.713ns (57.369%)  route 0.530ns (42.631%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X46Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y104        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
-                         net (fo=1, routed)           0.530     5.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.203ns  (logic 0.713ns (59.293%)  route 0.490ns (40.707%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
-                         net (fo=1, routed)           0.490     5.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.144ns  (logic 0.692ns (60.499%)  route 0.452ns (39.501%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
-    SLICE_X46Y104        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y104        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.692     5.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
-                         net (fo=1, routed)           0.452     5.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.085ns  (logic 0.696ns (64.174%)  route 0.389ns (35.826%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
-                         net (fo=1, routed)           0.389     5.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.709ns (66.058%)  route 0.364ns (33.942%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
-                         net (fo=1, routed)           0.364     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.073ns  (logic 0.713ns (66.434%)  route 0.360ns (33.566%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.713     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
-                         net (fo=1, routed)           0.360     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.069ns  (logic 0.704ns (65.837%)  route 0.365ns (34.163%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.704     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
-                         net (fo=1, routed)           0.365     5.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.068ns  (logic 0.702ns (65.743%)  route 0.366ns (34.257%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.702     5.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
-                         net (fo=1, routed)           0.366     5.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.060ns  (logic 0.696ns (65.644%)  route 0.364ns (34.356%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
-    SLICE_X46Y102        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y102        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.696     5.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
-                         net (fo=1, routed)           0.364     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.001ns  (logic 0.709ns (70.862%)  route 0.292ns (29.138%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    4.379ns
-    Source Clock Delay      (SCD):    4.374ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.454     4.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
-    SLICE_X46Y103        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
-  -------------------------------------------------------------------    -------------------
-    SLICE_X46Y103        RAMD32 (Prop_ramd32_CLK_O)
-                                                      0.709     5.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
-                         net (fo=1, routed)           0.292     5.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.320     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
-    SLICE_X47Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.190ns  (logic 0.091ns (47.982%)  route 0.099ns (52.018%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.506ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.091     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/Q
-                         net (fo=2, routed)           0.099     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[16]
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.199ns  (logic 0.091ns (45.784%)  route 0.108ns (54.216%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.091     2.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
-                         net (fo=2, routed)           0.108     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.100ns (50.109%)  route 0.100ns (49.891%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.506ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
-                         net (fo=2, routed)           0.100     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.852     2.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X39Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.207ns  (logic 0.107ns (51.767%)  route 0.100ns (48.233%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.505ns
-    Source Clock Delay      (SCD):    2.157ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.631     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
-    SLICE_X38Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y103        FDRE (Prop_fdre_C_Q)         0.107     2.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
-                         net (fo=2, routed)           0.100     2.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
-    SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.851     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.153ns  (logic 0.091ns (59.506%)  route 0.062ns (40.494%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.581ns
-    Source Clock Delay      (SCD):    2.213ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.687     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.091     2.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
-                         net (fo=2, routed)           0.062     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.211ns  (logic 0.100ns (47.377%)  route 0.111ns (52.623%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.503ns
-    Source Clock Delay      (SCD):    2.156ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.630     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X43Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
-                         net (fo=19, routed)          0.111     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.849     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.154ns  (logic 0.091ns (58.903%)  route 0.063ns (41.097%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.581ns
-    Source Clock Delay      (SCD):    2.213ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.687     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.091     2.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
-                         net (fo=2, routed)           0.063     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X35Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.214ns  (logic 0.100ns (46.744%)  route 0.114ns (53.256%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
-                         net (fo=2, routed)           0.114     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.215ns  (logic 0.100ns (46.526%)  route 0.115ns (53.474%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.504ns
-    Source Clock Delay      (SCD):    2.158ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.632     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
-    SLICE_X41Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
-                         net (fo=2, routed)           0.115     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
-    SLICE_X42Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.162ns  (logic 0.100ns (61.859%)  route 0.062ns (38.141%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.581ns
-    Source Clock Delay      (SCD):    2.213ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.687     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.100     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
-                         net (fo=2, routed)           0.062     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
-    SLICE_X35Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.927     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
-    SLICE_X35Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_sys_in_diff[0]
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay            94 Endpoints
-Min Delay           102 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.526ns  (logic 0.259ns (16.976%)  route 1.267ns (83.024%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.267     6.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        1.459ns  (logic 0.259ns (17.753%)  route 1.200ns (82.247%))
-  Logic Levels:           0  
-  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
-    Destination Clock Delay (DCD):    3.976ns
-    Source Clock Delay      (SCD):    4.756ns
-    Clock Pessimism Removal (CPR):    0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.299     3.205    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.458     4.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
-    SLICE_X38Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.259     5.015 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
-                         net (fo=176, routed)         1.200     6.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.499     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
-    SLICE_X34Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X40Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.091     2.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.097     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
-    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.644ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X36Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.097     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
-    SLICE_X36Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.853     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X36Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.188ns  (logic 0.091ns (48.342%)  route 0.097ns (51.658%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.644ns
-    Source Clock Delay      (SCD):    2.130ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.633     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X36Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.091     2.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
-                         net (fo=1, routed)           0.097     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
-    SLICE_X36Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.853     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X36Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X39Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.091     2.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.106     2.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
-    SLICE_X39Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X39Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.643ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X37Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
-                         net (fo=1, routed)           0.106     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
-    SLICE_X37Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.852     2.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X37Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X38Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.093     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
-    SLICE_X38Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X38Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.641ns
-    Source Clock Delay      (SCD):    2.128ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.631     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
-    SLICE_X38Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.107     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.093     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
-    SLICE_X38Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.850     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
-    SLICE_X38Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-                            (rising edge-triggered cell FDCE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.231ns  (logic 0.100ns (43.339%)  route 0.131ns (56.661%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.638ns
-    Source Clock Delay      (SCD):    2.125ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.628     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
-    SLICE_X47Y104        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.100     2.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
-                         net (fo=1, routed)           0.131     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.847     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
-    SLICE_X49Y103        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.642ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
-    SLICE_X39Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
-                         net (fo=1, routed)           0.147     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
-    SLICE_X39Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
-    SLICE_X39Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
-  Logic Levels:           0  
-  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
-    Destination Clock Delay (DCD):    2.644ns
-    Source Clock Delay      (SCD):    2.129ns
-    Clock Pessimism Removal (CPR):    -0.000ns
-  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.071ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-  Timing Exception:       False Path
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.083     1.471    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.632     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
-    SLICE_X37Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
-  -------------------------------------------------------------------    -------------------
-    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.091     2.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
-                         net (fo=1, routed)           0.149     2.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
-    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.853     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
-    SLICE_X37Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clk_out_lf1_mmcm_sys_clk
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
-  Destination:            clk_sys_out
-                            (output port)
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        7.970ns  (logic 2.730ns (34.248%)  route 5.241ns (65.752%))
-  Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk fall edge)
-                                                     83.333    83.333 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    83.333 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    85.269    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -4.498    80.771 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           2.469    83.240    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    83.333 f  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           2.772    86.105    clk_6MHz
-    Y23                  OBUF (Prop_obuf_I_O)         2.637    88.741 f  OBUF_sys_clk/O
-                         net (fo=0)                   0.000    88.741    clk_sys_out
-    Y23                                                               f  clk_sys_out (OUT)
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                            (clock source 'clk_out_lf1_mmcm_sys_clk'  {rise@0.000ns fall@83.333ns period=166.667ns})
-  Destination:            clk_sys_out
-                            (output port)
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        3.419ns  (logic 1.334ns (39.011%)  route 2.086ns (60.989%))
-  Logic Levels:           2  (BUFG=1 OBUF=1)
-  Clock Uncertainty:      0.605ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.551ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clk_out_lf1_mmcm_sys_clk rise edge)
-                                                      0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clk_out_lf1_mmcm_sys_clk
-    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkout1_buf/O
-                         net (fo=1, routed)           0.959     0.959    clk_6MHz
-    Y23                  OBUF (Prop_obuf_I_O)         1.308     2.266 r  OBUF_sys_clk/O
-                         net (fo=0)                   0.000     2.266    clk_sys_out
-    Y23                                                               r  clk_sys_out (OUT)
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  clkfbout_mmcm_sys_clk
-  To Clock:  
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  Path Group:             (none)
-  Path Type:              Max at Slow Process Corner
-  Data Path Delay:        4.498ns  (logic 0.093ns (2.068%)  route 4.405ns (97.932%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk fall edge)
-                                                     25.000    25.000 f  
-    BUFGCTRL_X0Y1        BUFG                         0.000    25.000 f  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.936    26.936    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -4.498    22.438 f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           2.469    24.907    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    25.000 f  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           1.936    26.936    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                            (clock source 'clkfbout_mmcm_sys_clk'  {rise@0.000ns fall@25.000ns period=50.000ns})
-  Destination:            mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  Path Group:             (none)
-  Path Type:              Min at Fast Process Corner
-  Data Path Delay:        1.914ns  (logic 0.026ns (1.358%)  route 1.888ns (98.642%))
-  Logic Levels:           1  (BUFG=1)
-  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Discrete Jitter          (DJ):    0.238ns
-    Phase Error              (PE):    0.328ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-                         (clock clkfbout_mmcm_sys_clk rise edge)
-                                                      0.000     0.000 r  
-    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.761     0.761    mmcm_sys_clk_wiz/inst/clk_sys
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
-                                                     -1.914    -1.153 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
-                         net (fo=1, routed)           1.127    -0.026    mmcm_sys_clk_wiz/inst/clkfbout_mmcm_sys_clk
-    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mmcm_sys_clk_wiz/inst/clkf_buf/O
-                         net (fo=1, routed)           0.761     0.761    mmcm_sys_clk_wiz/inst/clkfbout_buf_mmcm_sys_clk
-    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
-  -------------------------------------------------------------------    -------------------
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  clk_sys_in_diff[0]
-
-Max Delay             1 Endpoint
-Min Delay             1 Endpoint
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                            (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        3.690ns  (logic 0.000ns (0.000%)  route 3.690ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           3.690     3.690    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           2.173     2.976    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.059 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         1.322     4.381    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                            (internal pin)
-  Destination:            vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-                            (rising edge-triggered cell FDRE clocked by clk_sys_in_diff[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        2.014ns  (logic 0.000ns (0.000%)  route 2.014ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mmcm_sys_clk_wiz/inst/mmcm_adv_inst/LOCKED
-                         net (fo=1, routed)           2.014     2.014    vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in0[0]
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D
-  -------------------------------------------------------------------    -------------------
-
-                         (clock clk_sys_in_diff[0] rise edge)
-                                                      0.000     0.000 r  
-    AD12                                              0.000     0.000 r  clk_sys_in_diff[0] (IN)
-                         net (fo=0)                   0.000     0.000    clk_sys_in_diff[0]
-    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_sys_clc/O
-                         net (fo=1, routed)           1.154     1.624    clk_sys_in
-    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_sys_in_BUFG_inst/O
-                         net (fo=550, routed)         0.850     2.504    vio_mmcm_lock_reset/inst/PROBE_IN_INST/clk
-    SLICE_X44Y100        FDRE                                         r  vio_mmcm_lock_reset/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
-
-
-
-
-
---------------------------------------------------------------------------------------
-Path Group:  (none)
-From Clock:  
-  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-
-Max Delay           257 Endpoints
-Min Delay           257 Endpoints
---------------------------------------------------------------------------------------
-
-
-Max Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.422ns  (logic 0.237ns (9.785%)  route 2.185ns (90.215%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.302     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.322     3.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X40Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.335ns  (logic 0.237ns (10.152%)  route 2.098ns (89.848%))
-  Logic Levels:           3  (LUT4=1 LUT5=2)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
-                         net (fo=37, routed)          0.976     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
-    SLICE_X41Y107        LUT5 (Prop_lut5_I4_O)        0.043     1.019 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
-                         net (fo=4, routed)           0.557     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
-    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.049     1.625 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
-                         net (fo=1, routed)           0.350     1.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
-    SLICE_X40Y106        LUT5 (Prop_lut5_I4_O)        0.145     2.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
-                         net (fo=6, routed)           0.214     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
-    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.323     3.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
-    SLICE_X41Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.241ns  (logic 0.043ns (1.919%)  route 2.198ns (98.081%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.590     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.320     3.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Setup (Max at Slow Process Corner)
-  Data Path Delay:        2.232ns  (logic 0.043ns (1.927%)  route 2.189ns (98.073%))
-  Logic Levels:           1  (LUT5=1)
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          1.608     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
-    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.043     1.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
-                         net (fo=32, routed)          0.581     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
-    SLICE_X43Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           2.394     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         1.319     3.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
-    SLICE_X43Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
-
-
-
-
-
-Min Delay Paths
---------------------------------------------------------------------------------------
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.352ns  (logic 0.000ns (0.000%)  route 0.352ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.352     0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X37Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X37Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.354ns  (logic 0.000ns (0.000%)  route 0.354ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.354     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.851     2.642    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X36Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
-                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X39Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X39Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
-                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/S
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
-
-Slack:                    inf
-  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                            (internal pin)
-  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/R
-                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
-  Path Group:             (none)
-  Path Type:              Hold (Min at Fast Process Corner)
-  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
-  Logic Levels:           0  
-  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
-    Total System Jitter     (TSJ):    0.050ns
-    Total Input Jitter      (TIJ):    0.000ns
-    Discrete Jitter          (DJ):    0.000ns
-    Phase Error              (PE):    0.000ns
-
-    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
-  -------------------------------------------------------------------    -------------------
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
-                         net (fo=79, routed)          0.359     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/R
-  -------------------------------------------------------------------    -------------------
-
-                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
-                                                      0.000     0.000 r  
-    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
-                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
-    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
-                         net (fo=482, routed)         0.849     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
-    SLICE_X38Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
-
-
-
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx
deleted file mode 100644
index ffa1434..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_timing_summary_routed_1.rpx and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.pb
deleted file mode 100644
index a0f22a5..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
deleted file mode 100644
index 3bc11c3..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_utilization_placed.rpt
+++ /dev/null
@@ -1,232 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:33:38 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Fully Placed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Slice Logic Distribution
-3. Memory
-4. DSP
-5. IO and GT Specific
-6. Clocking
-7. Specific Feature
-8. Primitives
-9. Black Boxes
-10. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+----------------------------+------+-------+------------+-----------+-------+
-|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
-+----------------------------+------+-------+------------+-----------+-------+
-| Slice LUTs                 |  554 |     0 |          0 |    203800 |  0.27 |
-|   LUT as Logic             |  530 |     0 |          0 |    203800 |  0.26 |
-|   LUT as Memory            |   24 |     0 |          0 |     64000 |  0.04 |
-|     LUT as Distributed RAM |   24 |     0 |            |           |       |
-|     LUT as Shift Register  |    0 |     0 |            |           |       |
-| Slice Registers            |  983 |     0 |          0 |    407600 |  0.24 |
-|   Register as Flip Flop    |  983 |     0 |          0 |    407600 |  0.24 |
-|   Register as Latch        |    0 |     0 |          0 |    407600 |  0.00 |
-| F7 Muxes                   |    0 |     0 |          0 |    101900 |  0.00 |
-| F8 Muxes                   |    0 |     0 |          0 |     50950 |  0.00 |
-+----------------------------+------+-------+------------+-----------+-------+
-* Warning! LUT value is adjusted to account for LUT combining.
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 41    |          Yes |           - |          Set |
-| 184   |          Yes |           - |        Reset |
-| 10    |          Yes |         Set |            - |
-| 748   |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Slice Logic Distribution
----------------------------
-
-+--------------------------------------------+------+-------+------------+-----------+-------+
-|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-| Slice                                      |  275 |     0 |          0 |     50950 |  0.54 |
-|   SLICEL                                   |  207 |     0 |            |           |       |
-|   SLICEM                                   |   68 |     0 |            |           |       |
-| LUT as Logic                               |  530 |     0 |          0 |    203800 |  0.26 |
-|   using O5 output only                     |    0 |       |            |           |       |
-|   using O6 output only                     |  419 |       |            |           |       |
-|   using O5 and O6                          |  111 |       |            |           |       |
-| LUT as Memory                              |   24 |     0 |          0 |     64000 |  0.04 |
-|   LUT as Distributed RAM                   |   24 |     0 |            |           |       |
-|     using O5 output only                   |    0 |       |            |           |       |
-|     using O6 output only                   |    0 |       |            |           |       |
-|     using O5 and O6                        |   24 |       |            |           |       |
-|   LUT as Shift Register                    |    0 |     0 |            |           |       |
-|     using O5 output only                   |    0 |       |            |           |       |
-|     using O6 output only                   |    0 |       |            |           |       |
-|     using O5 and O6                        |    0 |       |            |           |       |
-| Slice Registers                            |  983 |     0 |          0 |    407600 |  0.24 |
-|   Register driven from within the Slice    |  473 |       |            |           |       |
-|   Register driven from outside the Slice   |  510 |       |            |           |       |
-|     LUT in front of the register is unused |  437 |       |            |           |       |
-|     LUT in front of the register is used   |   73 |       |            |           |       |
-| Unique Control Sets                        |   77 |       |          0 |     50950 |  0.15 |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
-
-
-3. Memory
----------
-
-+----------------+------+-------+------------+-----------+-------+
-|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
-+----------------+------+-------+------------+-----------+-------+
-| Block RAM Tile |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB36/FIFO* |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB18       |    0 |     0 |          0 |       890 |  0.00 |
-+----------------+------+-------+------------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-4. DSP
-------
-
-+-----------+------+-------+------------+-----------+-------+
-| Site Type | Used | Fixed | Prohibited | Available | Util% |
-+-----------+------+-------+------------+-----------+-------+
-| DSPs      |    0 |     0 |          0 |       840 |  0.00 |
-+-----------+------+-------+------------+-----------+-------+
-
-
-5. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+------------+-----------+-------+
-|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
-+-----------------------------+------+-------+------------+-----------+-------+
-| Bonded IOB                  |    3 |     3 |          0 |       500 |  0.60 |
-|   IOB Master Pads           |    2 |       |            |           |       |
-|   IOB Slave Pads            |    1 |       |            |           |       |
-| Bonded IPADs                |    0 |     0 |          0 |        50 |  0.00 |
-| Bonded OPADs                |    0 |     0 |          0 |        32 |  0.00 |
-| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
-| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
-| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
-| IBUFDS                      |    1 |     1 |          0 |       480 |  0.21 |
-| GTXE2_COMMON                |    0 |     0 |          0 |         4 |  0.00 |
-| GTXE2_CHANNEL               |    0 |     0 |          0 |        16 |  0.00 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
-| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
-| IBUFDS_GTE2                 |    0 |     0 |          0 |         8 |  0.00 |
-| ILOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-| OLOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-+-----------------------------+------+-------+------------+-----------+-------+
-
-
-6. Clocking
------------
-
-+------------+------+-------+------------+-----------+-------+
-|  Site Type | Used | Fixed | Prohibited | Available | Util% |
-+------------+------+-------+------------+-----------+-------+
-| BUFGCTRL   |    4 |     0 |          0 |        32 | 12.50 |
-| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
-| MMCME2_ADV |    1 |     0 |          0 |        10 | 10.00 |
-| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
-| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
-| BUFHCE     |    0 |     0 |          0 |       168 |  0.00 |
-| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
-+------------+------+-------+------------+-----------+-------+
-
-
-7. Specific Feature
--------------------
-
-+-------------+------+-------+------------+-----------+-------+
-|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
-+-------------+------+-------+------------+-----------+-------+
-| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
-| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
-| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
-| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
-| XADC        |    0 |     0 |          0 |         1 |  0.00 |
-+-------------+------+-------+------------+-----------+-------+
-
-
-8. Primitives
--------------
-
-+------------+------+---------------------+
-|  Ref Name  | Used | Functional Category |
-+------------+------+---------------------+
-| FDRE       |  748 |        Flop & Latch |
-| FDCE       |  184 |        Flop & Latch |
-| LUT4       |  144 |                 LUT |
-| LUT6       |  138 |                 LUT |
-| LUT3       |  130 |                 LUT |
-| LUT5       |  105 |                 LUT |
-| LUT2       |  102 |                 LUT |
-| FDPE       |   41 |        Flop & Latch |
-| RAMD32     |   36 |  Distributed Memory |
-| LUT1       |   22 |                 LUT |
-| RAMS32     |   12 |  Distributed Memory |
-| CARRY4     |   12 |          CarryLogic |
-| FDSE       |   10 |        Flop & Latch |
-| BUFG       |    4 |               Clock |
-| OBUF       |    1 |                  IO |
-| MMCME2_ADV |    1 |               Clock |
-| IBUFDS     |    1 |                  IO |
-| BSCANE2    |    1 |              Others |
-+------------+------+---------------------+
-
-
-9. Black Boxes
---------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
-10. Instantiated Netlists
--------------------------
-
-+--------------+------+
-|   Ref Name   | Used |
-+--------------+------+
-| vio_mmcm     |    1 |
-| mmcm_sys_clk |    1 |
-| dbg_hub      |    1 |
-+--------------+------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
deleted file mode 100644
index cd9eb00..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/clockInfo.txt
+++ /dev/null
@@ -1,10 +0,0 @@
--------------------------------------
-| Tool Version : Vivado v.2024.1.2
-| Date         : Wed Dec 11 12:33:31 2024
-| Host         : fmasmitsxps15
-| Design       : design_1
-| Device       : xc7k325t-ffg900-2--
--------------------------------------
-
-For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx b/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
deleted file mode 100644
index 486916b..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/debug_nets.ltx
+++ /dev/null
@@ -1,66 +0,0 @@
-{
-    "ltx_root": {
-        "version": 4,
-        "minor": 0,
-        "ltx_data": [
-            {
-                "name": "EDA_PROBESET",
-                "active": true,
-                "debug_cores": [
-                    {
-                        "type": "XSDB_V3",
-                        "name": "dbg_hub",
-                        "spec": "labtools_xsdbm_v3",
-                        "clk_input_freq_hz": "200000001"
-                    },
-                    {
-                        "type": "VIO_V2",
-                        "name": "vio_mmcm_lock_reset",
-                        "spec": "labtools_vio_v3",
-                        "ipName": "vio",
-                        "core_location": {
-                            "user_chain": 1,
-                            "slave_index": 0,
-                            "bscan_switch_index": 0
-                        },
-                        "uuid": "F8A464A45E6D57AA812BED372E9535AB",
-                        "pins": [
-                            {
-                                "name": "probe_in0",
-                                "id": 0,
-                                "type": "DATA",
-                                "direction": "IN",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "mmcm_lck_ind",
-                                        "isBus": false
-                                    }
-                                ]
-                            },
-                            {
-                                "name": "probe_out0",
-                                "id": 1,
-                                "type": "DATA",
-                                "direction": "OUT",
-                                "isVector": false,
-                                "leftIndex": 0,
-                                "rightIndex": 0,
-                                "portIndex": 0,
-                                "nets": [
-                                    {
-                                        "name": "reset",
-                                        "isBus": false
-                                    }
-                                ]
-                            }
-                        ]
-                    }
-                ]
-            }
-        ]
-    }
-}
\ No newline at end of file
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
deleted file mode 100644
index 685d4d1..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/gen_run.xml
+++ /dev/null
@@ -1,207 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="impl_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1733916682">
-  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
-  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-RQS" Name="KC705_top_postroute_physopted.rqs"/>
-  <File Type="ROUTE-RQS" Name="KC705_top_routed.rqs"/>
-  <File Type="PA-TCL" Name="KC705_top.tcl"/>
-  <File Type="ROUTE-BUS-SKEW-PB" Name="KC705_top_bus_skew_routed.pb"/>
-  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
-  <File Type="ROUTE-BUS-SKEW-RPX" Name="KC705_top_bus_skew_routed.rpx"/>
-  <File Type="INIT-TIMING" Name="KC705_top_timing_summary_init.rpt"/>
-  <File Type="OPT-DCP" Name="KC705_top_opt.dcp"/>
-  <File Type="OPT-DRC" Name="KC705_top_drc_opted.rpt"/>
-  <File Type="OPT-METHODOLOGY-DRC" Name="KC705_top_methodology_drc_opted.rpt"/>
-  <File Type="OPT-HWDEF" Name="KC705_top.hwdef"/>
-  <File Type="OPT-TIMING" Name="KC705_top_timing_summary_opted.rpt"/>
-  <File Type="OPT-RQA-PB" Name="KC705_top_rqa_opted.pb"/>
-  <File Type="PWROPT-DCP" Name="KC705_top_pwropt.dcp"/>
-  <File Type="PWROPT-DRC" Name="KC705_top_drc_pwropted.rpt"/>
-  <File Type="PWROPT-TIMING" Name="KC705_top_timing_summary_pwropted.rpt"/>
-  <File Type="PLACE-DCP" Name="KC705_top_placed.dcp"/>
-  <File Type="PLACE-IO" Name="KC705_top_io_placed.rpt"/>
-  <File Type="PLACE-CLK" Name="KC705_top_clock_utilization_placed.rpt"/>
-  <File Type="PLACE-UTIL" Name="KC705_top_utilization_placed.rpt"/>
-  <File Type="PLACE-UTIL-PB" Name="KC705_top_utilization_placed.pb"/>
-  <File Type="PLACE-CTRL" Name="KC705_top_control_sets_placed.rpt"/>
-  <File Type="PLACE-SIMILARITY" Name="KC705_top_incremental_reuse_placed.rpt"/>
-  <File Type="PLACE-PRE-SIMILARITY" Name="KC705_top_incremental_reuse_pre_placed.rpt"/>
-  <File Type="PLACE-TIMING" Name="KC705_top_timing_summary_placed.rpt"/>
-  <File Type="PLACE-RQA-PB" Name="KC705_top_rqa_placed.pb"/>
-  <File Type="POSTPLACE-PWROPT-DCP" Name="KC705_top_postplace_pwropt.dcp"/>
-  <File Type="POSTPLACE-PWROPT-TIMING" Name="KC705_top_timing_summary_postplace_pwropted.rpt"/>
-  <File Type="PHYSOPT-DCP" Name="KC705_top_physopt.dcp"/>
-  <File Type="PHYSOPT-DRC" Name="KC705_top_drc_physopted.rpt"/>
-  <File Type="PHYSOPT-TIMING" Name="KC705_top_timing_summary_physopted.rpt"/>
-  <File Type="ROUTE-ERROR-DCP" Name="KC705_top_routed_error.dcp"/>
-  <File Type="ROUTE-DCP" Name="KC705_top_routed.dcp"/>
-  <File Type="ROUTE-BLACKBOX-DCP" Name="KC705_top_routed_bb.dcp"/>
-  <File Type="ROUTE-DRC" Name="KC705_top_drc_routed.rpt"/>
-  <File Type="ROUTE-DRC-PB" Name="KC705_top_drc_routed.pb"/>
-  <File Type="ROUTE-DRC-RPX" Name="KC705_top_drc_routed.rpx"/>
-  <File Type="ROUTE-METHODOLOGY-DRC" Name="KC705_top_methodology_drc_routed.rpt"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="KC705_top_methodology_drc_routed.rpx"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="KC705_top_methodology_drc_routed.pb"/>
-  <File Type="ROUTE-PWR" Name="KC705_top_power_routed.rpt"/>
-  <File Type="ROUTE-PWR-SUM" Name="KC705_top_power_summary_routed.pb"/>
-  <File Type="ROUTE-PWR-RPX" Name="KC705_top_power_routed.rpx"/>
-  <File Type="ROUTE-STATUS" Name="KC705_top_route_status.rpt"/>
-  <File Type="ROUTE-STATUS-PB" Name="KC705_top_route_status.pb"/>
-  <File Type="ROUTE-TIMINGSUMMARY" Name="KC705_top_timing_summary_routed.rpt"/>
-  <File Type="ROUTE-TIMING-PB" Name="KC705_top_timing_summary_routed.pb"/>
-  <File Type="ROUTE-TIMING-RPX" Name="KC705_top_timing_summary_routed.rpx"/>
-  <File Type="ROUTE-SIMILARITY" Name="KC705_top_incremental_reuse_routed.rpt"/>
-  <File Type="ROUTE-CLK" Name="KC705_top_clock_utilization_routed.rpt"/>
-  <File Type="ROUTE-BUS-SKEW" Name="KC705_top_bus_skew_routed.rpt"/>
-  <File Type="ROUTE-RQS-PB" Name="KC705_top_rqs_routed.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-DCP" Name="KC705_top_postroute_physopt.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="KC705_top_postroute_physopt_bb.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="KC705_top_timing_summary_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="KC705_top_timing_summary_postroute_physopted.pb"/>
-  <File Type="RDI-RDI" Name="KC705_top.vdi"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="KC705_top_timing_summary_postroute_physopted.rpx"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="KC705_top_bus_skew_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="KC705_top_bus_skew_postroute_physopted.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="KC705_top_bus_skew_postroute_physopted.rpx"/>
-  <File Type="BG-BIT" Name="KC705_top.bit"/>
-  <File Type="PDI-FILE" Name="KC705_top.pdi"/>
-  <File Type="BG-BIN" Name="KC705_top.bin"/>
-  <File Type="CFI_FILE" Name="KC705_top.cfi"/>
-  <File Type="BITSTR-MSK" Name="KC705_top.msk"/>
-  <File Type="RNPI_FILE" Name="KC705_top.rnpi"/>
-  <File Type="BITSTR-RBT" Name="KC705_top.rbt"/>
-  <File Type="NPI_FILE" Name="KC705_top.npi"/>
-  <File Type="BITSTR-NKY" Name="KC705_top.nky"/>
-  <File Type="RBD_FILE" Name="KC705_top.rbd"/>
-  <File Type="BITSTR-BMM" Name="KC705_top_bd.bmm"/>
-  <File Type="BITSTR-MMI" Name="KC705_top.mmi"/>
-  <File Type="BOOT-PDI-FILE" Name="KC705_top_boot.pdi"/>
-  <File Type="PL-PDI-FILE" Name="KC705_top_pld.pdi"/>
-  <File Type="RCFI_FILE" Name="KC705_top.rcfi"/>
-  <File Type="BG-BGN" Name="KC705_top.bgn"/>
-  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
-  <File Type="BITSTR-LTX" Name="KC705_top.ltx"/>
-  <File Type="BITSTR-SYSDEF" Name="KC705_top.sysdef"/>
-  <File Type="BG-DRC" Name="KC705_top.drc"/>
-  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
-  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
-    <Filter Type="Srcs"/>
-    <File Path="$PPRDIR/../../sources/ip/vio_mmcm/vio_mmcm.xci">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../sources/hdl/KC705_top.vhd">
-      <FileInfo SFType="VHDL2008">
-        <Attr Name="Library" Val="xil_defaultlib"/>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk.xcix">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../sources/ip/vio_mmcm.xcix">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <Config>
-      <Option Name="DesignMode" Val="RTL"/>
-      <Option Name="TopModule" Val="KC705_top"/>
-    </Config>
-  </FileSet>
-  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
-    <Filter Type="Constrs"/>
-    <File Path="$PPRDIR/../../sources/constraints/KC705_constraints.xdc">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-      </FileInfo>
-    </File>
-    <Config>
-      <Option Name="ConstrsType" Val="XDC"/>
-    </Config>
-  </FileSet>
-  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
-    <Filter Type="Utils"/>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="synth_1;SYNTH_DESIGN;TCL.PRE"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="synth_1;SYNTH_DESIGN;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;INIT_DESIGN;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-implementation.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;ROUTE_DESIGN;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.PRE"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-        <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
-      </FileInfo>
-    </File>
-    <Config>
-      <Option Name="TopAutoSet" Val="TRUE"/>
-    </Config>
-  </FileSet>
-  <Strategy Version="1" Minor="2">
-    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
-    <Step Id="init_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl"/>
-    <Step Id="opt_design"/>
-    <Step Id="power_opt_design"/>
-    <Step Id="place_design"/>
-    <Step Id="post_place_power_opt_design"/>
-    <Step Id="phys_opt_design"/>
-    <Step Id="route_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-implementation.tcl"/>
-    <Step Id="post_route_phys_opt_design"/>
-    <Step Id="write_bitstream" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl"/>
-  </Strategy>
-</GenRun>
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/htr.txt b/Projects/KC705_testing/KC705_testing.runs/impl_1/htr.txt
deleted file mode 100644
index 02f4559..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/htr.txt
+++ /dev/null
@@ -1,10 +0,0 @@
-#
-# Vivado(TM)
-# htr.txt: a Vivado-generated description of how-to-repeat the
-#          the basic steps of a run.  Note that runme.bat/sh needs
-#          to be invoked for Vivado to track run status.
-# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-#
-
-vivado -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb
deleted file mode 100644
index be7d211..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/init_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb
deleted file mode 100644
index 2e8ff1c..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/opt_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb
deleted file mode 100644
index 7d3a72e..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/phys_opt_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb
deleted file mode 100644
index ed8b3fe..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/place_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf b/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf
deleted file mode 100644
index be09b34..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/project.wdf
+++ /dev/null
@@ -1,33 +0,0 @@
-version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:35:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f31345c6d6d636d5f7379735f636c6b:636f72655f636f6e7461696e6572:74727565:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f6d6d636d:636f72655f636f6e7461696e6572:74727565:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
-5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:6532336335326265333939663436613262313637316131636538643262313835:506172656e742050412070726f6a656374204944:00
-eof:1677514430
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb
deleted file mode 100644
index 9fc4f9f..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_design.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.pb
deleted file mode 100644
index a0f22a5..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt b/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
deleted file mode 100644
index 56b4eed..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/route_report_utilization_0.rpt
+++ /dev/null
@@ -1,232 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:34:06 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Slice Logic Distribution
-3. Memory
-4. DSP
-5. IO and GT Specific
-6. Clocking
-7. Specific Feature
-8. Primitives
-9. Black Boxes
-10. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+----------------------------+------+-------+------------+-----------+-------+
-|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
-+----------------------------+------+-------+------------+-----------+-------+
-| Slice LUTs                 |  554 |     0 |          0 |    203800 |  0.27 |
-|   LUT as Logic             |  530 |     0 |          0 |    203800 |  0.26 |
-|   LUT as Memory            |   24 |     0 |          0 |     64000 |  0.04 |
-|     LUT as Distributed RAM |   24 |     0 |            |           |       |
-|     LUT as Shift Register  |    0 |     0 |            |           |       |
-| Slice Registers            |  983 |     0 |          0 |    407600 |  0.24 |
-|   Register as Flip Flop    |  983 |     0 |          0 |    407600 |  0.24 |
-|   Register as Latch        |    0 |     0 |          0 |    407600 |  0.00 |
-| F7 Muxes                   |    0 |     0 |          0 |    101900 |  0.00 |
-| F8 Muxes                   |    0 |     0 |          0 |     50950 |  0.00 |
-+----------------------------+------+-------+------------+-----------+-------+
-* Warning! LUT value is adjusted to account for LUT combining.
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 41    |          Yes |           - |          Set |
-| 184   |          Yes |           - |        Reset |
-| 10    |          Yes |         Set |            - |
-| 748   |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Slice Logic Distribution
----------------------------
-
-+--------------------------------------------+------+-------+------------+-----------+-------+
-|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-| Slice                                      |  275 |     0 |          0 |     50950 |  0.54 |
-|   SLICEL                                   |  207 |     0 |            |           |       |
-|   SLICEM                                   |   68 |     0 |            |           |       |
-| LUT as Logic                               |  530 |     0 |          0 |    203800 |  0.26 |
-|   using O5 output only                     |    0 |       |            |           |       |
-|   using O6 output only                     |  419 |       |            |           |       |
-|   using O5 and O6                          |  111 |       |            |           |       |
-| LUT as Memory                              |   24 |     0 |          0 |     64000 |  0.04 |
-|   LUT as Distributed RAM                   |   24 |     0 |            |           |       |
-|     using O5 output only                   |    0 |       |            |           |       |
-|     using O6 output only                   |    0 |       |            |           |       |
-|     using O5 and O6                        |   24 |       |            |           |       |
-|   LUT as Shift Register                    |    0 |     0 |            |           |       |
-|     using O5 output only                   |    0 |       |            |           |       |
-|     using O6 output only                   |    0 |       |            |           |       |
-|     using O5 and O6                        |    0 |       |            |           |       |
-| Slice Registers                            |  983 |     0 |          0 |    407600 |  0.24 |
-|   Register driven from within the Slice    |  473 |       |            |           |       |
-|   Register driven from outside the Slice   |  510 |       |            |           |       |
-|     LUT in front of the register is unused |  437 |       |            |           |       |
-|     LUT in front of the register is used   |   73 |       |            |           |       |
-| Unique Control Sets                        |   77 |       |          0 |     50950 |  0.15 |
-+--------------------------------------------+------+-------+------------+-----------+-------+
-* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
-
-
-3. Memory
----------
-
-+----------------+------+-------+------------+-----------+-------+
-|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
-+----------------+------+-------+------------+-----------+-------+
-| Block RAM Tile |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB36/FIFO* |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB18       |    0 |     0 |          0 |       890 |  0.00 |
-+----------------+------+-------+------------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-4. DSP
-------
-
-+-----------+------+-------+------------+-----------+-------+
-| Site Type | Used | Fixed | Prohibited | Available | Util% |
-+-----------+------+-------+------------+-----------+-------+
-| DSPs      |    0 |     0 |          0 |       840 |  0.00 |
-+-----------+------+-------+------------+-----------+-------+
-
-
-5. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+------------+-----------+-------+
-|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
-+-----------------------------+------+-------+------------+-----------+-------+
-| Bonded IOB                  |    3 |     3 |          0 |       500 |  0.60 |
-|   IOB Master Pads           |    2 |       |            |           |       |
-|   IOB Slave Pads            |    1 |       |            |           |       |
-| Bonded IPADs                |    0 |     0 |          0 |        50 |  0.00 |
-| Bonded OPADs                |    0 |     0 |          0 |        32 |  0.00 |
-| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
-| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
-| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
-| IBUFDS                      |    1 |     1 |          0 |       480 |  0.21 |
-| GTXE2_COMMON                |    0 |     0 |          0 |         4 |  0.00 |
-| GTXE2_CHANNEL               |    0 |     0 |          0 |        16 |  0.00 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
-| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
-| IBUFDS_GTE2                 |    0 |     0 |          0 |         8 |  0.00 |
-| ILOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-| OLOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-+-----------------------------+------+-------+------------+-----------+-------+
-
-
-6. Clocking
------------
-
-+------------+------+-------+------------+-----------+-------+
-|  Site Type | Used | Fixed | Prohibited | Available | Util% |
-+------------+------+-------+------------+-----------+-------+
-| BUFGCTRL   |    4 |     0 |          0 |        32 | 12.50 |
-| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
-| MMCME2_ADV |    1 |     0 |          0 |        10 | 10.00 |
-| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
-| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
-| BUFHCE     |    0 |     0 |          0 |       168 |  0.00 |
-| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
-+------------+------+-------+------------+-----------+-------+
-
-
-7. Specific Feature
--------------------
-
-+-------------+------+-------+------------+-----------+-------+
-|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
-+-------------+------+-------+------------+-----------+-------+
-| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
-| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
-| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
-| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
-| XADC        |    0 |     0 |          0 |         1 |  0.00 |
-+-------------+------+-------+------------+-----------+-------+
-
-
-8. Primitives
--------------
-
-+------------+------+---------------------+
-|  Ref Name  | Used | Functional Category |
-+------------+------+---------------------+
-| FDRE       |  748 |        Flop & Latch |
-| FDCE       |  184 |        Flop & Latch |
-| LUT4       |  144 |                 LUT |
-| LUT6       |  138 |                 LUT |
-| LUT3       |  130 |                 LUT |
-| LUT5       |  105 |                 LUT |
-| LUT2       |  102 |                 LUT |
-| FDPE       |   41 |        Flop & Latch |
-| RAMD32     |   36 |  Distributed Memory |
-| LUT1       |   22 |                 LUT |
-| RAMS32     |   12 |  Distributed Memory |
-| CARRY4     |   12 |          CarryLogic |
-| FDSE       |   10 |        Flop & Latch |
-| BUFG       |    4 |               Clock |
-| OBUF       |    1 |                  IO |
-| MMCME2_ADV |    1 |               Clock |
-| IBUFDS     |    1 |                  IO |
-| BSCANE2    |    1 |              Others |
-+------------+------+---------------------+
-
-
-9. Black Boxes
---------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
-10. Instantiated Netlists
--------------------------
-
-+--------------+------+
-|   Ref Name   | Used |
-+--------------+------+
-| vio_mmcm     |    1 |
-| mmcm_sys_clk |    1 |
-| dbg_hub      |    1 |
-+--------------+------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js b/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js
deleted file mode 100644
index 8559c6e..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/rundef.js
+++ /dev/null
@@ -1,45 +0,0 @@
-//
-// Vivado(TM)
-// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6
-// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-//
-
-echo "This script was generated under a different operating system."
-echo "Please update the PATH variable below, before executing this script"
-exit
-
-var WshShell = new ActiveXObject( "WScript.Shell" );
-var ProcEnv = WshShell.Environment( "Process" );
-var PathVal = ProcEnv("PATH");
-if ( PathVal.length == 0 ) {
-  PathVal = "/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64;/tools/Xilinx/Vivado/2024.1/bin;";
-} else {
-  PathVal = "/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64;/tools/Xilinx/Vivado/2024.1/bin;" + PathVal;
-}
-
-ProcEnv("PATH") = PathVal;
-
-var RDScrFP = WScript.ScriptFullName;
-var RDScrN = WScript.ScriptName;
-var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );
-var ISEJScriptLib = RDScrDir + "/ISEWrap.js";
-eval( EAInclude(ISEJScriptLib) );
-
-
-// pre-commands:
-ISETouchFile( "write_bitstream", "begin" );
-ISEStep( "vivado",
-         "-log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace" );
-
-
-
-
-
-function EAInclude( EAInclFilename ) {
-  var EAFso = new ActiveXObject( "Scripting.FileSystemObject" );
-  var EAInclFile = EAFso.OpenTextFile( EAInclFilename );
-  var EAIFContents = EAInclFile.ReadAll();
-  EAInclFile.Close();
-  return EAIFContents;
-}
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.bat b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.bat
deleted file mode 100644
index 6733dc9..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.bat
+++ /dev/null
@@ -1,11 +0,0 @@
-@echo off
-
-rem  Vivado (TM)
-rem  runme.bat: a Vivado-generated Script
-rem  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-rem  Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-
-set HD_SDIR=%~dp0
-cd /d "%HD_SDIR%"
-cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %*
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
deleted file mode 100644
index 56f1d86..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.log
+++ /dev/null
@@ -1,876 +0,0 @@
-
-*** Running vivado
-    with args -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
-****** Vivado v2024.1.2 (64-bit)
-  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 11 12:31:25 2024
-    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.562 ; gain = 0.023 ; free physical = 12870 ; free virtual = 18388
-Command: link_design -top KC705_top -part xc7k325tffg900-2
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk.dcp' for cell 'mmcm_sys_clk_wiz'
-INFO: [Project 1-454] Reading design checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/.Xil/Vivado-85959-fmasmitsxps15/vio_mmcm/vio_mmcm.dcp' for cell 'vio_mmcm_lock_reset'
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1820.234 ; gain = 0.000 ; free physical = 12403 ; free virtual = 17922
-INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Opt 31-35] Removing redundant IBUF, mmcm_sys_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_sys_in_diff[0] 
-Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-INFO: [Chipscope 16-324] Core: vio_mmcm_lock_reset UUID: f8a464a4-5e6d-57aa-812b-ed372e9535ab 
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-INFO: [Timing 38-2] Deriving generated clocks [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc:54]
-get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2600.676 ; gain = 631.883 ; free physical = 11817 ; free virtual = 17335
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc] for cell 'mmcm_sys_clk_wiz/inst'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.676 ; gain = 0.000 ; free physical = 11817 ; free virtual = 17335
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2600.676 ; gain = 1187.113 ; free physical = 11817 ; free virtual = 17335
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-implementation.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2768.758 ; gain = 160.078 ; free physical = 11799 ; free virtual = 17317
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 27cbc95e9
-
-Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2768.758 ; gain = 0.000 ; free physical = 11790 ; free virtual = 17309
-
-Starting Logic Optimization Task
-
-Phase 1 Initialization
-
-Phase 1.1 Core Generation And Design Setup
-
-Phase 1.1.1 Generate And Synthesize Debug Cores
-INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
-INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
-Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3081.180 ; gain = 0.000 ; free physical = 11438 ; free virtual = 16960
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3145.211 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1.1 Core Generation And Design Setup | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 1.2 Setup Constraints And Sort Netlist
-Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 1 Initialization | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2 Timer Update And Timing Data Collection
-
-Phase 2.1 Timer Update
-Phase 2.1 Timer Update | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 2.2 Timing Data Collection
-Phase 2.2 Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Phase 2 Timer Update And Timing Data Collection | Checksum: 1b14cddd4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-
-Phase 3 Retarget
-INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 3 Retarget | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Retarget | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
-INFO: [Opt 31-1021] In phase Retarget, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 4 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 4 Constant propagation | Checksum: 1d996a241
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Constant propagation | Checksum: 1d996a241
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 5 Sweep
-Phase 5 Sweep | Checksum: 1ac18eefc
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3145.211 ; gain = 86.844 ; free physical = 11439 ; free virtual = 16961
-Sweep | Checksum: 1ac18eefc
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
-INFO: [Opt 31-1021] In phase Sweep, 821 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 6 BUFG optimization
-INFO: [Opt 31-194] Inserted BUFG clk_sys_in_BUFG_inst to drive 529 load(s) on clock net clk_sys_in_BUFG
-INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
-Phase 6 BUFG optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-BUFG optimization | Checksum: 1975d16b4
-INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
-
-Phase 7 Shift Register Optimization
-INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
-Phase 7 Shift Register Optimization | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Shift Register Optimization | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 8 Post Processing Netlist
-Phase 8 Post Processing Netlist | Checksum: 1975d16b4
-
-Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Post Processing Netlist | Checksum: 1975d16b4
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-INFO: [Opt 31-1021] In phase Post Processing Netlist, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
-
-Phase 9 Finalization
-
-Phase 9.1 Finalizing Design Cores and Updating Shapes
-Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Phase 9.2 Verifying Netlist Connectivity
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Phase 9.2 Verifying Netlist Connectivity | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Phase 9 Finalization | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-Opt_design Change Summary
-=========================
-
-
--------------------------------------------------------------------------------------------------------------------------
-|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
--------------------------------------------------------------------------------------------------------------------------
-|  Retarget                     |               0  |               6  |                                             48  |
-|  Constant propagation         |               0  |               0  |                                             47  |
-|  Sweep                        |               0  |               1  |                                            821  |
-|  BUFG optimization            |               1  |               0  |                                              0  |
-|  Shift Register Optimization  |               0  |               0  |                                              0  |
-|  Post Processing Netlist      |               0  |               0  |                                             55  |
--------------------------------------------------------------------------------------------------------------------------
-
-
-Ending Logic Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3177.227 ; gain = 118.859 ; free physical = 11439 ; free virtual = 16961
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-Ending Power Optimization Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-
-Starting Netlist Obfuscation Task
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-Ending Netlist Obfuscation Task | Checksum: 2812e397d
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.227 ; gain = 0.000 ; free physical = 11439 ; free virtual = 16961
-INFO: [Common 17-83] Releasing license: Implementation
-44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 3177.227 ; gain = 576.551 ; free physical = 11439 ; free virtual = 16961
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-Command: report_drc -file KC705_top_drc_opted.rpt -pb KC705_top_drc_opted.pb -rpx KC705_top_drc_opted.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_opted.rpt.
-report_drc completed successfully
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11429 ; free virtual = 16951
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11426 ; free virtual = 16948
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_opt.dcp' has been generated.
-INFO: [Chipscope 16-240] Debug cores have already been implemented
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-83] Releasing license: Implementation
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 20 CPUs
-
-Starting Placer Task
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b1ad9599
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9363deab
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-Phase 1 Placer Initialization | Checksum: b6760cb7
-
-Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11413 ; free virtual = 16936
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: b3efa30a
-
-Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11401 ; free virtual = 16924
-
-Phase 2.2 Update Timing before SLR Path Opt
-Phase 2.2 Update Timing before SLR Path Opt | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.3 Post-Processing in Floorplanning
-Phase 2.3 Post-Processing in Floorplanning | Checksum: da8f4719
-
-Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11403 ; free virtual = 16926
-
-Phase 2.4 Global Placement Core
-
-Phase 2.4.1 UpdateTiming Before Physical Synthesis
-Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 116caf067
-
-Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 2.4.2 Physical Synthesis In Placer
-INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
-INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
-INFO: [Physopt 32-1138] End 1 Pass. Optimized 40 nets or LUTs. Breaked 0 LUT, combined 40 existing LUTs and moved 0 existing LUT
-INFO: [Physopt 32-65] No nets found for high-fanout optimization.
-INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
-INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
-INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
-INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Summary of Physical Synthesis Optimizations
-============================================
-
-
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-|  LUT Combining                                    |            0  |             40  |                    40  |           0  |           1  |  00:00:00  |
-|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-|  Total                                            |            0  |             40  |                    40  |           0  |           4  |  00:00:00  |
------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-
-Phase 2.4.2 Physical Synthesis In Placer | Checksum: 195ee7839
-
-Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11367 ; free virtual = 16890
-Phase 2.4 Global Placement Core | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 2 Global Placement | Checksum: 200e6b399
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1d910fa8a
-
-Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21be5af97
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 191bce5a3
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 1b2e19f90
-
-Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.5 Small Shape Detail Placement
-Phase 3.5 Small Shape Detail Placement | Checksum: 1b0e36650
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.6 Re-assign LUT pins
-Phase 3.6 Re-assign LUT pins | Checksum: 11f5a0774
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 3.7 Pipeline Register Optimization
-Phase 3.7 Pipeline Register Optimization | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-Phase 3 Detail Placement | Checksum: fdfec19f
-
-Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11366 ; free virtual = 16889
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-
-Phase 4.1.1 Post Placement Optimization
-Post Placement Optimization Initialization | Checksum: 1451bb4d3
-
-Phase 4.1.1.1 BUFG Insertion
-
-Starting Physical Synthesis Task
-
-Phase 1 Physical Synthesis Initialization
-INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 20 CPUs
-INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |
-Phase 1 Physical Synthesis Initialization | Checksum: 1b578249f
-
-Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
-Ending Physical Synthesis Task | Checksum: 19cec27d9
-
-Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1.1.1 BUFG Insertion | Checksum: 1451bb4d3
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.1.1.2 Post Placement Timing Optimization
-INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.
-Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.1 Post Commit Optimization | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.3 Placer Reporting
-
-Phase 4.3.1 Print Estimated Congestion
-INFO: [Place 30-612] Post-Placement Estimated Congestion 
- ____________________________________________________
-|           | Global Congestion | Short Congestion  |
-| Direction | Region Size       | Region Size       |
-|___________|___________________|___________________|
-|      North|                1x1|                1x1|
-|___________|___________________|___________________|
-|      South|                1x1|                1x1|
-|___________|___________________|___________________|
-|       East|                1x1|                1x1|
-|___________|___________________|___________________|
-|       West|                1x1|                1x1|
-|___________|___________________|___________________|
-
-Phase 4.3.1 Print Estimated Congestion | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4.3 Placer Reporting | Checksum: 178f8c27a
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Phase 4.4 Final Placement Cleanup
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbe49517
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-Ending Placer Task | Checksum: 150575692
-
-Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-80 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11327 ; free virtual = 16850
-INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
-Running report generation with 3 threads.
-INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file KC705_top_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_placed.rpt -pb KC705_top_utilization_placed.pb
-INFO: [Vivado 12-24828] Executing command : report_io -file KC705_top_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11323 ; free virtual = 16846
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11322 ; free virtual = 16845
-Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16837
-Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11312 ; free virtual = 16836
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3313.293 ; gain = 0.000 ; free physical = 11311 ; free virtual = 16836
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_placed.dcp' has been generated.
-Command: phys_opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-
-Starting Initial Update Timing Task
-
-Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11317 ; free virtual = 16841
-INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.701 | TNS= 0.000 | 
-INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
-INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
-INFO: [Common 17-83] Releasing license: Implementation
-91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-phys_opt_design completed successfully
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11315 ; free virtual = 16839
-Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11309 ; free virtual = 16834
-Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3373.172 ; gain = 0.000 ; free physical = 11308 ; free virtual = 16834
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_physopt.dcp' has been generated.
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 20 CPUs
-
-Phase 1 Build RT Design
-Checksum: PlaceDB: 36a8b9c8 ConstDB: 0 ShapeSum: f133227a RouteDB: 287b7a50
-Post Restoration Checksum: NetGraph: 3d542a4b | NumContArr: 6b3f0c60 | Constraints: c2a8fa9d | Timing: c2a8fa9d
-Phase 1 Build RT Design | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2 Router Initialization
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 22de52be5
-
-Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3593.699 ; gain = 198.648 ; free physical = 10968 ; free virtual = 16493
- Number of Nodes with overlaps = 0
-
-Phase 2.3 Update Timing
-Phase 2.3 Update Timing | Checksum: 273798bd5
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.206 | THS=-101.484|
-
-
-Phase 2.4 Update Timing for Bus Skew
-
-Phase 2.4.1 Update Timing
-Phase 2.4.1 Update Timing | Checksum: 22b4c0b34
-
-Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=-0.175 | THS=-7.438 |
-
-Phase 2.4 Update Timing for Bus Skew | Checksum: 1eae74d56
-
-Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3749.934 ; gain = 354.883 ; free physical = 10812 ; free virtual = 16337
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0 %
-  Global Horizontal Routing Utilization  = 0 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 1279
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 1279
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 2 Router Initialization | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 3 Global Routing
-Phase 3 Global Routing | Checksum: 2977fdd5f
-
-Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 4 Initial Routing
-
-Phase 4.1 Initial Net Routing Pass
-Phase 4.1 Initial Net Routing Pass | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 4 Initial Routing | Checksum: 1948fe0d5
-
-Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 5 Rip-up And Reroute
-
-Phase 5.1 Global Iteration 0
- Number of Nodes with overlaps = 58
- Number of Nodes with overlaps = 1
- Number of Nodes with overlaps = 0
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |
-
-Phase 5.1 Global Iteration 0 | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 5 Rip-up And Reroute | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6 Delay and Skew Optimization
-
-Phase 6.1 Delay CleanUp
-Phase 6.1 Delay CleanUp | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 6.2 Clock Skew Optimization
-Phase 6.2 Clock Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 6 Delay and Skew Optimization | Checksum: 2a2004086
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 7 Post Hold Fix
-
-Phase 7.1 Hold Fix Iter
-INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-Phase 7.1 Hold Fix Iter | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-Phase 7 Post Hold Fix | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 8 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.0352132 %
-  Global Horizontal Routing Utilization  = 0.0467809 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-    (Failed Nets is the sum of unrouted and partially routed nets)
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Phase 8 Route finalize | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10802 ; free virtual = 16327
-
-Phase 9 Verifying routed nets
-
- Verification completed successfully
-Phase 9 Verifying routed nets | Checksum: 29740018f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 10 Depositing Routes
-Phase 10 Depositing Routes | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 11 Post Process Routing
-Phase 11 Post Process Routing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Phase 12 Post Router Timing
-INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.053  | THS=0.000  |
-
-INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
-Phase 12 Post Router Timing | Checksum: 28a2c2ee0
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-Total Elapsed time in route_design: 23.61 secs
-
-Phase 13 Post-Route Event Processing
-Phase 13 Post-Route Event Processing | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-INFO: [Route 35-16] Router Completed Successfully
-Ending Routing Task | Checksum: 1e5b1bf7f
-
-Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 364.133 ; free physical = 10801 ; free virtual = 16326
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 3759.184 ; gain = 386.012 ; free physical = 10801 ; free virtual = 16326
-INFO: [Vivado 12-24828] Executing command : report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-Command: report_drc -file KC705_top_drc_routed.rpt -pb KC705_top_drc_routed.pb -rpx KC705_top_drc_routed.rpx
-INFO: [IP_Flow 19-1839] IP Catalog is up to date.
-INFO: [DRC 23-27] Running DRC with 20 threads
-INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_drc_routed.rpt.
-report_drc completed successfully
-INFO: [Vivado 12-24828] Executing command : report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-Command: report_methodology -file KC705_top_methodology_drc_routed.rpt -pb KC705_top_methodology_drc_routed.pb -rpx KC705_top_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 20 threads
-INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed.rpt -pb KC705_top_timing_summary_routed.pb -rpx KC705_top_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file KC705_top_timing_summary_routed_1.rpt -pb KC705_top_timing_summary_routed_1.pb -rpx KC705_top_timing_summary_routed_1.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
-INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status, report_utilization" in parallel.
-Running report generation with 4 threads.
-INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file KC705_top_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
-INFO: [Vivado 12-24828] Executing command : report_route_status -file KC705_top_route_status.rpt -pb KC705_top_route_status.pb
-INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file KC705_top_bus_skew_routed.rpt -pb KC705_top_bus_skew_routed.pb -rpx KC705_top_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 20 CPUs
-INFO: [Vivado 12-24828] Executing command : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
-INFO: [Vivado 12-24828] Executing command : report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Command: report_power -file KC705_top_power_routed.rpt -pb KC705_top_power_summary_routed.pb -rpx KC705_top_power_routed.rpx
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-130 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file KC705_top_clock_utilization_routed.rpt
-WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
-WARNING: [Device 21-2174] Failed to initialize Virtual grid.
-generate_parallel_reports: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4039.320 ; gain = 280.137 ; free physical = 10794 ; free virtual = 16323
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-implementation.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Evaluating last git SHA in which KC705_testing was modified...
-CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705 not clean, git commit hash be set to 0.
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 20
-INFO: [Hog:Msg-0] The git SHA value 0000000 will be embedded in the binary file.
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Evaluating differences with last commit...
-WARNING: [Hog:Msg-0] Found non committed changes:
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 94 +++++++++++-----------
- 2 files changed, 48 insertions(+), 48 deletions(-)
-INFO: [Hog:Msg-0] All done.
-INFO: [Timing 38-480] Writing timing data to binary archive.
-Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10793 ; free virtual = 16324
-Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10790 ; free virtual = 16323
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4039.320 ; gain = 0.000 ; free physical = 10788 ; free virtual = 16321
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top_routed.dcp' has been generated.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:34:12 2024...
-
-*** Running vivado
-    with args -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
-****** Vivado v2024.1.2 (64-bit)
-  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 11 12:34:25 2024
-    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-
-source KC705_top.tcl -notrace
-Command: open_checkpoint KC705_top_routed.dcp
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1781.637 ; gain = 0.000 ; free physical = 12436 ; free virtual = 17968
-INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
-INFO: [Project 1-570] Preparing netlist for logic optimization
-WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mmcm_sys_clk_wiz/clk_sys' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
-Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1858.324 ; gain = 1.000 ; free physical = 12355 ; free virtual = 17887
-INFO: [Timing 38-478] Restoring timing data from binary archive.
-INFO: [Timing 38-479] Binary timing data restore complete.
-INFO: [Project 1-856] Restoring constraints from binary archive.
-INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
-  general.maxThreads
-INFO: [Project 1-853] Binary constraint restore complete.
-INFO: [Designutils 20-5722] Start Reading Physical Databases.
-Reading placement.
-Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading placer database...
-Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Reading routing.
-Read RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Read Physdb Files: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-Restored from archive | CPU: 0.130000 secs | Memory: 2.675194 MB |
-Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2524.020 ; gain = 7.938 ; free physical = 11772 ; free virtual = 17303
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.020 ; gain = 0.000 ; free physical = 11772 ; free virtual = 17303
-INFO: [Project 1-111] Unisim Transformation Summary:
-  A total of 6 instances were transformed.
-  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
-
-INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1.2 (64-bit) build 5164865
-WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
-open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2527.988 ; gain = 1167.891 ; free physical = 11768 ; free virtual = 17299
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-bitstream.tcl
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:Msg-0] All done.
-Command: write_bitstream -force KC705_top.bit
-Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
-Running DRC as a precondition to command write_bitstream
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1704] No user IP repositories specified
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
-INFO: [DRC 23-27] Running DRC with 20 threads
-WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
-
- set_property CFGBVS value1 [current_design]
- #where value1 is either VCCO or GND
-
- set_property CONFIG_VOLTAGE value2 [current_design]
- #where value2 is the voltage provided to configuration bank 0
-
-Refer to the device configuration user guide for more information.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A5))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
-WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 17 listed).
-INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
-INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
-INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
-Loading data files...
-Loading site data...
-Loading route data...
-Processing options...
-Creating bitmap...
-Creating bitstream...
-Writing bitstream ./KC705_top.bit...
-INFO: [Vivado 12-1842] Bitgen Completed Successfully.
-INFO: [Common 17-83] Releasing license: Implementation
-25 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
-write_bitstream completed successfully
-write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3123.746 ; gain = 595.758 ; free physical = 11202 ; free virtual = 16744
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-bitstream.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Hog describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] Copying main binary file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.bit into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.bit...
-INFO: [Hog:Msg-0] Copying /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.ltx file into /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty/KC705_testing-v0.0.1-021A59A-dirty.ltx...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:35:18 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh b/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh
deleted file mode 100755
index afb6ebf..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/runme.sh
+++ /dev/null
@@ -1,44 +0,0 @@
-#!/bin/sh
-
-# 
-# Vivado(TM)
-# runme.sh: a Vivado-generated Runs Script for UNIX
-# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-# 
-
-if [ -z "$PATH" ]; then
-  PATH=/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64:/tools/Xilinx/Vivado/2024.1/bin
-else
-  PATH=/tools/Xilinx/Vivado/2024.1/ids_lite/ISE/bin/lin64:/tools/Xilinx/Vivado/2024.1/bin:$PATH
-fi
-export PATH
-
-if [ -z "$LD_LIBRARY_PATH" ]; then
-  LD_LIBRARY_PATH=
-else
-  LD_LIBRARY_PATH=:$LD_LIBRARY_PATH
-fi
-export LD_LIBRARY_PATH
-
-HD_PWD='/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1'
-cd "$HD_PWD"
-
-HD_LOG=runme.log
-/bin/touch $HD_LOG
-
-ISEStep="./ISEWrap.sh"
-EAStep()
-{
-     $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1
-     if [ $? -ne 0 ]
-     then
-         exit
-     fi
-}
-
-# pre-commands:
-/bin/touch .write_bitstream.begin.rst
-EAStep vivado -log KC705_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
deleted file mode 100644
index 39ba9bc..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
+++ /dev/null
@@ -1,24 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:34:25 2024
-# Process ID: 117970
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19663 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb
deleted file mode 100644
index 5d2b4aa..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_85959.backup.jou b/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_85959.backup.jou
deleted file mode 100644
index c20fafa..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado_85959.backup.jou
+++ /dev/null
@@ -1,24 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2024.1.2 (64-bit)
-# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
-# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
-# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:31:25 2024
-# Process ID: 85959
-# Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1
-# Command line: vivado -log KC705_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source KC705_top.tcl -notrace
-# Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/KC705_top.vdi
-# Journal file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/impl_1/vivado.jou
-# Running On        :fmasmitsxps15
-# Platform          :Ubuntu
-# Operating System  :Ubuntu 20.04.6 LTS
-# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
-# CPU Physical cores:10
-# CPU Logical cores :20
-# Host memory       :16599 MB
-# Swap memory       :4294 MB
-# Total Virtual     :20894 MB
-# Available Virtual :19642 MB
-#-----------------------------------------------------------
-source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb b/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb
deleted file mode 100644
index 8f92db7..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/impl_1/write_bitstream.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc b/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc
deleted file mode 100644
index 53296ba..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/KC705_top_propImpl.xdc
+++ /dev/null
@@ -1,7 +0,0 @@
-set_property SRC_FILE_INFO {cfile:/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc rfile:../../../../../sources/constraints/KC705_constraints.xdc id:1} [current_design]
-set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN AD12       [get_ports clk_sys_in_diff[0]]
-set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN AD11       [get_ports clk_sys_in_diff[1]]
-set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
-set_property PACKAGE_PIN Y23        [get_ports clk_sys_out]
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
index c0c7b98..22ee6c1 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.begin.rst
@@ -1,5 +1,5 @@
 <?xml version="1.0"?>
 <ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="85581" HostCore="20" HostMemory="16210284">
+    <Process Command="vivado" Owner="fma_smits" Host="fmasmitsxps15" Pid="277168" HostCore="20" HostMemory="16210284">
     </Process>
 </ProcessHandle>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.end.rst b/Projects/KC705_testing/KC705_testing.runs/synth_1/.vivado.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp
deleted file mode 100644
index 8af5a05..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
index 2228c8d..ed6bbca 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.tcl
@@ -56,6 +56,8 @@ if {$::dispatch::connected} {
 }
 
 OPTRACE "synth_1" START { ROLLUP_AUTO }
+set_param chipscope.maxJobs 5
+set_msg_config -id {Common 17-41} -limit 10000000
 set_msg_config  -string {{.*The IP file '.*' has been moved from its original location, as a result the outputs for this IP will now be generated in '.*'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands..*}}  -suppress  -regexp
 set_msg_config  -string {{.*File '.*.xci' referenced by design '.*' could not be found..*}}  -suppress  -regexp
 OPTRACE "Creating in-memory project" START { }
@@ -86,15 +88,15 @@ if {$src_rc} {
 OPTRACE "Creating in-memory project" END { }
 OPTRACE "Adding files" START { }
 read_vhdl -vhdl2008 -library xil_defaultlib /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd
+read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci
+set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_board.xdc]
+set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xdc]
+set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz_ooc.xdc]
+
 read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xci
 set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xdc]
 set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm_ooc.xdc]
 
-read_ip -quiet /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci
-set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_board.xdc]
-set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xdc]
-set_property used_in_implementation false [get_files -all /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk_ooc.xdc]
-
 OPTRACE "Adding files" END { }
 # Mark all dcp files as not used in implementation to prevent them from being
 # stitched into the results of this synthesis run. Any black boxes in the
@@ -104,12 +106,17 @@ OPTRACE "Adding files" END { }
 foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
   set_property used_in_implementation false $dcp
 }
-read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc
-set_property used_in_implementation false [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
+read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc
+set_property used_in_implementation false [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc]
+
+read_xdc /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc
+set_property used_in_implementation false [get_files /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc]
 
 read_xdc dont_touch.xdc
 set_property used_in_implementation false [get_files dont_touch.xdc]
 set_param ips.enableIPCacheLiteLoad 1
+
+read_checkpoint -auto_incremental -incremental /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.srcs/utils_1/imports/synth_1/KC705_top.dcp
 close [open __synthesis_is_running__ w]
 
 OPTRACE "synth_design" START { }
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
index 0532b10..3ba4bd1 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:30:27 2024
-# Process ID: 85625
+# Start of session at: Thu Dec 12 15:42:52 2024
+# Process ID: 277212
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -13,21 +13,22 @@
 # Platform          :Ubuntu
 # Operating System  :Ubuntu 20.04.6 LTS
 # Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
+# CPU Frequency     :2918.401 MHz
 # CPU Physical cores:10
 # CPU Logical cores :20
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19656 MB
+# Available Virtual :17066 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.566 ; gain = 0.023 ; free physical = 12845 ; free virtual = 18363
+create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.504 ; gain = 0.023 ; free physical = 10384 ; free virtual = 15893
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -36,273 +37,15 @@ INFO: [IP_Flow 19-1704] No user IP repositories specified
 INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
 INFO: [Hog:Msg-0] Checking KC705_testing list files...
 INFO: [Hog:Msg-0] Retrieved Vivado project files...
-INFO: [Hog:Msg-0] Design List Files matches project. Nothing to do.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/list/xil_defaultlib.src) does not exist.
+CRITICAL WARNING: [Hog:MsgAndLog-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci was found in project but not in list files or .hog/extra.files
 INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Constraint List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/hog.conf matches project. Nothing to do
 WARNING: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf not found. Skipping properties check
-INFO: [Hog:Msg-0] Design List files and hog.conf match project. All ok!
+CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.conf = 0).
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
+CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (d2569bf) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
-WARNING: [Hog:Msg-0] Found non committed changes:...
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 85 +++++++++++-----------
- 2 files changed, 43 insertions(+), 44 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (021a59a) and create a dirty bitfile...
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.1-021A59A-dirty
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
-INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
-INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
- ------------------------- PRE SYNTHESIS -------------------------
- 11/12/2024 at 12:30:40
- Firmware date and time: 11122024, 00122855
- Global SHA: 021a59a, VER: 0.0.0
- Constraints SHA: ab3d196, VER: 0.0.0
- Top SHA: ab3d196, VER: 0.0.0
- Hog SHA: 219f277, VER: 8.15.4
- --- Libraries ---
- xil_defaultlib SHA: ab3d196, VER: 0.0.0
- ips SHA: ab3d196, VER: 0.0.0
- -----------------------------------------------------------------
-INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
-INFO: [Hog:Msg-0] All done.
-Command: synth_design -top KC705_top -part xc7k325tffg900-2
-Starting synth_design
-Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
-INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 85694
----------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2237.941 ; gain = 404.625 ; free physical = 11696 ; free virtual = 17214
----------------------------------------------------------------------------------
-INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
-	Parameter GLOBAL_DATE bound to: 32'b00010001000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000100100010100001010101 
-	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000000001000011010010110011010 
-	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter CON_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter CON_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter HOG_VER bound to: 32'b00001000000011110000000000000100 
-	Parameter HOG_SHA bound to: 32'b00000010000110011111001001110111 
-	Parameter IPS_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter IPS_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00001010101100111101000110010110 
-INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clc' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:81]
-INFO: [Synth 8-3491] module 'mmcm_sys_clk' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:6' bound to instance 'mmcm_sys_clk_wiz' of component 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:88]
-INFO: [Synth 8-638] synthesizing module 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'vio_mmcm' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:6' bound to instance 'vio_mmcm_lock_reset' of component 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:97]
-INFO: [Synth 8-638] synthesizing module 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:15]
-INFO: [Synth 8-113] binding component instance 'OBUF_sys_clk' to cell 'OBUF' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:104]
-INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
----------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.910 ; gain = 490.594 ; free physical = 11604 ; free virtual = 17122
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
----------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.660 ; gain = 0.000 ; free physical = 11587 ; free virtual = 17106
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-
-Processing XDC Constraints
-Initializing timing engine
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
-Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
-Completed Processing XDC Constraints
-
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_mmcm_lock_reset' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
----------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Loading Part and Timing Information
----------------------------------------------------------------------------------
-Loading part: xc7k325tffg900-2
----------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying 'set_property' XDC Constraints
----------------------------------------------------------------------------------
-Applied set_property KEEP_HIERARCHY = SOFT for vio_mmcm_lock_reset. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for mmcm_sys_clk_wiz. (constraint file  auto generated constraint).
----------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17091
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start RTL Component Statistics 
----------------------------------------------------------------------------------
-Detailed RTL Component Info : 
----------------------------------------------------------------------------------
-Finished RTL Component Statistics 
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Part Resource Summary
----------------------------------------------------------------------------------
-Part Resources:
-DSPs: 840 (col length:140)
-BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
----------------------------------------------------------------------------------
-Finished Part Resource Summary
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Cross Boundary and Area Optimization
----------------------------------------------------------------------------------
-WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
----------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11569 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying XDC Timing Constraints
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Timing Optimization
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Technology Mapping
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Instances
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Rebuilding User Hierarchy
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Ports
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Nets
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Writing Synthesis Report
----------------------------------------------------------------------------------
-
-Report BlackBoxes: 
-+------+--------------+----------+
-|      |BlackBox name |Instances |
-+------+--------------+----------+
-|1     |mmcm_sys_clk  |         1|
-|2     |vio_mmcm      |         1|
-+------+--------------+----------+
-
-Report Cell Usage: 
-+------+------------------+------+
-|      |Cell              |Count |
-+------+------------------+------+
-|1     |mmcm_sys_clk_bbox |     1|
-|2     |vio_mmcm_bbox     |     1|
-|3     |IBUFDS            |     1|
-|4     |OBUF              |     1|
-+------+------------------+------+
----------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
-Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2558.730 ; gain = 508.406 ; free physical = 11571 ; free virtual = 17094
-Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
-INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11571 ; free virtual = 17094
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Synth Design complete | Checksum: aaf1922a
-INFO: [Common 17-83] Releasing license: Synthesis
-50 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
-synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2558.730 ; gain = 1113.148 ; free physical = 11864 ; free virtual = 17388
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.021; main = 1637.941; forked = 398.912
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3548.879; main = 2526.715; forked = 1022.164
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:31:11 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.pb b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.pb
deleted file mode 100644
index 3fb76c6..0000000
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.pb and /dev/null differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt b/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
deleted file mode 100644
index 9916333..0000000
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top_utilization_synth.rpt
+++ /dev/null
@@ -1,180 +0,0 @@
-Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
-| Date         : Wed Dec 11 12:31:10 2024
-| Host         : fmasmitsxps15 running 64-bit Ubuntu 20.04.6 LTS
-| Command      : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
-| Design       : KC705_top
-| Device       : xc7k325tffg900-2
-| Speed File   : -2
-| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Memory
-3. DSP
-4. IO and GT Specific
-5. Clocking
-6. Specific Feature
-7. Primitives
-8. Black Boxes
-9. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+-------------------------+------+-------+------------+-----------+-------+
-|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
-+-------------------------+------+-------+------------+-----------+-------+
-| Slice LUTs*             |    0 |     0 |          0 |    203800 |  0.00 |
-|   LUT as Logic          |    0 |     0 |          0 |    203800 |  0.00 |
-|   LUT as Memory         |    0 |     0 |          0 |     64000 |  0.00 |
-| Slice Registers         |    0 |     0 |          0 |    407600 |  0.00 |
-|   Register as Flip Flop |    0 |     0 |          0 |    407600 |  0.00 |
-|   Register as Latch     |    0 |     0 |          0 |    407600 |  0.00 |
-| F7 Muxes                |    0 |     0 |          0 |    101900 |  0.00 |
-| F8 Muxes                |    0 |     0 |          0 |     50950 |  0.00 |
-+-------------------------+------+-------+------------+-----------+-------+
-* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
-Warning! LUT value is adjusted to account for LUT combining.
-Warning! For any ECO changes, please run place_design if there are unplaced instances
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 0     |          Yes |           - |          Set |
-| 0     |          Yes |           - |        Reset |
-| 0     |          Yes |         Set |            - |
-| 0     |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Memory
----------
-
-+----------------+------+-------+------------+-----------+-------+
-|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
-+----------------+------+-------+------------+-----------+-------+
-| Block RAM Tile |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB36/FIFO* |    0 |     0 |          0 |       445 |  0.00 |
-|   RAMB18       |    0 |     0 |          0 |       890 |  0.00 |
-+----------------+------+-------+------------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-3. DSP
-------
-
-+-----------+------+-------+------------+-----------+-------+
-| Site Type | Used | Fixed | Prohibited | Available | Util% |
-+-----------+------+-------+------------+-----------+-------+
-| DSPs      |    0 |     0 |          0 |       840 |  0.00 |
-+-----------+------+-------+------------+-----------+-------+
-
-
-4. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+------------+-----------+-------+
-|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
-+-----------------------------+------+-------+------------+-----------+-------+
-| Bonded IOB                  |    3 |     0 |          0 |       500 |  0.60 |
-| Bonded IPADs                |    0 |     0 |          0 |        50 |  0.00 |
-| Bonded OPADs                |    0 |     0 |          0 |        32 |  0.00 |
-| PHY_CONTROL                 |    0 |     0 |          0 |        10 |  0.00 |
-| PHASER_REF                  |    0 |     0 |          0 |        10 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |          0 |        40 |  0.00 |
-| IN_FIFO                     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |          0 |        10 |  0.00 |
-| IBUFDS                      |    1 |     0 |          0 |       480 |  0.21 |
-| GTXE2_COMMON                |    0 |     0 |          0 |         4 |  0.00 |
-| GTXE2_CHANNEL               |    0 |     0 |          0 |        16 |  0.00 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        40 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        40 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       500 |  0.00 |
-| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
-| IBUFDS_GTE2                 |    0 |     0 |          0 |         8 |  0.00 |
-| ILOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-| OLOGIC                      |    0 |     0 |          0 |       500 |  0.00 |
-+-----------------------------+------+-------+------------+-----------+-------+
-
-
-5. Clocking
------------
-
-+------------+------+-------+------------+-----------+-------+
-|  Site Type | Used | Fixed | Prohibited | Available | Util% |
-+------------+------+-------+------------+-----------+-------+
-| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
-| BUFIO      |    0 |     0 |          0 |        40 |  0.00 |
-| MMCME2_ADV |    0 |     0 |          0 |        10 |  0.00 |
-| PLLE2_ADV  |    0 |     0 |          0 |        10 |  0.00 |
-| BUFMRCE    |    0 |     0 |          0 |        20 |  0.00 |
-| BUFHCE     |    0 |     0 |          0 |       168 |  0.00 |
-| BUFR       |    0 |     0 |          0 |        40 |  0.00 |
-+------------+------+-------+------------+-----------+-------+
-
-
-6. Specific Feature
--------------------
-
-+-------------+------+-------+------------+-----------+-------+
-|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
-+-------------+------+-------+------------+-----------+-------+
-| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
-| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
-| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
-| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
-| XADC        |    0 |     0 |          0 |         1 |  0.00 |
-+-------------+------+-------+------------+-----------+-------+
-
-
-7. Primitives
--------------
-
-+----------+------+---------------------+
-| Ref Name | Used | Functional Category |
-+----------+------+---------------------+
-| OBUF     |    1 |                  IO |
-| IBUFDS   |    1 |                  IO |
-+----------+------+---------------------+
-
-
-8. Black Boxes
---------------
-
-+--------------+------+
-|   Ref Name   | Used |
-+--------------+------+
-| vio_mmcm     |    1 |
-| mmcm_sys_clk |    1 |
-+--------------+------+
-
-
-9. Instantiated Netlists
-------------------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/__synthesis_is_complete__ b/Projects/KC705_testing/KC705_testing.runs/synth_1/__synthesis_is_complete__
deleted file mode 100644
index e69de29..0000000
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc b/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc
index ff703f4..90e6b61 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc
@@ -1,10 +1,9 @@
 # This file is automatically generated.
 # It contains project source information necessary for synthesis and implementation.
 
-# XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc
+# XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_physical.xdc
 
-# IP: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/vio_mmcm/vio_mmcm.xci
-set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vio_mmcm || ORIG_REF_NAME==vio_mmcm} -quiet] -quiet
+# XDC: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_clocking.xdc
 
-# IP: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci
-set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==mmcm_sys_clk || ORIG_REF_NAME==mmcm_sys_clk} -quiet] -quiet
+# IP: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci
+set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==mmcm_sys_clk_wiz || ORIG_REF_NAME==mmcm_sys_clk_wiz} -quiet] -quiet
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
index 1855e7d..d408998 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/gen_run.xml
@@ -1,24 +1,17 @@
 <?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1733916625">
+<GenRun Id="synth_1" LaunchPart="xc7k325tffg900-2" LaunchTime="1734014503" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
   <File Type="VDS-TIMING-PB" Name="KC705_top_timing_summary_synth.pb"/>
   <File Type="VDS-TIMINGSUMMARY" Name="KC705_top_timing_summary_synth.rpt"/>
-  <File Type="PA-TCL" Name="KC705_top.tcl"/>
   <File Type="RDS-DCP" Name="KC705_top.dcp"/>
-  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
-  <File Type="RDS-RDS" Name="KC705_top.vds"/>
-  <File Type="RDS-PROPCONSTRS" Name="KC705_top_drc_synth.rpt"/>
-  <File Type="RDS-UTIL" Name="KC705_top_utilization_synth.rpt"/>
   <File Type="RDS-UTIL-PB" Name="KC705_top_utilization_synth.pb"/>
+  <File Type="RDS-UTIL" Name="KC705_top_utilization_synth.rpt"/>
+  <File Type="RDS-PROPCONSTRS" Name="KC705_top_drc_synth.rpt"/>
+  <File Type="RDS-RDS" Name="KC705_top.vds"/>
+  <File Type="REPORTS-TCL" Name="KC705_top_reports.tcl"/>
+  <File Type="PA-TCL" Name="KC705_top.tcl"/>
   <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
     <Filter Type="Srcs"/>
-    <File Path="$PPRDIR/../../sources/ip/vio_mmcm/vio_mmcm.xci">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci">
+    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci">
       <FileInfo>
         <Attr Name="UsedIn" Val="synthesis"/>
         <Attr Name="UsedIn" Val="implementation"/>
@@ -32,20 +25,6 @@
         <Attr Name="UsedIn" Val="simulation"/>
       </FileInfo>
     </File>
-    <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk.xcix">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PPRDIR/../../sources/ip/vio_mmcm.xcix">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
     <Config>
       <Option Name="DesignMode" Val="RTL"/>
       <Option Name="TopModule" Val="KC705_top"/>
@@ -53,13 +32,20 @@
   </FileSet>
   <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
     <Filter Type="Constrs"/>
-    <File Path="$PPRDIR/../../sources/constraints/KC705_constraints.xdc">
+    <File Path="$PPRDIR/../../sources/constraints/KC705_physical.xdc">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+      </FileInfo>
+    </File>
+    <File Path="$PPRDIR/../../sources/constraints/KC705_clocking.xdc">
       <FileInfo>
         <Attr Name="UsedIn" Val="synthesis"/>
         <Attr Name="UsedIn" Val="implementation"/>
       </FileInfo>
     </File>
     <Config>
+      <Option Name="TargetConstrsFile" Val="$PPRDIR/../../sources/constraints/KC705_clocking.xdc"/>
       <Option Name="ConstrsType" Val="XDC"/>
     </Config>
   </FileSet>
@@ -113,6 +99,14 @@
         <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
       </FileInfo>
     </File>
+    <File Path="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+      <FileInfo>
+        <Attr Name="UsedIn" Val="synthesis"/>
+        <Attr Name="UsedIn" Val="implementation"/>
+        <Attr Name="UsedInSteps" Val="synth_1"/>
+        <Attr Name="AutoDcp" Val="1"/>
+      </FileInfo>
+    </File>
     <Config>
       <Option Name="TopAutoSet" Val="TRUE"/>
     </Config>
@@ -121,4 +115,5 @@
     <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
     <Step Id="synth_design" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl"/>
   </Strategy>
+  <BlockFileSet Type="BlockSrcs" Name="vio_mmcm"/>
 </GenRun>
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/project.wdf b/Projects/KC705_testing/KC705_testing.runs/synth_1/project.wdf
index be09b34..69afb39 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/project.wdf
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/project.wdf
@@ -1,19 +1,19 @@
 version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:35:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:32:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:32:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:32:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:32:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:5648444c:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f31345c6d6d636d5f7379735f636c6b:636f72655f636f6e7461696e6572:74727565:00:00
+70726f6a656374:69705f636f72655f636f6e7461696e65725c636c6b5f77697a5f76365f305f31345c6d6d636d5f7379735f636c6b5f77697a:636f72655f636f6e7461696e6572:66616c7365:00:00
 70726f6a656374:69705f636f72655f636f6e7461696e65725c76696f5f76335f305f32355c76696f5f6d6d636d:636f72655f636f6e7461696e6572:74727565:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
@@ -22,12 +22,12 @@ version:1
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:3131:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:3130:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:3130:00:00
 70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:3130:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:3130:00:00
+70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:3130:00:00
 5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:6532336335326265333939663436613262313637316131636538643262313835:506172656e742050412070726f6a656374204944:00
-eof:1677514430
+eof:2201935098
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
index d34f7dd..0c2aae7 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/runme.log
@@ -7,17 +7,18 @@
   **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
   **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
   **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-  **** Start of session at: Wed Dec 11 12:30:27 2024
+  **** Start of session at: Thu Dec 12 15:42:52 2024
     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
     ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 
 source KC705_top.tcl -notrace
-create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.566 ; gain = 0.023 ; free physical = 12845 ; free virtual = 18363
+create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.504 ; gain = 0.023 ; free physical = 10384 ; free virtual = 15893
 source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/pre-synthesis.tcl
 INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
 CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: ./list/xil_defaultlib.src) does not exist.
 INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
+INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.2-D2569BF-dirty...
 INFO: [Hog:Msg-0] Opening project KC705_testing...
 Scanning sources...
 Finished scanning sources
@@ -26,273 +27,15 @@ INFO: [IP_Flow 19-1704] No user IP repositories specified
 INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
 INFO: [Hog:Msg-0] Checking KC705_testing list files...
 INFO: [Hog:Msg-0] Retrieved Vivado project files...
-INFO: [Hog:Msg-0] Design List Files matches project. Nothing to do.
+CRITICAL WARNING: [Hog:ReadListFile-0] File: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk.xcix (from list file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/list/xil_defaultlib.src) does not exist.
+CRITICAL WARNING: [Hog:MsgAndLog-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci was found in project but not in list files or .hog/extra.files
 INFO: [Hog:Msg-0] Simulation List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] Constraint List Files matches project. Nothing to do.
 INFO: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/hog.conf matches project. Nothing to do
 WARNING: [Hog:Msg-0] /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top//KC705_testing/sim.conf not found. Skipping properties check
-INFO: [Hog:Msg-0] Design List files and hog.conf match project. All ok!
+CRITICAL WARNING: [Hog:Msg-0] Number of errors: 1 (Design List files = 1, hog.conf = 0).
 INFO: [Hog:Msg-0] Simulation list files match project. All ok!
 INFO: [Hog:Msg-0] Simulation config files match project. All ok!
 INFO: [Hog:Msg-0] All done.
+CRITICAL WARNING: [Hog:Msg-0] Project list or hog.conf mismatch, will use current SHA (d2569bf) and version will be set to 0.
 INFO: [Hog:Msg-0] Evaluating non committed changes...
-WARNING: [Hog:Msg-0] Found non committed changes:...
- .../KC705_testing.cache/wt/project.wpc             |  2 +-
- Projects/KC705_testing/KC705_testing.xpr           | 85 +++++++++++-----------
- 2 files changed, 43 insertions(+), 44 deletions(-)
-CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (021a59a) and create a dirty bitfile...
-INFO: [Hog:Msg-0] Git describe for 0000000 is: v0.0.1-021A59A-dirty
-CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 20
-INFO: [Hog:WriteGenerics-0] Passing parameters/generics to project's top module...
-INFO: [Hog:WriteGenerics-0] Setting parameters/generics...
-INFO: [Hog:Msg-0] Opening version file /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/versions.txt...
- ------------------------- PRE SYNTHESIS -------------------------
- 11/12/2024 at 12:30:40
- Firmware date and time: 11122024, 00122855
- Global SHA: 021a59a, VER: 0.0.0
- Constraints SHA: ab3d196, VER: 0.0.0
- Top SHA: ab3d196, VER: 0.0.0
- Hog SHA: 219f277, VER: 8.15.4
- --- Libraries ---
- xil_defaultlib SHA: ab3d196, VER: 0.0.0
- ips SHA: ab3d196, VER: 0.0.0
- -----------------------------------------------------------------
-INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705. Skipping this step
-INFO: [Hog:Msg-0] All done.
-Command: synth_design -top KC705_top -part xc7k325tffg900-2
-Starting synth_design
-Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
-INFO: [Device 21-403] Loading part xc7k325tffg900-2
-INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
-INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
-INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
-INFO: [Synth 8-7075] Helper process launched with PID 85694
----------------------------------------------------------------------------------
-Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2237.941 ; gain = 404.625 ; free physical = 11696 ; free virtual = 17214
----------------------------------------------------------------------------------
-INFO: [Synth 8-638] synthesizing module 'KC705_top' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
-	Parameter GLOBAL_DATE bound to: 32'b00010001000100100010000000100100 
-	Parameter GLOBAL_TIME bound to: 32'b00000000000100100010100001010101 
-	Parameter GLOBAL_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter GLOBAL_SHA bound to: 32'b00000000001000011010010110011010 
-	Parameter TOP_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter TOP_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter CON_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter CON_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter HOG_VER bound to: 32'b00001000000011110000000000000100 
-	Parameter HOG_SHA bound to: 32'b00000010000110011111001001110111 
-	Parameter IPS_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter IPS_SHA bound to: 32'b00001010101100111101000110010110 
-	Parameter XIL_DEFAULTLIB_VER bound to: 32'b00000000000000000000000000000000 
-	Parameter XIL_DEFAULTLIB_SHA bound to: 32'b00001010101100111101000110010110 
-INFO: [Synth 8-113] binding component instance 'IBUFDS_sys_clc' to cell 'IBUFDS' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:81]
-INFO: [Synth 8-3491] module 'mmcm_sys_clk' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:6' bound to instance 'mmcm_sys_clk_wiz' of component 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:88]
-INFO: [Synth 8-638] synthesizing module 'mmcm_sys_clk' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/mmcm_sys_clk_stub.vhdl:17]
-INFO: [Synth 8-3491] module 'vio_mmcm' declared at '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:6' bound to instance 'vio_mmcm_lock_reset' of component 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:97]
-INFO: [Synth 8-638] synthesizing module 'vio_mmcm' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/realtime/vio_mmcm_stub.vhdl:15]
-INFO: [Synth 8-113] binding component instance 'OBUF_sys_clk' to cell 'OBUF' [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:104]
-INFO: [Synth 8-256] done synthesizing module 'KC705_top' (0#1) [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/hdl/KC705_top.vhd:43]
----------------------------------------------------------------------------------
-Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2323.910 ; gain = 490.594 ; free physical = 11604 ; free virtual = 17122
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2341.723 ; gain = 508.406 ; free physical = 11592 ; free virtual = 17110
----------------------------------------------------------------------------------
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2347.660 ; gain = 0.000 ; free physical = 11587 ; free virtual = 17106
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-
-Processing XDC Constraints
-Initializing timing engine
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/vio_mmcm/vio_mmcm/vio_mmcm_in_context.xdc] for cell 'vio_mmcm_lock_reset'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/.Xil/Vivado-85625-fmasmitsxps15/mmcm_sys_clk/mmcm_sys_clk/mmcm_sys_clk_in_context.xdc] for cell 'mmcm_sys_clk_wiz'
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]
-INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/sources/constraints/KC705_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_top_propImpl.xdc].
-Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
-Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
-Finished Parsing XDC File [/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/dont_touch.xdc]
-Completed Processing XDC Constraints
-
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11572 ; free virtual = 17090
-WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_mmcm_lock_reset' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
----------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Loading Part and Timing Information
----------------------------------------------------------------------------------
-Loading part: xc7k325tffg900-2
----------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying 'set_property' XDC Constraints
----------------------------------------------------------------------------------
-Applied set_property KEEP_HIERARCHY = SOFT for vio_mmcm_lock_reset. (constraint file  auto generated constraint).
-Applied set_property KEEP_HIERARCHY = SOFT for mmcm_sys_clk_wiz. (constraint file  auto generated constraint).
----------------------------------------------------------------------------------
-Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11574 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17091
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start RTL Component Statistics 
----------------------------------------------------------------------------------
-Detailed RTL Component Info : 
----------------------------------------------------------------------------------
-Finished RTL Component Statistics 
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Part Resource Summary
----------------------------------------------------------------------------------
-Part Resources:
-DSPs: 840 (col length:140)
-BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
----------------------------------------------------------------------------------
-Finished Part Resource Summary
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Cross Boundary and Area Optimization
----------------------------------------------------------------------------------
-WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
----------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11569 ; free virtual = 17092
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Applying XDC Timing Constraints
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Timing Optimization
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Technology Mapping
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Instances
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Rebuilding User Hierarchy
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Ports
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Nets
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Writing Synthesis Report
----------------------------------------------------------------------------------
-
-Report BlackBoxes: 
-+------+--------------+----------+
-|      |BlackBox name |Instances |
-+------+--------------+----------+
-|1     |mmcm_sys_clk  |         1|
-|2     |vio_mmcm      |         1|
-+------+--------------+----------+
-
-Report Cell Usage: 
-+------+------------------+------+
-|      |Cell              |Count |
-+------+------------------+------+
-|1     |mmcm_sys_clk_bbox |     1|
-|2     |vio_mmcm_bbox     |     1|
-|3     |IBUFDS            |     1|
-|4     |OBUF              |     1|
-+------+------------------+------+
----------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
----------------------------------------------------------------------------------
-Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2558.730 ; gain = 508.406 ; free physical = 11571 ; free virtual = 17094
-Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2558.730 ; gain = 725.414 ; free physical = 11571 ; free virtual = 17094
-INFO: [Project 1-571] Translating synthesized netlist
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11571 ; free virtual = 17094
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-Synth Design complete | Checksum: aaf1922a
-INFO: [Common 17-83] Releasing license: Synthesis
-50 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
-synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2558.730 ; gain = 1113.148 ; free physical = 11864 ; free virtual = 17388
-INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.021; main = 1637.941; forked = 398.912
-INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3548.879; main = 2526.715; forked = 1022.164
-Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.730 ; gain = 0.000 ; free physical = 11864 ; free virtual = 17388
-INFO: [Common 17-1381] The checkpoint '/home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.dcp' has been generated.
-INFO: [Vivado 12-24828] Executing command : report_utilization -file KC705_top_utilization_synth.rpt -pb KC705_top_utilization_synth.pb
-source /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog/Tcl/integrated/post-synthesis.tcl
-INFO: [Hog:Msg-0] Evaluating Git sha for KC705_testing...
-INFO: [Hog:GetRepoVersions-0] Hog submodule /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Hog clean.
-CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Top/KC705_testing not clean, commit hash, and version will be set to 0.
-INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
-INFO: [Hog:Msg-0] Git describe set to: v0.0.1-021A59A-dirty
-INFO: [Hog:Msg-0] Creating /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/bin/KC705_testing-v0.0.1-021A59A-dirty...
-INFO: [Hog:Msg-0] All done.
-INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 12:31:11 2024...
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
index ee4e3f5..a4c3326 100644
--- a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
+++ b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.jou
@@ -3,8 +3,8 @@
 # SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
 # IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
 # SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
-# Start of session at: Wed Dec 11 12:30:27 2024
-# Process ID: 85625
+# Start of session at: Thu Dec 12 15:42:52 2024
+# Process ID: 277212
 # Current directory: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1
 # Command line: vivado -log KC705_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source KC705_top.tcl
 # Log file: /home/fma_smits/documents/UU_afstuderen/VHDL_UU_KC705/Projects/KC705_testing/KC705_testing.runs/synth_1/KC705_top.vds
@@ -13,12 +13,12 @@
 # Platform          :Ubuntu
 # Operating System  :Ubuntu 20.04.6 LTS
 # Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
-# CPU Frequency     :2918.398 MHz
+# CPU Frequency     :2918.401 MHz
 # CPU Physical cores:10
 # CPU Logical cores :20
 # Host memory       :16599 MB
 # Swap memory       :4294 MB
 # Total Virtual     :20894 MB
-# Available Virtual :19656 MB
+# Available Virtual :17066 MB
 #-----------------------------------------------------------
 source KC705_top.tcl -notrace
diff --git a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb
index 55c827d..1b62a5f 100644
Binary files a/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb and b/Projects/KC705_testing/KC705_testing.runs/synth_1/vivado.pb differ
diff --git a/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt b/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt
index f34200d..b438b6d 100644
--- a/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/timing_ok.txt
@@ -2,7 +2,7 @@
                                   
 | **Parameter** | **value (ns)** |
 | ---           | ---            |
-| WNS:          | 2.170503       |
+| WNS:          | 2.156947       |
 | TNS:          | 0.000000       |
 | WHS:          | 0.054029       |
 | THS:          | 0.000000       |
diff --git a/Projects/KC705_testing/KC705_testing.runs/versions.txt b/Projects/KC705_testing/KC705_testing.runs/versions.txt
index d15c81e..17be3e5 100644
--- a/Projects/KC705_testing/KC705_testing.runs/versions.txt
+++ b/Projects/KC705_testing/KC705_testing.runs/versions.txt
@@ -2,7 +2,7 @@
 
 | **File set**            | **Commit SHA** | **Version** |
 | ---                     | ---            | ---         |
-| Global                  | 021a59a        | 0.0.0       |
+| Global                  | d2569bf        | 0.0.0       |
 | Constraints             | ab3d196        | 0.0.0       |
 | Top Directory           | ab3d196        | 0.0.0       |
 | Hog                     | 219f277        | 8.15.4      |
diff --git a/Projects/KC705_testing/KC705_testing.xpr b/Projects/KC705_testing/KC705_testing.xpr
index e7fade3..2965af5 100644
--- a/Projects/KC705_testing/KC705_testing.xpr
+++ b/Projects/KC705_testing/KC705_testing.xpr
@@ -67,13 +67,13 @@
     <Option Name="WTVcsLaunchSim" Val="0"/>
     <Option Name="WTRivieraLaunchSim" Val="0"/>
     <Option Name="WTActivehdlLaunchSim" Val="0"/>
-    <Option Name="WTXSimExportSim" Val="0"/>
-    <Option Name="WTModelSimExportSim" Val="0"/>
-    <Option Name="WTQuestaExportSim" Val="0"/>
+    <Option Name="WTXSimExportSim" Val="11"/>
+    <Option Name="WTModelSimExportSim" Val="10"/>
+    <Option Name="WTQuestaExportSim" Val="10"/>
     <Option Name="WTIesExportSim" Val="0"/>
-    <Option Name="WTVcsExportSim" Val="0"/>
-    <Option Name="WTRivieraExportSim" Val="0"/>
-    <Option Name="WTActivehdlExportSim" Val="0"/>
+    <Option Name="WTVcsExportSim" Val="10"/>
+    <Option Name="WTRivieraExportSim" Val="10"/>
+    <Option Name="WTActivehdlExportSim" Val="10"/>
     <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
     <Option Name="XSimRadix" Val="hex"/>
     <Option Name="XSimTimeUnit" Val="ns"/>
@@ -91,28 +91,7 @@
   <FileSets Version="1" Minor="32">
     <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
       <Filter Type="Srcs"/>
-      <File Path="$PPRDIR/../../sources/ip/vio_mmcm.xcix">
-        <FileInfo>
-          <Attr Name="UsedIn" Val="synthesis"/>
-          <Attr Name="UsedIn" Val="implementation"/>
-          <Attr Name="UsedIn" Val="simulation"/>
-        </FileInfo>
-      </File>
-      <File Path="$PPRDIR/../../sources/ip/vio_mmcm/vio_mmcm.xci">
-        <FileInfo>
-          <Attr Name="UsedIn" Val="synthesis"/>
-          <Attr Name="UsedIn" Val="implementation"/>
-          <Attr Name="UsedIn" Val="simulation"/>
-        </FileInfo>
-      </File>
-      <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk.xcix">
-        <FileInfo>
-          <Attr Name="UsedIn" Val="synthesis"/>
-          <Attr Name="UsedIn" Val="implementation"/>
-          <Attr Name="UsedIn" Val="simulation"/>
-        </FileInfo>
-      </File>
-      <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk/mmcm_sys_clk.xci">
+      <File Path="$PPRDIR/../../sources/ip/mmcm_sys_clk_wiz/mmcm_sys_clk_wiz.xci">
         <FileInfo>
           <Attr Name="UsedIn" Val="synthesis"/>
           <Attr Name="UsedIn" Val="implementation"/>
@@ -147,13 +126,20 @@
     </FileSet>
     <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
       <Filter Type="Constrs"/>
-      <File Path="$PPRDIR/../../sources/constraints/KC705_constraints.xdc">
+      <File Path="$PPRDIR/../../sources/constraints/KC705_physical.xdc">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+        </FileInfo>
+      </File>
+      <File Path="$PPRDIR/../../sources/constraints/KC705_clocking.xdc">
         <FileInfo>
           <Attr Name="UsedIn" Val="synthesis"/>
           <Attr Name="UsedIn" Val="implementation"/>
         </FileInfo>
       </File>
       <Config>
+        <Option Name="TargetConstrsFile" Val="$PPRDIR/../../sources/constraints/KC705_clocking.xdc"/>
         <Option Name="ConstrsType" Val="XDC"/>
       </Config>
     </FileSet>
@@ -161,6 +147,8 @@
       <Filter Type="Srcs"/>
       <Config>
         <Option Name="DesignMode" Val="RTL"/>
+        <Option Name="TopModule" Val="KC705_top"/>
+        <Option Name="TopLib" Val="xil_defaultlib"/>
         <Option Name="TopAutoSet" Val="TRUE"/>
         <Option Name="TransportPathDelay" Val="0"/>
         <Option Name="TransportIntDelay" Val="0"/>
@@ -222,10 +210,52 @@
           <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
         </FileInfo>
       </File>
+      <File Path="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+          <Attr Name="UsedInSteps" Val="synth_1"/>
+          <Attr Name="AutoDcp" Val="1"/>
+        </FileInfo>
+      </File>
       <Config>
         <Option Name="TopAutoSet" Val="TRUE"/>
       </Config>
     </FileSet>
+    <FileSet Name="vio_mmcm" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_mmcm" RelGenDir="$PGENDIR/vio_mmcm">
+      <File Path="$PPRDIR/../../sources/ip/vio_mmcm.xcix">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+          <Attr Name="UsedIn" Val="simulation"/>
+        </FileInfo>
+      </File>
+      <File Path="$PPRDIR/../../sources/ip/vio_mmcm/vio_mmcm.xci">
+        <FileInfo>
+          <Attr Name="UsedIn" Val="synthesis"/>
+          <Attr Name="UsedIn" Val="implementation"/>
+          <Attr Name="UsedIn" Val="simulation"/>
+        </FileInfo>
+      </File>
+      <Config>
+        <Option Name="TopModule" Val="vio_mmcm"/>
+        <Option Name="UseBlackboxStub" Val="1"/>
+        <Generic Name="GLOBAL_DATE" Val="32&apos;h11122024"/>
+        <Generic Name="GLOBAL_TIME" Val="32&apos;h00122707"/>
+        <Generic Name="GLOBAL_VER" Val="32&apos;h00000000"/>
+        <Generic Name="GLOBAL_SHA" Val="32&apos;h0F889328"/>
+        <Generic Name="TOP_SHA" Val="32&apos;h0AB3D196"/>
+        <Generic Name="TOP_VER" Val="32&apos;h00000000"/>
+        <Generic Name="HOG_SHA" Val="32&apos;h0219F277"/>
+        <Generic Name="HOG_VER" Val="32&apos;h080F0004"/>
+        <Generic Name="CON_VER" Val="32&apos;h00000000"/>
+        <Generic Name="CON_SHA" Val="32&apos;h0AB3D196"/>
+        <Generic Name="XIL_DEFAULTLIB_VER" Val="32&apos;h00000000"/>
+        <Generic Name="XIL_DEFAULTLIB_SHA" Val="32&apos;h0AB3D196"/>
+        <Generic Name="IPS_VER" Val="32&apos;h00000000"/>
+        <Generic Name="IPS_SHA" Val="32&apos;h0AB3D196"/>
+      </Config>
+    </FileSet>
   </FileSets>
   <Simulators>
     <Simulator Name="XSim">
@@ -249,7 +279,7 @@
     </Simulator>
   </Simulators>
   <Runs Version="1" Minor="22">
-    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
+    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PSRCDIR/utils_1/imports/synth_1/KC705_top.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1" ParallelReportGen="true">
       <Strategy Version="1" Minor="2">
         <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
         <Step Id="synth_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-synthesis.tcl" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-synthesis.tcl"/>
@@ -259,7 +289,19 @@
       <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
       <RQSFiles/>
     </Run>
-    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 1 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
+    <Run Id="vio_mmcm_synth_1" Type="Ft3:Synth" SrcSet="vio_mmcm" Part="xc7k325tffg900-2" ConstrsSet="vio_mmcm" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_mmcm_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_mmcm_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_mmcm_synth_1" ParallelReportGen="true">
+      <Strategy Version="1" Minor="2">
+        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
+          <Desc>Vivado Synthesis Defaults</Desc>
+        </StratHandle>
+        <Step Id="synth_design"/>
+      </Strategy>
+      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
+      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2024"/>
+      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
+      <RQSFiles/>
+    </Run>
+    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 20 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1" ParallelReportGen="true">
       <Strategy Version="1" Minor="2">
         <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
         <Step Id="init_design" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-implementation.tcl"/>
@@ -272,7 +314,6 @@
         <Step Id="post_route_phys_opt_design"/>
         <Step Id="write_bitstream" PostStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/post-bitstream.tcl" PreStepTclHook="$PPRDIR/../../Hog/Tcl/integrated/pre-bitstream.tcl"/>
       </Strategy>
-      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
       <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024" CtrlBit="true">
         <ReportConfig DisplayName="Timing Summary - Design Initialization" Name="impl_1_init_report_timing_summary_0" Spec="report_timing_summary" RunStep="init_design" ReportFile="KC705_top_timing_summary_init.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
@@ -280,10 +321,10 @@
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="DRC - Opt Design" Name="impl_1_opt_report_drc_0" Spec="report_drc" RunStep="opt_design" ReportFile="KC705_top_drc_opted.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="DRC - Opt Design" Name="impl_1_opt_report_drc_0" Spec="report_drc" RunStep="opt_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_opted.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_opted.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Timing Summary - Opt Design" Name="impl_1_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="opt_design" ReportFile="KC705_top_timing_summary_opted.rpt" Version="1" Minor="0" IsDisabled="true">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
@@ -297,14 +338,14 @@
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="IO - Place Design" Name="impl_1_place_report_io_0" Spec="report_io" RunStep="place_design" ReportFile="KC705_top_io_placed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="IO - Place Design" Name="impl_1_place_report_io_0" Spec="report_io" RunStep="place_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Utilization - Place Design" Name="impl_1_place_report_utilization_0" Spec="report_utilization" RunStep="place_design" ReportFile="KC705_top_utilization_placed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Utilization - Place Design" Name="impl_1_place_report_utilization_0" Spec="report_utilization" RunStep="place_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_utilization_placed.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Control Sets - Place Design" Name="impl_1_place_report_control_sets_0" Spec="report_control_sets" RunStep="place_design" ReportFile="KC705_top_control_sets_placed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Control Sets - Place Design" Name="impl_1_place_report_control_sets_0" Spec="report_control_sets" RunStep="place_design" Version="1" Minor="0">
           <ReportConfigOption Name="verbose" Type="" Value="true"/>
         </ReportConfig>
         <ReportConfig DisplayName="Incremental Reuse - Place Design" Name="impl_1_place_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="place_design" ReportFile="KC705_top_incremental_reuse_pre_placed.rpt.rpt" Version="1" Minor="0" IsDisabled="true">
@@ -331,54 +372,54 @@
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="DRC - Route Design" Name="impl_1_route_report_drc_0" Spec="report_drc" RunStep="route_design" ReportFile="KC705_top_drc_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="DRC - Route Design" Name="impl_1_route_report_drc_0" Spec="report_drc" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Methodology - Route Design" Name="impl_1_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" ReportFile="KC705_top_methodology_drc_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Methodology - Route Design" Name="impl_1_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_methodology_drc_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_methodology_drc_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Power - Route Design" Name="impl_1_route_report_power_0" Spec="report_power" RunStep="route_design" ReportFile="KC705_top_power_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Power - Route Design" Name="impl_1_route_report_power_0" Spec="report_power" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_power_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_power_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Route Status - Route Design" Name="impl_1_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" ReportFile="KC705_top_route_status.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Route Status - Route Design" Name="impl_1_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_route_status.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="Timing Summary - Route Design" Name="impl_1_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Timing Summary - Route Design" Name="impl_1_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Incremental Reuse - Route Design" Name="impl_1_route_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="route_design" ReportFile="KC705_top_incremental_reuse_routed.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Clock Utilization - Route Design" Name="impl_1_route_report_clock_utilization_0" Spec="report_clock_utilization" RunStep="route_design" ReportFile="KC705_top_clock_utilization_routed.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="Clock Utilization - Route Design" Name="impl_1_route_report_clock_utilization_0" Spec="report_clock_utilization" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="Bus Skew - Route Design" Name="impl_1_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" ReportFile="KC705_top_bus_skew_routed.rpt" Version="1" Minor="1">
+        <ReportConfig DisplayName="Bus Skew - Route Design" Name="impl_1_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" Version="1" Minor="1">
           <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_bus_skew_routed.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_bus_skew_routed.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="implementation_log" Name="impl_1_route_implementation_log_0" Spec="" RunStep="route_design" ReportFile="KC705_top.vdi">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
-        <ReportConfig DisplayName="impl_1_route_report_timing_summary" Name="impl_1_route_report_timing_summary" Spec="report_timing_summary" RunStep="route_design" ReportFile="KC705_top_timing_summary_routed_1.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="impl_1_route_report_timing_summary" Name="impl_1_route_report_timing_summary" Spec="report_timing_summary" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
           <ReportConfigOption Name="report_unconstrained" Type="" Value="true"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="KC705_top_timing_summary_routed_1.pb"/>
-          <ReportConfigOutputOption Name="rpx" Type="string" Value="KC705_top_timing_summary_routed_1.rpx"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
+          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="impl_1_route_report_utilization" Name="impl_1_route_report_utilization" Spec="report_utilization" RunStep="route_design" ReportFile="route_report_utilization_0.rpt" Version="1" Minor="0">
+        <ReportConfig DisplayName="impl_1_route_report_utilization" Name="impl_1_route_report_utilization" Spec="report_utilization" RunStep="route_design" Version="1" Minor="0">
           <ReportConfigOption Name="dummy_option" Type="string"/>
-          <ReportConfigOutputOption Name="pb" Type="string" Value="route_report_utilization_0.pb"/>
+          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
         </ReportConfig>
         <ReportConfig DisplayName="Timing Summary - Post-Route Phys Opt Design" Name="impl_1_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" ReportFile="KC705_top_timing_summary_postroute_physopted.rpt" Version="1" Minor="0">
           <ReportConfigOption Name="max_paths" Type="" Value="10"/>
@@ -392,13 +433,32 @@
           <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
           <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
         </ReportConfig>
-        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream" ReportFile="KC705_top.vdi">
+        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream">
           <ReportConfigOption Name="dummy_option" Type="string"/>
         </ReportConfig>
       </ReportStrategy>
       <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
       <RQSFiles/>
     </Run>
+    <Run Id="vio_mmcm_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="vio_mmcm" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_mmcm_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vio_mmcm_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vio_mmcm_impl_1" ParallelReportGen="true">
+      <Strategy Version="1" Minor="2">
+        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024">
+          <Desc>Default settings for Implementation.</Desc>
+        </StratHandle>
+        <Step Id="init_design"/>
+        <Step Id="opt_design"/>
+        <Step Id="power_opt_design"/>
+        <Step Id="place_design"/>
+        <Step Id="post_place_power_opt_design"/>
+        <Step Id="phys_opt_design"/>
+        <Step Id="route_design"/>
+        <Step Id="post_route_phys_opt_design"/>
+        <Step Id="write_bitstream"/>
+      </Strategy>
+      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2024"/>
+      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
+      <RQSFiles/>
+    </Run>
   </Runs>
   <MsgRule>
     <MsgAttr Name="RuleType" Val="0"/>
diff --git a/Top/KC705_testing/list/sources.con b/Top/KC705_testing/list/sources.con
index 0754ce1..2cb6d6e 100644
--- a/Top/KC705_testing/list/sources.con
+++ b/Top/KC705_testing/list/sources.con
@@ -1 +1,2 @@
-sources/constraints/KC705_constraints.xdc
\ No newline at end of file
+sources/constraints/KC705_clocking.xdc
+sources/constraints/KC705_physical.xdc
\ No newline at end of file
diff --git a/sources/constraints/KC705_constraints.xdc b/sources/constraints/KC705_constraints.xdc
deleted file mode 100644
index f491205..0000000
--- a/sources/constraints/KC705_constraints.xdc
+++ /dev/null
@@ -1,12 +0,0 @@
-#######################   Clocking   ##########################
-create_clock -period 5 [get_ports clk_sys_in_diff[0]]
-
-#####################   Package pins    #######################
-set_property PACKAGE_PIN AD12       [get_ports clk_sys_in_diff[0]]
-set_property PACKAGE_PIN AD11       [get_ports clk_sys_in_diff[1]]
-set_property PACKAGE_PIN Y23        [get_ports clk_sys_out]
-
-#####################   I/O standards   #######################
-set_property IOSTANDARD LVDS        [get_ports clk_sys_in_diff[0]]
-set_property IOSTANDARD LVDS        [get_ports clk_sys_in_diff[1]]
-set_property IOSTANDARD LVCMOS25    [get_ports clk_sys_out]
diff --git a/sources/hdl/KC705_top.vhd b/sources/hdl/KC705_top.vhd
index 848057e..bb0d3fa 100644
--- a/sources/hdl/KC705_top.vhd
+++ b/sources/hdl/KC705_top.vhd
@@ -46,23 +46,26 @@ architecture Behavioral of KC705_top is
     --            Signals           --
     ----------------------------------
     signal clk_sys_in       : std_logic;
+    signal clk_sys_gl       : std_logic;
     signal mmcm_lck_ind     : std_logic;
     signal mmcm_rst         : std_logic;
-    signal clk_6MHz         : std_logic;
-    signal clk_12MHz        : std_logic;
+    signal clk_lf           : std_logic;
+    signal clk_lf_div2      : std_logic;
+    signal clk_trans        : std_logic;
     
     
     ----------------------------------
     --           Components         --
     ----------------------------------
-    component mmcm_sys_clk
+    component mmcm_sys_clk_wiz
     port
     (
-        clk_sys           : in     std_logic;
-        clk_out_lf1       : out    std_logic;
-        clk_out_lf2       : out    std_logic;
-        reset             : in     std_logic;
-        locked            : out    std_logic
+        clk_in          : in     std_logic;
+        clk_out_lf      : out    std_logic;
+        clk_out_lfdiv2  : out    std_logic;
+        clk_out_trans   : out    std_logic;
+        reset           : in     std_logic;
+        locked          : out    std_logic
     );
     end component;
     
@@ -73,37 +76,36 @@ architecture Behavioral of KC705_top is
         probe_out0  : out   std_logic 
     );
     end component;
-    
-    
-    
+ 
 begin
 
-    IBUFDS_sys_clc : IBUFDS
+    IBUFGDS_sys_clc : IBUFGDS
     port map (
         I   => clk_sys_in_diff(0),     
         IB  => clk_sys_in_diff(1),   
-        O   => clk_sys_in     
+        O   => clk_sys_gl     
     );
     
-    mmcm_sys_clk_wiz : mmcm_sys_clk
+    mmcm_sys_clk : mmcm_sys_clk_wiz
     port map ( 
-       clk_sys      => clk_sys_in,
-       clk_out_lf1  => clk_6MHz,
-       clk_out_lf2  => clk_12MHz,     
-       reset        => mmcm_rst,
-       locked       => mmcm_lck_ind
+       clk_in           => clk_sys_gl,
+       clk_out_lf       => clk_lf,          --6.25  MHz clock signal
+       clk_out_lfdiv2   => clk_lf_div2,     --12.50 MHz clock signal
+       clk_out_trans    => clk_trans,       --160   MHz clock signal
+       reset            => mmcm_rst, 
+       locked           => mmcm_lck_ind
     );
     
-    vio_mmcm_lock_reset : vio_mmcm
+    vio_mmcm_lck_rst : vio_mmcm
     port map (
-        clk         => clk_sys_in,
+        clk         => clk_sys_gl,
         probe_in0   => mmcm_lck_ind,
         probe_out0  => mmcm_rst
     );
     
     OBUF_sys_clk : OBUF
     port map (
-        I => clk_6MHz,
+        I => clk_lf,
         O => clk_sys_out
     );
     
diff --git a/sources/ip/.Xil/.mmcm_sys_clk.xcix.lock b/sources/ip/.Xil/.mmcm_sys_clk.xcix.lock
deleted file mode 100644
index e69de29..0000000
diff --git a/sources/ip/.Xil/.sys_mmcm_wiz.xcix.lock b/sources/ip/.Xil/.sys_mmcm_wiz.xcix.lock
deleted file mode 100644
index e69de29..0000000
diff --git a/sources/ip/mmcm_sys_clk.xcix b/sources/ip/mmcm_sys_clk.xcix
deleted file mode 100755
index 0af2cc4..0000000
Binary files a/sources/ip/mmcm_sys_clk.xcix and /dev/null differ
diff --git a/sources/ip/vio_mmcm.xcix b/sources/ip/vio_mmcm.xcix
index 99131fd..6a11ce8 100755
Binary files a/sources/ip/vio_mmcm.xcix and b/sources/ip/vio_mmcm.xcix differ

sources/constraints/KC705_clocking.xdc is not in the git repository

sources/constraints/KC705_physical.xdc is not in the git repository
