################################################################################
#  Copyright (c) 2009 Xilinx, Inc.
#
#   ____  ____
#  /   /\/   /
# /___/  \  /   This   document  contains  proprietary information  which   is
# \   \   \/    protected by  copyright. All rights  are reserved. No  part of
#  \   \        this  document may be photocopied, reproduced or translated to
#  /   /        another  program  language  without  prior written  consent of
# /___/   /\    XILINX Inc., San Jose, CA. 95125                              
# \   \  /  \ 
#  \___\/\___\
# 
#  Xilinx Template Revision:
#   $RCSfile: ibert_core_ucf.ejava,v $
#   $Revision: 1.6 $
#   Modify $Date: 2012/09/04 15:04:19 $
#   Application : Kintex-7 IBERT
#   Version : 1.3
#
#  Project Information:
#   Device:  xc7k325t
#   Package: ffg900
#


#-------------------------------------------------------------------------------------
# JTAG interface Constraints 
#-------------------------------------------------------------------------------------
#NET "U_ICON/U0/U_ICON/iDRCK" TNM_NET = J_CLK ;
#NET "*/U_ICON_INTERFACE/U_ICON_IFACE_ICON/U_ICON/U_ICON/iDRCK" TNM_NET = J_CLK ;
#NET "U_ICON/U0/iUPDATE_OUT" TNM_NET = U_CLK ;
#NET "U_ICON/U0/iSHIFT_OUT" TIG ;
TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;
TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;
TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;
NET "*U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/ma_dclk" TNM_NET = D_CLK ;

#-------------------------------------------------------------------------------------
# GT Clock Constraints 
#-------------------------------------------------------------------------------------
# Input REFCLK constratins
# QUAD 3
NET "Q3_CLK0_MGTREFCLK_P_IPAD" TNM_NET = "TNM_GT_QUAD_CLK_3_0";
TIMESPEC "TS_GT_QUAD_CLK_3_0" = PERIOD "TNM_GT_QUAD_CLK_3_0" 6.4 ns;


# GT PLL output constraints
# GT X0Y12
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y12/gt_rxoutclk TNM_NET = "TNM_X0Y12_RXOUTCLK";
TIMESPEC "TS_X0Y12_RXOUTCLK" = PERIOD "TNM_X0Y12_RXOUTCLK" 4.0 ns;
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y12/gt_txoutclk TNM_NET = "TNM_X0Y12_TXOUTCLK";
TIMESPEC "TS_X0Y12_TXOUTCLK" = PERIOD "TNM_X0Y12_TXOUTCLK" 4.0 ns;
# GT X0Y13
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y13/gt_rxoutclk TNM_NET = "TNM_X0Y13_RXOUTCLK";
TIMESPEC "TS_X0Y13_RXOUTCLK" = PERIOD "TNM_X0Y13_RXOUTCLK" 4.0 ns;
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y13/gt_txoutclk TNM_NET = "TNM_X0Y13_TXOUTCLK";
TIMESPEC "TS_X0Y13_TXOUTCLK" = PERIOD "TNM_X0Y13_TXOUTCLK" 4.0 ns;
# GT X0Y14
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y14/gt_rxoutclk TNM_NET = "TNM_X0Y14_RXOUTCLK";
TIMESPEC "TS_X0Y14_RXOUTCLK" = PERIOD "TNM_X0Y14_RXOUTCLK" 4.0 ns;
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y14/gt_txoutclk TNM_NET = "TNM_X0Y14_TXOUTCLK";
TIMESPEC "TS_X0Y14_TXOUTCLK" = PERIOD "TNM_X0Y14_TXOUTCLK" 4.0 ns;
# GT X0Y15
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y15/gt_rxoutclk TNM_NET = "TNM_X0Y15_RXOUTCLK";
TIMESPEC "TS_X0Y15_RXOUTCLK" = PERIOD "TNM_X0Y15_RXOUTCLK" 4.0 ns;
NET *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y15/gt_txoutclk TNM_NET = "TNM_X0Y15_TXOUTCLK";
TIMESPEC "TS_X0Y15_TXOUTCLK" = PERIOD "TNM_X0Y15_TXOUTCLK" 4.0 ns;
#-------------------------------------------------------------------------------------
# System Clock Timing Constraints and PIN LOCs (if applicable) 
#-------------------------------------------------------------------------------------
NET "IBERT_SYSCLOCK_P_IPAD" IOSTANDARD = LVCMOS15;
NET "IBERT_SYSCLOCK_P_IPAD" LOC = AG10;
NET "*U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/ma_dclk" PERIOD = 100.0 MHz;


#-------------------------------------------------------------------------------------
# GT LOC constraint 
#-------------------------------------------------------------------------------------
INST *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y12/U_GT_CHANNEL_X0Y12/gtxe2_i_x0y12 LOC=GTXE2_CHANNEL_X0Y12;
INST *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y13/U_GT_CHANNEL_X0Y13/gtxe2_i_x0y13 LOC=GTXE2_CHANNEL_X0Y13;
INST *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y14/U_GT_CHANNEL_X0Y14/gtxe2_i_x0y14 LOC=GTXE2_CHANNEL_X0Y14;
INST *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCPX_X0Y15/U_GT_CHANNEL_X0Y15/gtxe2_i_x0y15 LOC=GTXE2_CHANNEL_X0Y15;
INST *U_CHIPSCOPE_IBERT10G/U0/U_IBERT_CORE/U_GTCCPX_QUAD3/U_GTXE2_COMN_QUAD3/gtxe2_comm LOC=GTXE2_COMMON_X0Y3;
#-------------------------------------------------------------------------------------
# GT REFCLK PIN LOCs 
#-------------------------------------------------------------------------------------
NET Q3_CLK0_MGTREFCLK_P_IPAD LOC=C8;
NET Q3_CLK0_MGTREFCLK_N_IPAD LOC=C7;
#-------------------------------------------------------------------------------------
# RXOUTCLK OUTPUT PIN LOCs (if enabled) 
#-------------------------------------------------------------------------------------

NET TX_DISABLE[0] LOC = "M27" |  IOSTANDARD = "LVCMOS25";
NET TX_DISABLE[1] LOC = "L27" |  IOSTANDARD = "LVCMOS25";
NET TX_DISABLE[2] LOC = "K25" |  IOSTANDARD = "LVCMOS25";
NET TX_DISABLE[3] LOC = "K21" |  IOSTANDARD = "LVCMOS25";
