block/I2C:
  description: Inter integrated circuit.
  items:
  - name: CR1
    description: Control register 1.
    byte_offset: 0
    fieldset: CR1
  - name: CR2
    description: Control register 2.
    byte_offset: 4
    fieldset: CR2
  - name: OAR1
    description: Own address register 1.
    byte_offset: 8
    fieldset: OAR1
  - name: DR
    description: Data register.
    byte_offset: 16
    fieldset: DR
  - name: SR1
    description: Status register 1.
    byte_offset: 20
    fieldset: SR1
  - name: SR2
    description: Status register 2.
    byte_offset: 24
    access: Read
    fieldset: SR2
  - name: CCR
    description: Clock control register.
    byte_offset: 28
    fieldset: CCR
  - name: TRISE
    description: TRISE register.
    byte_offset: 32
    fieldset: TRISE
fieldset/CCR:
  description: Clock control register.
  fields:
  - name: CCR
    description: Clock control register in Fast/Standard mode (Master mode).
    bit_offset: 0
    bit_size: 12
  - name: DUTY
    description: Fast mode duty cycle.
    bit_offset: 14
    bit_size: 1
    enum: DUTY
  - name: F_S
    description: I2C master mode selection.
    bit_offset: 15
    bit_size: 1
    enum: F_S
fieldset/CR1:
  description: Control register 1.
  fields:
  - name: PE
    description: Peripheral enable.
    bit_offset: 0
    bit_size: 1
  - name: ENPEC
    description: PEC enable.
    bit_offset: 5
    bit_size: 1
  - name: ENGC
    description: General call enable.
    bit_offset: 6
    bit_size: 1
  - name: NOSTRETCH
    description: Clock stretching disable (Slave mode).
    bit_offset: 7
    bit_size: 1
  - name: START
    description: Start generation.
    bit_offset: 8
    bit_size: 1
  - name: STOP
    description: Stop generation.
    bit_offset: 9
    bit_size: 1
  - name: ACK
    description: Acknowledge enable.
    bit_offset: 10
    bit_size: 1
  - name: POS
    description: Acknowledge/PEC Position (for data reception).
    bit_offset: 11
    bit_size: 1
    enum: POS
  - name: PEC
    description: Packet error checking.
    bit_offset: 12
    bit_size: 1
  - name: SWRST
    description: Software reset.
    bit_offset: 15
    bit_size: 1
fieldset/CR2:
  description: Control register 2.
  fields:
  - name: FREQ
    description: Peripheral clock frequency.
    bit_offset: 0
    bit_size: 6
  - name: ITERREN
    description: Error interrupt enable.
    bit_offset: 8
    bit_size: 1
  - name: ITEVTEN
    description: Event interrupt enable.
    bit_offset: 9
    bit_size: 1
  - name: ITBUFEN
    description: Buffer interrupt enable.
    bit_offset: 10
    bit_size: 1
  - name: DMAEN
    description: DMA requests enable.
    bit_offset: 11
    bit_size: 1
  - name: LAST
    description: DMA last transfer.
    bit_offset: 12
    bit_size: 1
fieldset/DR:
  description: Data register.
  fields:
  - name: DR
    description: 8-bit data register.
    bit_offset: 0
    bit_size: 8
fieldset/OAR1:
  description: Own address register 1.
  fields:
  - name: ADD
    description: Interface address.
    bit_offset: 1
    bit_size: 7
fieldset/SR1:
  description: Status register 1.
  fields:
  - name: START
    description: Start bit (Master mode)
    bit_offset: 0
    bit_size: 1
  - name: ADDR
    description: Address sent (master mode)/matched (slave mode).
    bit_offset: 1
    bit_size: 1
  - name: BTF
    description: Byte transfer finished.
    bit_offset: 2
    bit_size: 1
  - name: STOPF
    description: Stop detection (slave mode).
    bit_offset: 4
    bit_size: 1
  - name: RXNE
    description: Data register not empty (receivers)
    bit_offset: 6
    bit_size: 1
  - name: TXE
    description: Data register empty (transmitters)
    bit_offset: 7
    bit_size: 1
  - name: BERR
    description: Bus error.
    bit_offset: 8
    bit_size: 1
  - name: ARLO
    description: Arbitration lost (master mode).
    bit_offset: 9
    bit_size: 1
  - name: AF
    description: Acknowledge failure.
    bit_offset: 10
    bit_size: 1
  - name: OVR
    description: Overrun/Underrun.
    bit_offset: 11
    bit_size: 1
  - name: PECERR
    description: PEC Error in reception.
    bit_offset: 12
    bit_size: 1
fieldset/SR2:
  description: Status register 2.
  fields:
  - name: MSL
    description: Master/slave.
    bit_offset: 0
    bit_size: 1
  - name: BUSY
    description: Bus busy.
    bit_offset: 1
    bit_size: 1
  - name: TRA
    description: Transmitter/receiver.
    bit_offset: 2
    bit_size: 1
  - name: GENCALL
    description: General call address (Slave mode).
    bit_offset: 4
    bit_size: 1
  - name: DUALF
    description: Dual flag (Slave mode).
    bit_offset: 7
    bit_size: 1
  - name: PEC
    description: acket error checking register.
    bit_offset: 8
    bit_size: 8
fieldset/TRISE:
  description: TRISE register.
  fields:
  - name: TRISE
    description: Maximum rise time in Fast/Standard mode (Master mode).
    bit_offset: 0
    bit_size: 6
enum/DUTY:
  bit_size: 1
  variants:
  - name: Duty2_1
    description: Duty cycle t_low/t_high = 2/1
    value: 0
  - name: Duty16_9
    description: Duty cycle t_low/t_high = 16/9
    value: 1
enum/F_S:
  bit_size: 1
  variants:
  - name: Standard
    description: Standard mode I2C
    value: 0
  - name: Fast
    description: Fast mode I2C
    value: 1
enum/POS:
  bit_size: 1
  variants:
  - name: Current
    description: ACK bit controls the (N)ACK of the current byte being received
    value: 0
  - name: Next
    description: ACK bit controls the (N)ACK of the next byte to be received
    value: 1
