-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mamba_in_2_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_2_full_n : IN STD_LOGIC;
    mamba_in_2_write : OUT STD_LOGIC;
    mamba_in_1_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_1_full_n : IN STD_LOGIC;
    mamba_in_1_write : OUT STD_LOGIC;
    mamba_in_0_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_0_full_n : IN STD_LOGIC;
    mamba_in_0_write : OUT STD_LOGIC;
    mamba_in_3_din : OUT STD_LOGIC_VECTOR (575 downto 0);
    mamba_in_3_full_n : IN STD_LOGIC;
    mamba_in_3_write : OUT STD_LOGIC;
    x_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_8_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_16_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_24_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    conv_i_i16_i691 : IN STD_LOGIC_VECTOR (17 downto 0);
    conv7_i : IN STD_LOGIC_VECTOR (17 downto 0);
    x_1_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_9_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_17_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_25_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_2_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_10_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_18_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_26_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_3_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_11_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_19_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_27_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_4_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_12_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_20_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_28_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_5_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_13_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_21_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_29_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_6_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_14_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_22_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_30_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_7_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_15_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_23_reload : IN STD_LOGIC_VECTOR (17 downto 0);
    x_31_reload : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal trunc_ln48_reg_2452 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln48_reg_2452_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state5_pp0_stage0_iter4_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln48_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mamba_in_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal mamba_in_1_blk_n : STD_LOGIC;
    signal mamba_in_2_blk_n : STD_LOGIC;
    signal mamba_in_3_blk_n : STD_LOGIC;
    signal conv7_i_cast_fu_394_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln48_fu_422_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln48_reg_2452_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln48_reg_2452_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal vec_fu_860_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_reg_2456 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_1_fu_1063_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_1_reg_2461 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_2_fu_1266_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_2_reg_2466 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_3_fu_1469_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_3_reg_2471 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_4_fu_1672_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_4_reg_2476 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_5_fu_1875_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_5_reg_2481 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_6_fu_2078_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal vec_6_reg_2486 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln54_31_fu_2281_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln54_31_reg_2491 : STD_LOGIC_VECTOR (17 downto 0);
    signal chunk_fu_158 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln48_fu_416_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_chunk_1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln59_fu_2301_p1 : STD_LOGIC_VECTOR (575 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal tmp_s_fu_426_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_fu_426_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_7_fu_454_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_7_fu_454_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_fu_482_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_fu_482_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_510_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_510_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_31_fu_538_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_31_fu_538_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_39_fu_566_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_39_fu_566_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_47_fu_594_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_47_fu_594_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_55_fu_622_p9 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_55_fu_622_p11 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2309_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_1_fu_681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln9_fu_672_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_fu_695_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_fu_699_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_3_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_732_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_745_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_2_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_725_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_1_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_1_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_fu_764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_2_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_3_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_1_fu_784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_2_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_4_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_16_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_4_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_3_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_5_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_1_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_2_fu_846_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2324_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_9_fu_884_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_1_fu_875_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_1_fu_898_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_1_fu_902_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_11_fu_908_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_891_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_5_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_935_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_948_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_6_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_4_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_5_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_928_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_3_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_6_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_7_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_4_fu_967_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_7_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_2_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_8_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_5_fu_987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_8_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_10_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_17_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_9_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_9_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_11_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_3_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_6_fu_1049_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2339_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_17_fu_1087_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_2_fu_1078_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_2_fu_1101_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_2_fu_1105_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_fu_1111_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1094_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_10_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_1151_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_12_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_7_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_8_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_6_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_11_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_13_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_8_fu_1170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_12_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1071_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_4_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_13_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_9_fu_1190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_14_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_16_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_18_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_14_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_15_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_17_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_5_fu_1260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_10_fu_1252_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2354_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_25_fu_1290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_3_fu_1281_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_3_fu_1304_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_3_fu_1308_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_27_fu_1314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_15_fu_1322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1341_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1354_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_18_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_10_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_11_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_9_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_16_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_19_fu_1387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_12_fu_1373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_17_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_6_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_18_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_13_fu_1393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_20_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_22_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_19_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_19_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_21_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_23_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_7_fu_1463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_14_fu_1455_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2369_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_33_fu_1493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_4_fu_1484_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_4_fu_1507_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_4_fu_1511_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_35_fu_1517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_20_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1544_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_1557_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_24_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_13_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_14_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_12_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_21_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_25_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_16_fu_1576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_22_fu_1610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_8_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_23_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_17_fu_1596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_26_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_28_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_20_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_24_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_27_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_29_fu_1652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_9_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_18_fu_1658_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2384_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_41_fu_1696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_5_fu_1687_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_5_fu_1710_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_5_fu_1714_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_43_fu_1720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_25_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1747_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_1760_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_30_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_16_fu_1767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_17_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1740_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_15_fu_1754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_26_fu_1787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_31_fu_1793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_20_fu_1779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_27_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_10_fu_1819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_28_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_21_fu_1799_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_32_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_34_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_21_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_29_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_33_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_35_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_11_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_22_fu_1861_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2399_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_49_fu_1899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_6_fu_1890_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_6_fu_1913_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_6_fu_1917_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_51_fu_1923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_1906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_30_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_1963_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_36_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_19_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_20_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_18_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_31_fu_1990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_37_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_24_fu_1982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_32_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_12_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_33_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_25_fu_2002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_38_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_40_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_22_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_34_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_39_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_41_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_13_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_26_fu_2064_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2414_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_57_fu_2102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln54_7_fu_2093_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln54_7_fu_2116_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln54_7_fu_2120_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_59_fu_2126_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2109_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_35_fu_2134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_2153_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_2166_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln54_42_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_22_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_23_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_2146_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_21_fu_2160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_36_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_43_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_28_fu_2185_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_37_fu_2219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_2086_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_14_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_38_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_29_fu_2205_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_44_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_46_fu_2243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_23_fu_2249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln54_39_fu_2255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_45_fu_2237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_47_fu_2261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_15_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln54_30_fu_2267_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln59_s_fu_2289_p9 : STD_LOGIC_VECTOR (143 downto 0);
    signal grp_fu_2309_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal conv_i_i16_i691_cast_fu_398_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2309_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2324_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2324_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2339_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2339_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2354_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2354_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2369_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2369_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2384_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2384_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2399_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2399_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2414_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2414_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2309_ce : STD_LOGIC;
    signal grp_fu_2324_ce : STD_LOGIC;
    signal grp_fu_2339_ce : STD_LOGIC;
    signal grp_fu_2354_ce : STD_LOGIC;
    signal grp_fu_2369_ce : STD_LOGIC;
    signal grp_fu_2384_ce : STD_LOGIC;
    signal grp_fu_2399_ce : STD_LOGIC;
    signal grp_fu_2414_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_s_fu_426_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_426_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_426_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_426_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_454_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_454_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_454_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_454_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_482_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_482_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_482_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_482_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_510_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_510_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_510_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_510_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_538_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_538_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_538_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_538_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_566_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_566_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_566_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_566_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_594_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_594_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_594_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_594_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_622_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_622_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_622_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_622_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component unet_pvm_top_sparsemux_9_2_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        din3 : IN STD_LOGIC_VECTOR (17 downto 0);
        def : IN STD_LOGIC_VECTOR (17 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component unet_pvm_top_am_submul_18s_18s_18s_37_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (36 downto 0) );
    end component;


    component unet_pvm_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_18_1_1_U85 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_reload,
        din1 => x_8_reload,
        din2 => x_16_reload,
        din3 => x_24_reload,
        def => tmp_s_fu_426_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_s_fu_426_p11);

    sparsemux_9_2_18_1_1_U86 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_1_reload,
        din1 => x_9_reload,
        din2 => x_17_reload,
        din3 => x_25_reload,
        def => tmp_7_fu_454_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_7_fu_454_p11);

    sparsemux_9_2_18_1_1_U87 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_2_reload,
        din1 => x_10_reload,
        din2 => x_18_reload,
        din3 => x_26_reload,
        def => tmp_15_fu_482_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_15_fu_482_p11);

    sparsemux_9_2_18_1_1_U88 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_3_reload,
        din1 => x_11_reload,
        din2 => x_19_reload,
        din3 => x_27_reload,
        def => tmp_23_fu_510_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_23_fu_510_p11);

    sparsemux_9_2_18_1_1_U89 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_4_reload,
        din1 => x_12_reload,
        din2 => x_20_reload,
        din3 => x_28_reload,
        def => tmp_31_fu_538_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_31_fu_538_p11);

    sparsemux_9_2_18_1_1_U90 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_5_reload,
        din1 => x_13_reload,
        din2 => x_21_reload,
        din3 => x_29_reload,
        def => tmp_39_fu_566_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_39_fu_566_p11);

    sparsemux_9_2_18_1_1_U91 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_6_reload,
        din1 => x_14_reload,
        din2 => x_22_reload,
        din3 => x_30_reload,
        def => tmp_47_fu_594_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_47_fu_594_p11);

    sparsemux_9_2_18_1_1_U92 : component unet_pvm_top_sparsemux_9_2_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 18,
        CASE1 => "01",
        din1_WIDTH => 18,
        CASE2 => "10",
        din2_WIDTH => 18,
        CASE3 => "11",
        din3_WIDTH => 18,
        def_WIDTH => 18,
        sel_WIDTH => 2,
        dout_WIDTH => 18)
    port map (
        din0 => x_7_reload,
        din1 => x_15_reload,
        din2 => x_23_reload,
        din3 => x_31_reload,
        def => tmp_55_fu_622_p9,
        sel => trunc_ln48_fu_422_p1,
        dout => tmp_55_fu_622_p11);

    am_submul_18s_18s_18s_37_4_1_U93 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_s_fu_426_p11,
        din1 => grp_fu_2309_p1,
        din2 => grp_fu_2309_p2,
        ce => grp_fu_2309_ce,
        dout => grp_fu_2309_p3);

    am_submul_18s_18s_18s_37_4_1_U94 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_7_fu_454_p11,
        din1 => grp_fu_2324_p1,
        din2 => grp_fu_2324_p2,
        ce => grp_fu_2324_ce,
        dout => grp_fu_2324_p3);

    am_submul_18s_18s_18s_37_4_1_U95 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_15_fu_482_p11,
        din1 => grp_fu_2339_p1,
        din2 => grp_fu_2339_p2,
        ce => grp_fu_2339_ce,
        dout => grp_fu_2339_p3);

    am_submul_18s_18s_18s_37_4_1_U96 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_23_fu_510_p11,
        din1 => grp_fu_2354_p1,
        din2 => grp_fu_2354_p2,
        ce => grp_fu_2354_ce,
        dout => grp_fu_2354_p3);

    am_submul_18s_18s_18s_37_4_1_U97 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_31_fu_538_p11,
        din1 => grp_fu_2369_p1,
        din2 => grp_fu_2369_p2,
        ce => grp_fu_2369_ce,
        dout => grp_fu_2369_p3);

    am_submul_18s_18s_18s_37_4_1_U98 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_39_fu_566_p11,
        din1 => grp_fu_2384_p1,
        din2 => grp_fu_2384_p2,
        ce => grp_fu_2384_ce,
        dout => grp_fu_2384_p3);

    am_submul_18s_18s_18s_37_4_1_U99 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_47_fu_594_p11,
        din1 => grp_fu_2399_p1,
        din2 => grp_fu_2399_p2,
        ce => grp_fu_2399_ce,
        dout => grp_fu_2399_p3);

    am_submul_18s_18s_18s_37_4_1_U100 : component unet_pvm_top_am_submul_18s_18s_18s_37_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 18,
        dout_WIDTH => 37)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_55_fu_622_p11,
        din1 => grp_fu_2414_p1,
        din2 => grp_fu_2414_p2,
        ce => grp_fu_2414_ce,
        dout => grp_fu_2414_p3);

    flow_control_loop_pipe_sequential_init_U : component unet_pvm_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    chunk_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln48_fu_410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    chunk_fu_158 <= add_ln48_fu_416_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    chunk_fu_158 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                trunc_ln48_reg_2452 <= trunc_ln48_fu_422_p1;
                trunc_ln48_reg_2452_pp0_iter1_reg <= trunc_ln48_reg_2452;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                select_ln54_31_reg_2491 <= select_ln54_31_fu_2281_p3;
                trunc_ln48_reg_2452_pp0_iter2_reg <= trunc_ln48_reg_2452_pp0_iter1_reg;
                trunc_ln48_reg_2452_pp0_iter3_reg <= trunc_ln48_reg_2452_pp0_iter2_reg;
                vec_1_reg_2461 <= vec_1_fu_1063_p3;
                vec_2_reg_2466 <= vec_2_fu_1266_p3;
                vec_3_reg_2471 <= vec_3_fu_1469_p3;
                vec_4_reg_2476 <= vec_4_fu_1672_p3;
                vec_5_reg_2481 <= vec_5_fu_1875_p3;
                vec_6_reg_2486 <= vec_6_fu_2078_p3;
                vec_reg_2456 <= vec_fu_860_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln48_fu_416_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_chunk_1) + unsigned(ap_const_lv3_1));
    add_ln54_1_fu_902_p2 <= std_logic_vector(unsigned(trunc_ln54_1_fu_875_p4) + unsigned(zext_ln54_1_fu_898_p1));
    add_ln54_2_fu_1105_p2 <= std_logic_vector(unsigned(trunc_ln54_2_fu_1078_p4) + unsigned(zext_ln54_2_fu_1101_p1));
    add_ln54_3_fu_1308_p2 <= std_logic_vector(unsigned(trunc_ln54_3_fu_1281_p4) + unsigned(zext_ln54_3_fu_1304_p1));
    add_ln54_4_fu_1511_p2 <= std_logic_vector(unsigned(trunc_ln54_4_fu_1484_p4) + unsigned(zext_ln54_4_fu_1507_p1));
    add_ln54_5_fu_1714_p2 <= std_logic_vector(unsigned(trunc_ln54_5_fu_1687_p4) + unsigned(zext_ln54_5_fu_1710_p1));
    add_ln54_6_fu_1917_p2 <= std_logic_vector(unsigned(trunc_ln54_6_fu_1890_p4) + unsigned(zext_ln54_6_fu_1913_p1));
    add_ln54_7_fu_2120_p2 <= std_logic_vector(unsigned(trunc_ln54_7_fu_2093_p4) + unsigned(zext_ln54_7_fu_2116_p1));
    add_ln54_fu_699_p2 <= std_logic_vector(unsigned(trunc_ln9_fu_672_p4) + unsigned(zext_ln54_fu_695_p1));
    and_ln54_10_fu_1025_p2 <= (tmp_11_fu_908_p3 and select_ln54_5_fu_987_p3);
    and_ln54_11_fu_1043_p2 <= (xor_ln54_9_fu_1037_p2 and tmp_8_fu_868_p3);
    and_ln54_12_fu_1125_p2 <= (xor_ln54_10_fu_1119_p2 and tmp_18_fu_1094_p3);
    and_ln54_13_fu_1184_p2 <= (xor_ln54_11_fu_1178_p2 and icmp_ln54_6_fu_1145_p2);
    and_ln54_14_fu_1198_p2 <= (icmp_ln54_7_fu_1158_p2 and and_ln54_12_fu_1125_p2);
    and_ln54_15_fu_1222_p2 <= (xor_ln54_13_fu_1216_p2 and or_ln54_4_fu_1210_p2);
    and_ln54_16_fu_1228_p2 <= (tmp_19_fu_1111_p3 and select_ln54_9_fu_1190_p3);
    and_ln54_17_fu_1246_p2 <= (xor_ln54_14_fu_1240_p2 and tmp_16_fu_1071_p3);
    and_ln54_18_fu_1328_p2 <= (xor_ln54_15_fu_1322_p2 and tmp_26_fu_1297_p3);
    and_ln54_19_fu_1387_p2 <= (xor_ln54_16_fu_1381_p2 and icmp_ln54_9_fu_1348_p2);
    and_ln54_1_fu_778_p2 <= (xor_ln54_1_fu_772_p2 and icmp_ln54_fu_739_p2);
    and_ln54_20_fu_1401_p2 <= (icmp_ln54_10_fu_1361_p2 and and_ln54_18_fu_1328_p2);
    and_ln54_21_fu_1425_p2 <= (xor_ln54_18_fu_1419_p2 and or_ln54_6_fu_1413_p2);
    and_ln54_22_fu_1431_p2 <= (tmp_27_fu_1314_p3 and select_ln54_13_fu_1393_p3);
    and_ln54_23_fu_1449_p2 <= (xor_ln54_19_fu_1443_p2 and tmp_24_fu_1274_p3);
    and_ln54_24_fu_1531_p2 <= (xor_ln54_20_fu_1525_p2 and tmp_34_fu_1500_p3);
    and_ln54_25_fu_1590_p2 <= (xor_ln54_21_fu_1584_p2 and icmp_ln54_12_fu_1551_p2);
    and_ln54_26_fu_1604_p2 <= (icmp_ln54_13_fu_1564_p2 and and_ln54_24_fu_1531_p2);
    and_ln54_27_fu_1628_p2 <= (xor_ln54_23_fu_1622_p2 and or_ln54_8_fu_1616_p2);
    and_ln54_28_fu_1634_p2 <= (tmp_35_fu_1517_p3 and select_ln54_17_fu_1596_p3);
    and_ln54_29_fu_1652_p2 <= (xor_ln54_24_fu_1646_p2 and tmp_32_fu_1477_p3);
    and_ln54_2_fu_792_p2 <= (icmp_ln54_1_fu_752_p2 and and_ln54_fu_719_p2);
    and_ln54_30_fu_1734_p2 <= (xor_ln54_25_fu_1728_p2 and tmp_42_fu_1703_p3);
    and_ln54_31_fu_1793_p2 <= (xor_ln54_26_fu_1787_p2 and icmp_ln54_15_fu_1754_p2);
    and_ln54_32_fu_1807_p2 <= (icmp_ln54_16_fu_1767_p2 and and_ln54_30_fu_1734_p2);
    and_ln54_33_fu_1831_p2 <= (xor_ln54_28_fu_1825_p2 and or_ln54_10_fu_1819_p2);
    and_ln54_34_fu_1837_p2 <= (tmp_43_fu_1720_p3 and select_ln54_21_fu_1799_p3);
    and_ln54_35_fu_1855_p2 <= (xor_ln54_29_fu_1849_p2 and tmp_40_fu_1680_p3);
    and_ln54_36_fu_1937_p2 <= (xor_ln54_30_fu_1931_p2 and tmp_50_fu_1906_p3);
    and_ln54_37_fu_1996_p2 <= (xor_ln54_31_fu_1990_p2 and icmp_ln54_18_fu_1957_p2);
    and_ln54_38_fu_2010_p2 <= (icmp_ln54_19_fu_1970_p2 and and_ln54_36_fu_1937_p2);
    and_ln54_39_fu_2034_p2 <= (xor_ln54_33_fu_2028_p2 and or_ln54_12_fu_2022_p2);
    and_ln54_3_fu_816_p2 <= (xor_ln54_3_fu_810_p2 and or_ln54_fu_804_p2);
    and_ln54_40_fu_2040_p2 <= (tmp_51_fu_1923_p3 and select_ln54_25_fu_2002_p3);
    and_ln54_41_fu_2058_p2 <= (xor_ln54_34_fu_2052_p2 and tmp_48_fu_1883_p3);
    and_ln54_42_fu_2140_p2 <= (xor_ln54_35_fu_2134_p2 and tmp_58_fu_2109_p3);
    and_ln54_43_fu_2199_p2 <= (xor_ln54_36_fu_2193_p2 and icmp_ln54_21_fu_2160_p2);
    and_ln54_44_fu_2213_p2 <= (icmp_ln54_22_fu_2173_p2 and and_ln54_42_fu_2140_p2);
    and_ln54_45_fu_2237_p2 <= (xor_ln54_38_fu_2231_p2 and or_ln54_14_fu_2225_p2);
    and_ln54_46_fu_2243_p2 <= (tmp_59_fu_2126_p3 and select_ln54_29_fu_2205_p3);
    and_ln54_47_fu_2261_p2 <= (xor_ln54_39_fu_2255_p2 and tmp_56_fu_2086_p3);
    and_ln54_4_fu_822_p2 <= (tmp_3_fu_705_p3 and select_ln54_1_fu_784_p3);
    and_ln54_5_fu_840_p2 <= (xor_ln54_4_fu_834_p2 and tmp_fu_665_p3);
    and_ln54_6_fu_922_p2 <= (xor_ln54_5_fu_916_p2 and tmp_10_fu_891_p3);
    and_ln54_7_fu_981_p2 <= (xor_ln54_6_fu_975_p2 and icmp_ln54_3_fu_942_p2);
    and_ln54_8_fu_995_p2 <= (icmp_ln54_4_fu_955_p2 and and_ln54_6_fu_922_p2);
    and_ln54_9_fu_1019_p2 <= (xor_ln54_8_fu_1013_p2 and or_ln54_2_fu_1007_p2);
    and_ln54_fu_719_p2 <= (xor_ln54_fu_713_p2 and tmp_2_fu_688_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state5_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4_grp1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state5_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4_grp1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state5_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state5_pp0_stage0_iter4_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4_grp1));
    end process;


    ap_block_state5_pp0_stage0_iter4_grp1_assign_proc : process(mamba_in_2_full_n, mamba_in_1_full_n, mamba_in_0_full_n, mamba_in_3_full_n, trunc_ln48_reg_2452_pp0_iter3_reg)
    begin
                ap_block_state5_pp0_stage0_iter4_grp1 <= (((trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_3) and (mamba_in_3_full_n = ap_const_logic_0)) or ((trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_0) and (mamba_in_0_full_n = ap_const_logic_0)) or ((trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_1) and (mamba_in_1_full_n = ap_const_logic_0)) or ((trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_2) and (mamba_in_2_full_n = ap_const_logic_0)));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln48_fu_410_p2)
    begin
        if (((icmp_ln48_fu_410_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_chunk_1_assign_proc : process(ap_CS_fsm_pp0_stage0, chunk_fu_158, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_chunk_1 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_chunk_1 <= chunk_fu_158;
        end if; 
    end process;

        conv7_i_cast_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv7_i),37));

        conv_i_i16_i691_cast_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i16_i691),19));


    grp_fu_2309_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2309_ce <= ap_const_logic_1;
        else 
            grp_fu_2309_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2309_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2309_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);

    grp_fu_2324_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2324_ce <= ap_const_logic_1;
        else 
            grp_fu_2324_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2324_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2324_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);

    grp_fu_2339_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2339_ce <= ap_const_logic_1;
        else 
            grp_fu_2339_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2339_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2339_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);

    grp_fu_2354_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2354_ce <= ap_const_logic_1;
        else 
            grp_fu_2354_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2354_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2354_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);

    grp_fu_2369_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2369_ce <= ap_const_logic_1;
        else 
            grp_fu_2369_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2369_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2369_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);

    grp_fu_2384_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2384_ce <= ap_const_logic_1;
        else 
            grp_fu_2384_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2384_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2384_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);

    grp_fu_2399_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2399_ce <= ap_const_logic_1;
        else 
            grp_fu_2399_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2399_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2399_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);

    grp_fu_2414_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2414_ce <= ap_const_logic_1;
        else 
            grp_fu_2414_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2414_p1 <= conv_i_i16_i691_cast_fu_398_p1(18 - 1 downto 0);
    grp_fu_2414_p2 <= conv7_i_cast_fu_394_p1(18 - 1 downto 0);
    icmp_ln48_fu_410_p2 <= "1" when (ap_sig_allocacmp_chunk_1 = ap_const_lv3_4) else "0";
    icmp_ln54_10_fu_1361_p2 <= "1" when (tmp_30_fu_1354_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_11_fu_1367_p2 <= "1" when (tmp_30_fu_1354_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_12_fu_1551_p2 <= "1" when (tmp_37_fu_1544_p3 = ap_const_lv8_FF) else "0";
    icmp_ln54_13_fu_1564_p2 <= "1" when (tmp_38_fu_1557_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_14_fu_1570_p2 <= "1" when (tmp_38_fu_1557_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_15_fu_1754_p2 <= "1" when (tmp_45_fu_1747_p3 = ap_const_lv8_FF) else "0";
    icmp_ln54_16_fu_1767_p2 <= "1" when (tmp_46_fu_1760_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_17_fu_1773_p2 <= "1" when (tmp_46_fu_1760_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_18_fu_1957_p2 <= "1" when (tmp_53_fu_1950_p3 = ap_const_lv8_FF) else "0";
    icmp_ln54_19_fu_1970_p2 <= "1" when (tmp_54_fu_1963_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_1_fu_752_p2 <= "1" when (tmp_6_fu_745_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_20_fu_1976_p2 <= "1" when (tmp_54_fu_1963_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_21_fu_2160_p2 <= "1" when (tmp_61_fu_2153_p3 = ap_const_lv8_FF) else "0";
    icmp_ln54_22_fu_2173_p2 <= "1" when (tmp_62_fu_2166_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_23_fu_2179_p2 <= "1" when (tmp_62_fu_2166_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_2_fu_758_p2 <= "1" when (tmp_6_fu_745_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_3_fu_942_p2 <= "1" when (tmp_13_fu_935_p3 = ap_const_lv8_FF) else "0";
    icmp_ln54_4_fu_955_p2 <= "1" when (tmp_14_fu_948_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_5_fu_961_p2 <= "1" when (tmp_14_fu_948_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_6_fu_1145_p2 <= "1" when (tmp_21_fu_1138_p3 = ap_const_lv8_FF) else "0";
    icmp_ln54_7_fu_1158_p2 <= "1" when (tmp_22_fu_1151_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln54_8_fu_1164_p2 <= "1" when (tmp_22_fu_1151_p3 = ap_const_lv9_0) else "0";
    icmp_ln54_9_fu_1348_p2 <= "1" when (tmp_29_fu_1341_p3 = ap_const_lv8_FF) else "0";
    icmp_ln54_fu_739_p2 <= "1" when (tmp_5_fu_732_p3 = ap_const_lv8_FF) else "0";

    mamba_in_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, mamba_in_0_full_n, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_0_blk_n <= mamba_in_0_full_n;
        else 
            mamba_in_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mamba_in_0_din <= zext_ln59_fu_2301_p1;

    mamba_in_0_write_assign_proc : process(ap_enable_reg_pp0_iter4, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_0_write <= ap_const_logic_1;
        else 
            mamba_in_0_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, mamba_in_1_full_n, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_1_blk_n <= mamba_in_1_full_n;
        else 
            mamba_in_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mamba_in_1_din <= zext_ln59_fu_2301_p1;

    mamba_in_1_write_assign_proc : process(ap_enable_reg_pp0_iter4, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_1_write <= ap_const_logic_1;
        else 
            mamba_in_1_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, mamba_in_2_full_n, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_2_blk_n <= mamba_in_2_full_n;
        else 
            mamba_in_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mamba_in_2_din <= zext_ln59_fu_2301_p1;

    mamba_in_2_write_assign_proc : process(ap_enable_reg_pp0_iter4, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_2_write <= ap_const_logic_1;
        else 
            mamba_in_2_write <= ap_const_logic_0;
        end if; 
    end process;


    mamba_in_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, mamba_in_3_full_n, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_3_blk_n <= mamba_in_3_full_n;
        else 
            mamba_in_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mamba_in_3_din <= zext_ln59_fu_2301_p1;

    mamba_in_3_write_assign_proc : process(ap_enable_reg_pp0_iter4, trunc_ln48_reg_2452_pp0_iter3_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (trunc_ln48_reg_2452_pp0_iter3_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            mamba_in_3_write <= ap_const_logic_1;
        else 
            mamba_in_3_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln54_10_fu_1819_p2 <= (xor_ln54_27_fu_1813_p2 or tmp_43_fu_1720_p3);
    or_ln54_11_fu_1869_p2 <= (and_ln54_35_fu_1855_p2 or and_ln54_33_fu_1831_p2);
    or_ln54_12_fu_2022_p2 <= (xor_ln54_32_fu_2016_p2 or tmp_51_fu_1923_p3);
    or_ln54_13_fu_2072_p2 <= (and_ln54_41_fu_2058_p2 or and_ln54_39_fu_2034_p2);
    or_ln54_14_fu_2225_p2 <= (xor_ln54_37_fu_2219_p2 or tmp_59_fu_2126_p3);
    or_ln54_15_fu_2275_p2 <= (and_ln54_47_fu_2261_p2 or and_ln54_45_fu_2237_p2);
    or_ln54_16_fu_828_p2 <= (and_ln54_4_fu_822_p2 or and_ln54_2_fu_792_p2);
    or_ln54_17_fu_1031_p2 <= (and_ln54_8_fu_995_p2 or and_ln54_10_fu_1025_p2);
    or_ln54_18_fu_1234_p2 <= (and_ln54_16_fu_1228_p2 or and_ln54_14_fu_1198_p2);
    or_ln54_19_fu_1437_p2 <= (and_ln54_22_fu_1431_p2 or and_ln54_20_fu_1401_p2);
    or_ln54_1_fu_854_p2 <= (and_ln54_5_fu_840_p2 or and_ln54_3_fu_816_p2);
    or_ln54_20_fu_1640_p2 <= (and_ln54_28_fu_1634_p2 or and_ln54_26_fu_1604_p2);
    or_ln54_21_fu_1843_p2 <= (and_ln54_34_fu_1837_p2 or and_ln54_32_fu_1807_p2);
    or_ln54_22_fu_2046_p2 <= (and_ln54_40_fu_2040_p2 or and_ln54_38_fu_2010_p2);
    or_ln54_23_fu_2249_p2 <= (and_ln54_46_fu_2243_p2 or and_ln54_44_fu_2213_p2);
    or_ln54_2_fu_1007_p2 <= (xor_ln54_7_fu_1001_p2 or tmp_11_fu_908_p3);
    or_ln54_3_fu_1057_p2 <= (and_ln54_9_fu_1019_p2 or and_ln54_11_fu_1043_p2);
    or_ln54_4_fu_1210_p2 <= (xor_ln54_12_fu_1204_p2 or tmp_19_fu_1111_p3);
    or_ln54_5_fu_1260_p2 <= (and_ln54_17_fu_1246_p2 or and_ln54_15_fu_1222_p2);
    or_ln54_6_fu_1413_p2 <= (xor_ln54_17_fu_1407_p2 or tmp_27_fu_1314_p3);
    or_ln54_7_fu_1463_p2 <= (and_ln54_23_fu_1449_p2 or and_ln54_21_fu_1425_p2);
    or_ln54_8_fu_1616_p2 <= (xor_ln54_22_fu_1610_p2 or tmp_35_fu_1517_p3);
    or_ln54_9_fu_1666_p2 <= (and_ln54_29_fu_1652_p2 or and_ln54_27_fu_1628_p2);
    or_ln54_fu_804_p2 <= (xor_ln54_2_fu_798_p2 or tmp_3_fu_705_p3);
    or_ln59_s_fu_2289_p9 <= (((((((select_ln54_31_reg_2491 & vec_6_reg_2486) & vec_5_reg_2481) & vec_4_reg_2476) & vec_3_reg_2471) & vec_2_reg_2466) & vec_1_reg_2461) & vec_reg_2456);
    select_ln54_10_fu_1252_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_15_fu_1222_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_12_fu_1373_p3 <= 
        icmp_ln54_10_fu_1361_p2 when (and_ln54_18_fu_1328_p2(0) = '1') else 
        icmp_ln54_11_fu_1367_p2;
    select_ln54_13_fu_1393_p3 <= 
        and_ln54_19_fu_1387_p2 when (and_ln54_18_fu_1328_p2(0) = '1') else 
        icmp_ln54_10_fu_1361_p2;
    select_ln54_14_fu_1455_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_21_fu_1425_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_16_fu_1576_p3 <= 
        icmp_ln54_13_fu_1564_p2 when (and_ln54_24_fu_1531_p2(0) = '1') else 
        icmp_ln54_14_fu_1570_p2;
    select_ln54_17_fu_1596_p3 <= 
        and_ln54_25_fu_1590_p2 when (and_ln54_24_fu_1531_p2(0) = '1') else 
        icmp_ln54_13_fu_1564_p2;
    select_ln54_18_fu_1658_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_27_fu_1628_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_1_fu_784_p3 <= 
        and_ln54_1_fu_778_p2 when (and_ln54_fu_719_p2(0) = '1') else 
        icmp_ln54_1_fu_752_p2;
    select_ln54_20_fu_1779_p3 <= 
        icmp_ln54_16_fu_1767_p2 when (and_ln54_30_fu_1734_p2(0) = '1') else 
        icmp_ln54_17_fu_1773_p2;
    select_ln54_21_fu_1799_p3 <= 
        and_ln54_31_fu_1793_p2 when (and_ln54_30_fu_1734_p2(0) = '1') else 
        icmp_ln54_16_fu_1767_p2;
    select_ln54_22_fu_1861_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_33_fu_1831_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_24_fu_1982_p3 <= 
        icmp_ln54_19_fu_1970_p2 when (and_ln54_36_fu_1937_p2(0) = '1') else 
        icmp_ln54_20_fu_1976_p2;
    select_ln54_25_fu_2002_p3 <= 
        and_ln54_37_fu_1996_p2 when (and_ln54_36_fu_1937_p2(0) = '1') else 
        icmp_ln54_19_fu_1970_p2;
    select_ln54_26_fu_2064_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_39_fu_2034_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_28_fu_2185_p3 <= 
        icmp_ln54_22_fu_2173_p2 when (and_ln54_42_fu_2140_p2(0) = '1') else 
        icmp_ln54_23_fu_2179_p2;
    select_ln54_29_fu_2205_p3 <= 
        and_ln54_43_fu_2199_p2 when (and_ln54_42_fu_2140_p2(0) = '1') else 
        icmp_ln54_22_fu_2173_p2;
    select_ln54_2_fu_846_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_3_fu_816_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_30_fu_2267_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_45_fu_2237_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_31_fu_2281_p3 <= 
        select_ln54_30_fu_2267_p3 when (or_ln54_15_fu_2275_p2(0) = '1') else 
        add_ln54_7_fu_2120_p2;
    select_ln54_4_fu_967_p3 <= 
        icmp_ln54_4_fu_955_p2 when (and_ln54_6_fu_922_p2(0) = '1') else 
        icmp_ln54_5_fu_961_p2;
    select_ln54_5_fu_987_p3 <= 
        and_ln54_7_fu_981_p2 when (and_ln54_6_fu_922_p2(0) = '1') else 
        icmp_ln54_4_fu_955_p2;
    select_ln54_6_fu_1049_p3 <= 
        ap_const_lv18_1FFFF when (and_ln54_9_fu_1019_p2(0) = '1') else 
        ap_const_lv18_20000;
    select_ln54_8_fu_1170_p3 <= 
        icmp_ln54_7_fu_1158_p2 when (and_ln54_12_fu_1125_p2(0) = '1') else 
        icmp_ln54_8_fu_1164_p2;
    select_ln54_9_fu_1190_p3 <= 
        and_ln54_13_fu_1184_p2 when (and_ln54_12_fu_1125_p2(0) = '1') else 
        icmp_ln54_7_fu_1158_p2;
    select_ln54_fu_764_p3 <= 
        icmp_ln54_1_fu_752_p2 when (and_ln54_fu_719_p2(0) = '1') else 
        icmp_ln54_2_fu_758_p2;
    tmp_10_fu_891_p3 <= grp_fu_2324_p3(27 downto 27);
    tmp_11_fu_908_p3 <= add_ln54_1_fu_902_p2(17 downto 17);
    tmp_12_fu_928_p3 <= grp_fu_2324_p3(28 downto 28);
    tmp_13_fu_935_p3 <= grp_fu_2324_p3(36 downto 29);
    tmp_14_fu_948_p3 <= grp_fu_2324_p3(36 downto 28);
    tmp_15_fu_482_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_16_fu_1071_p3 <= grp_fu_2339_p3(36 downto 36);
    tmp_17_fu_1087_p3 <= grp_fu_2339_p3(9 downto 9);
    tmp_18_fu_1094_p3 <= grp_fu_2339_p3(27 downto 27);
    tmp_19_fu_1111_p3 <= add_ln54_2_fu_1105_p2(17 downto 17);
    tmp_1_fu_681_p3 <= grp_fu_2309_p3(9 downto 9);
    tmp_20_fu_1131_p3 <= grp_fu_2339_p3(28 downto 28);
    tmp_21_fu_1138_p3 <= grp_fu_2339_p3(36 downto 29);
    tmp_22_fu_1151_p3 <= grp_fu_2339_p3(36 downto 28);
    tmp_23_fu_510_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_24_fu_1274_p3 <= grp_fu_2354_p3(36 downto 36);
    tmp_25_fu_1290_p3 <= grp_fu_2354_p3(9 downto 9);
    tmp_26_fu_1297_p3 <= grp_fu_2354_p3(27 downto 27);
    tmp_27_fu_1314_p3 <= add_ln54_3_fu_1308_p2(17 downto 17);
    tmp_28_fu_1334_p3 <= grp_fu_2354_p3(28 downto 28);
    tmp_29_fu_1341_p3 <= grp_fu_2354_p3(36 downto 29);
    tmp_2_fu_688_p3 <= grp_fu_2309_p3(27 downto 27);
    tmp_30_fu_1354_p3 <= grp_fu_2354_p3(36 downto 28);
    tmp_31_fu_538_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_32_fu_1477_p3 <= grp_fu_2369_p3(36 downto 36);
    tmp_33_fu_1493_p3 <= grp_fu_2369_p3(9 downto 9);
    tmp_34_fu_1500_p3 <= grp_fu_2369_p3(27 downto 27);
    tmp_35_fu_1517_p3 <= add_ln54_4_fu_1511_p2(17 downto 17);
    tmp_36_fu_1537_p3 <= grp_fu_2369_p3(28 downto 28);
    tmp_37_fu_1544_p3 <= grp_fu_2369_p3(36 downto 29);
    tmp_38_fu_1557_p3 <= grp_fu_2369_p3(36 downto 28);
    tmp_39_fu_566_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_3_fu_705_p3 <= add_ln54_fu_699_p2(17 downto 17);
    tmp_40_fu_1680_p3 <= grp_fu_2384_p3(36 downto 36);
    tmp_41_fu_1696_p3 <= grp_fu_2384_p3(9 downto 9);
    tmp_42_fu_1703_p3 <= grp_fu_2384_p3(27 downto 27);
    tmp_43_fu_1720_p3 <= add_ln54_5_fu_1714_p2(17 downto 17);
    tmp_44_fu_1740_p3 <= grp_fu_2384_p3(28 downto 28);
    tmp_45_fu_1747_p3 <= grp_fu_2384_p3(36 downto 29);
    tmp_46_fu_1760_p3 <= grp_fu_2384_p3(36 downto 28);
    tmp_47_fu_594_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_48_fu_1883_p3 <= grp_fu_2399_p3(36 downto 36);
    tmp_49_fu_1899_p3 <= grp_fu_2399_p3(9 downto 9);
    tmp_4_fu_725_p3 <= grp_fu_2309_p3(28 downto 28);
    tmp_50_fu_1906_p3 <= grp_fu_2399_p3(27 downto 27);
    tmp_51_fu_1923_p3 <= add_ln54_6_fu_1917_p2(17 downto 17);
    tmp_52_fu_1943_p3 <= grp_fu_2399_p3(28 downto 28);
    tmp_53_fu_1950_p3 <= grp_fu_2399_p3(36 downto 29);
    tmp_54_fu_1963_p3 <= grp_fu_2399_p3(36 downto 28);
    tmp_55_fu_622_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_56_fu_2086_p3 <= grp_fu_2414_p3(36 downto 36);
    tmp_57_fu_2102_p3 <= grp_fu_2414_p3(9 downto 9);
    tmp_58_fu_2109_p3 <= grp_fu_2414_p3(27 downto 27);
    tmp_59_fu_2126_p3 <= add_ln54_7_fu_2120_p2(17 downto 17);
    tmp_5_fu_732_p3 <= grp_fu_2309_p3(36 downto 29);
    tmp_60_fu_2146_p3 <= grp_fu_2414_p3(28 downto 28);
    tmp_61_fu_2153_p3 <= grp_fu_2414_p3(36 downto 29);
    tmp_62_fu_2166_p3 <= grp_fu_2414_p3(36 downto 28);
    tmp_6_fu_745_p3 <= grp_fu_2309_p3(36 downto 28);
    tmp_7_fu_454_p9 <= "XXXXXXXXXXXXXXXXXX";
    tmp_8_fu_868_p3 <= grp_fu_2324_p3(36 downto 36);
    tmp_9_fu_884_p3 <= grp_fu_2324_p3(9 downto 9);
    tmp_fu_665_p3 <= grp_fu_2309_p3(36 downto 36);
    tmp_s_fu_426_p9 <= "XXXXXXXXXXXXXXXXXX";
    trunc_ln48_fu_422_p1 <= ap_sig_allocacmp_chunk_1(2 - 1 downto 0);
    trunc_ln54_1_fu_875_p4 <= grp_fu_2324_p3(27 downto 10);
    trunc_ln54_2_fu_1078_p4 <= grp_fu_2339_p3(27 downto 10);
    trunc_ln54_3_fu_1281_p4 <= grp_fu_2354_p3(27 downto 10);
    trunc_ln54_4_fu_1484_p4 <= grp_fu_2369_p3(27 downto 10);
    trunc_ln54_5_fu_1687_p4 <= grp_fu_2384_p3(27 downto 10);
    trunc_ln54_6_fu_1890_p4 <= grp_fu_2399_p3(27 downto 10);
    trunc_ln54_7_fu_2093_p4 <= grp_fu_2414_p3(27 downto 10);
    trunc_ln9_fu_672_p4 <= grp_fu_2309_p3(27 downto 10);
    vec_1_fu_1063_p3 <= 
        select_ln54_6_fu_1049_p3 when (or_ln54_3_fu_1057_p2(0) = '1') else 
        add_ln54_1_fu_902_p2;
    vec_2_fu_1266_p3 <= 
        select_ln54_10_fu_1252_p3 when (or_ln54_5_fu_1260_p2(0) = '1') else 
        add_ln54_2_fu_1105_p2;
    vec_3_fu_1469_p3 <= 
        select_ln54_14_fu_1455_p3 when (or_ln54_7_fu_1463_p2(0) = '1') else 
        add_ln54_3_fu_1308_p2;
    vec_4_fu_1672_p3 <= 
        select_ln54_18_fu_1658_p3 when (or_ln54_9_fu_1666_p2(0) = '1') else 
        add_ln54_4_fu_1511_p2;
    vec_5_fu_1875_p3 <= 
        select_ln54_22_fu_1861_p3 when (or_ln54_11_fu_1869_p2(0) = '1') else 
        add_ln54_5_fu_1714_p2;
    vec_6_fu_2078_p3 <= 
        select_ln54_26_fu_2064_p3 when (or_ln54_13_fu_2072_p2(0) = '1') else 
        add_ln54_6_fu_1917_p2;
    vec_fu_860_p3 <= 
        select_ln54_2_fu_846_p3 when (or_ln54_1_fu_854_p2(0) = '1') else 
        add_ln54_fu_699_p2;
    xor_ln54_10_fu_1119_p2 <= (tmp_19_fu_1111_p3 xor ap_const_lv1_1);
    xor_ln54_11_fu_1178_p2 <= (tmp_20_fu_1131_p3 xor ap_const_lv1_1);
    xor_ln54_12_fu_1204_p2 <= (select_ln54_8_fu_1170_p3 xor ap_const_lv1_1);
    xor_ln54_13_fu_1216_p2 <= (tmp_16_fu_1071_p3 xor ap_const_lv1_1);
    xor_ln54_14_fu_1240_p2 <= (or_ln54_18_fu_1234_p2 xor ap_const_lv1_1);
    xor_ln54_15_fu_1322_p2 <= (tmp_27_fu_1314_p3 xor ap_const_lv1_1);
    xor_ln54_16_fu_1381_p2 <= (tmp_28_fu_1334_p3 xor ap_const_lv1_1);
    xor_ln54_17_fu_1407_p2 <= (select_ln54_12_fu_1373_p3 xor ap_const_lv1_1);
    xor_ln54_18_fu_1419_p2 <= (tmp_24_fu_1274_p3 xor ap_const_lv1_1);
    xor_ln54_19_fu_1443_p2 <= (or_ln54_19_fu_1437_p2 xor ap_const_lv1_1);
    xor_ln54_1_fu_772_p2 <= (tmp_4_fu_725_p3 xor ap_const_lv1_1);
    xor_ln54_20_fu_1525_p2 <= (tmp_35_fu_1517_p3 xor ap_const_lv1_1);
    xor_ln54_21_fu_1584_p2 <= (tmp_36_fu_1537_p3 xor ap_const_lv1_1);
    xor_ln54_22_fu_1610_p2 <= (select_ln54_16_fu_1576_p3 xor ap_const_lv1_1);
    xor_ln54_23_fu_1622_p2 <= (tmp_32_fu_1477_p3 xor ap_const_lv1_1);
    xor_ln54_24_fu_1646_p2 <= (or_ln54_20_fu_1640_p2 xor ap_const_lv1_1);
    xor_ln54_25_fu_1728_p2 <= (tmp_43_fu_1720_p3 xor ap_const_lv1_1);
    xor_ln54_26_fu_1787_p2 <= (tmp_44_fu_1740_p3 xor ap_const_lv1_1);
    xor_ln54_27_fu_1813_p2 <= (select_ln54_20_fu_1779_p3 xor ap_const_lv1_1);
    xor_ln54_28_fu_1825_p2 <= (tmp_40_fu_1680_p3 xor ap_const_lv1_1);
    xor_ln54_29_fu_1849_p2 <= (or_ln54_21_fu_1843_p2 xor ap_const_lv1_1);
    xor_ln54_2_fu_798_p2 <= (select_ln54_fu_764_p3 xor ap_const_lv1_1);
    xor_ln54_30_fu_1931_p2 <= (tmp_51_fu_1923_p3 xor ap_const_lv1_1);
    xor_ln54_31_fu_1990_p2 <= (tmp_52_fu_1943_p3 xor ap_const_lv1_1);
    xor_ln54_32_fu_2016_p2 <= (select_ln54_24_fu_1982_p3 xor ap_const_lv1_1);
    xor_ln54_33_fu_2028_p2 <= (tmp_48_fu_1883_p3 xor ap_const_lv1_1);
    xor_ln54_34_fu_2052_p2 <= (or_ln54_22_fu_2046_p2 xor ap_const_lv1_1);
    xor_ln54_35_fu_2134_p2 <= (tmp_59_fu_2126_p3 xor ap_const_lv1_1);
    xor_ln54_36_fu_2193_p2 <= (tmp_60_fu_2146_p3 xor ap_const_lv1_1);
    xor_ln54_37_fu_2219_p2 <= (select_ln54_28_fu_2185_p3 xor ap_const_lv1_1);
    xor_ln54_38_fu_2231_p2 <= (tmp_56_fu_2086_p3 xor ap_const_lv1_1);
    xor_ln54_39_fu_2255_p2 <= (or_ln54_23_fu_2249_p2 xor ap_const_lv1_1);
    xor_ln54_3_fu_810_p2 <= (tmp_fu_665_p3 xor ap_const_lv1_1);
    xor_ln54_4_fu_834_p2 <= (or_ln54_16_fu_828_p2 xor ap_const_lv1_1);
    xor_ln54_5_fu_916_p2 <= (tmp_11_fu_908_p3 xor ap_const_lv1_1);
    xor_ln54_6_fu_975_p2 <= (tmp_12_fu_928_p3 xor ap_const_lv1_1);
    xor_ln54_7_fu_1001_p2 <= (select_ln54_4_fu_967_p3 xor ap_const_lv1_1);
    xor_ln54_8_fu_1013_p2 <= (tmp_8_fu_868_p3 xor ap_const_lv1_1);
    xor_ln54_9_fu_1037_p2 <= (or_ln54_17_fu_1031_p2 xor ap_const_lv1_1);
    xor_ln54_fu_713_p2 <= (tmp_3_fu_705_p3 xor ap_const_lv1_1);
    zext_ln54_1_fu_898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_884_p3),18));
    zext_ln54_2_fu_1101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_1087_p3),18));
    zext_ln54_3_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_1290_p3),18));
    zext_ln54_4_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1493_p3),18));
    zext_ln54_5_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_1696_p3),18));
    zext_ln54_6_fu_1913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_1899_p3),18));
    zext_ln54_7_fu_2116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_2102_p3),18));
    zext_ln54_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_681_p3),18));
    zext_ln59_fu_2301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln59_s_fu_2289_p9),576));
end behav;
