Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Xilinx/Neural_FPGA_Project/Network_test/Network_Test_isim_beh.exe -prj E:/Xilinx/Neural_FPGA_Project/Network_test/Network_Test_beh.prj work.Network_Test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/WeightMult.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Sigmoid.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Node.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network.vhd" into library work
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network.vhd" Line 57: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network.vhd" Line 67: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network.vhd" Line 78: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network.vhd" Line 89: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network.vhd" Line 100: Actual for formal port input is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network.vhd" Line 112: Actual for formal port input is neither a static name nor a globally static expression
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Network_test/../Hardware_Neural_Net-master/Node/Node/Network_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity WeightMult [weightmult_default]
Compiling architecture behavioral of entity Sigmoid [sigmoid_default]
Compiling architecture behavioral of entity Node [\Node(1,('0','1','0','0','0','0'...]
Compiling architecture behavioral of entity Node [\Node(2,('0','1','1','0','0','0'...]
Compiling architecture behavioral of entity Node [\Node(2,('1','0','0','0','0','0'...]
Compiling architecture behavioral of entity Node [\Node(2,('0','0','0','1','0','1'...]
Compiling architecture behavioral of entity Node [\Node(3,('1','0','1','0','0','0'...]
Compiling architecture behavioral of entity Network [network_default]
Compiling architecture behavior of entity network_test
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable E:/Xilinx/Neural_FPGA_Project/Network_test/Network_Test_isim_beh.exe
Fuse Memory Usage: 36404 KB
Fuse CPU Usage: 935 ms
