// Seed: 3437163220
module module_0 ();
  always id_1 <= 1;
  wire id_2;
endmodule
module module_1 (
    input tri0  id_0,
    input wire  id_1,
    input logic id_2
);
  assign id_4 = id_2;
  module_0();
  initial begin
    id_4 = 1'b0;
    id_4 <= id_2;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  module_0();
endmodule
module module_3;
  assign id_1 = 1;
  module_0(); id_4(
      .id_0(1)
  );
endmodule
