// Seed: 2615656038
module module_0;
  logic id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wire id_2,
    input uwire id_3
);
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd26,
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  output wire _id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1  ==  1  &&  1 : (  id_4  &  1  &  1  )] id_5 = -1;
  logic [id_3 : -1] id_6 = 1;
  module_0 modCall_1 ();
endmodule
