# RISCVortex
Final course project for the S25 Introduction to Processor Architecture. Implements a RISC-V processor in Verilog with both sequential and pipelined designs. Includes testbenches, assembly test cases, and waveform analysis using GTKWave
