#[doc = "Register `VLLSCTRL` reader"]
pub type R = crate::R<VllsctrlSpec>;
#[doc = "Register `VLLSCTRL` writer"]
pub type W = crate::W<VllsctrlSpec>;
#[doc = "VLLS Mode Control.\n\nValue on reset: 3"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Vllsm {
    #[doc = "0: VLLS0"]
    _000 = 0,
    #[doc = "1: VLLS1"]
    _001 = 1,
    #[doc = "2: VLLS2"]
    _010 = 2,
    #[doc = "3: VLLS3"]
    _011 = 3,
}
impl From<Vllsm> for u8 {
    #[inline(always)]
    fn from(variant: Vllsm) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Vllsm {
    type Ux = u8;
}
impl crate::IsEnum for Vllsm {}
#[doc = "Field `VLLSM` reader - VLLS Mode Control."]
pub type VllsmR = crate::FieldReader<Vllsm>;
impl VllsmR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Vllsm> {
        match self.bits {
            0 => Some(Vllsm::_000),
            1 => Some(Vllsm::_001),
            2 => Some(Vllsm::_010),
            3 => Some(Vllsm::_011),
            _ => None,
        }
    }
    #[doc = "VLLS0"]
    #[inline(always)]
    pub fn is_000(&self) -> bool {
        *self == Vllsm::_000
    }
    #[doc = "VLLS1"]
    #[inline(always)]
    pub fn is_001(&self) -> bool {
        *self == Vllsm::_001
    }
    #[doc = "VLLS2"]
    #[inline(always)]
    pub fn is_010(&self) -> bool {
        *self == Vllsm::_010
    }
    #[doc = "VLLS3"]
    #[inline(always)]
    pub fn is_011(&self) -> bool {
        *self == Vllsm::_011
    }
}
#[doc = "Field `VLLSM` writer - VLLS Mode Control."]
pub type VllsmW<'a, REG> = crate::FieldWriter<'a, REG, 3, Vllsm>;
impl<'a, REG> VllsmW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "VLLS0"]
    #[inline(always)]
    pub fn _000(self) -> &'a mut crate::W<REG> {
        self.variant(Vllsm::_000)
    }
    #[doc = "VLLS1"]
    #[inline(always)]
    pub fn _001(self) -> &'a mut crate::W<REG> {
        self.variant(Vllsm::_001)
    }
    #[doc = "VLLS2"]
    #[inline(always)]
    pub fn _010(self) -> &'a mut crate::W<REG> {
        self.variant(Vllsm::_010)
    }
    #[doc = "VLLS3"]
    #[inline(always)]
    pub fn _011(self) -> &'a mut crate::W<REG> {
        self.variant(Vllsm::_011)
    }
}
#[doc = "POR Power Option\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Porpo {
    #[doc = "0: POR detect circuit is enabled in VLLS0"]
    _0 = 0,
    #[doc = "1: POR detect circuit is disabled in VLLS0"]
    _1 = 1,
}
impl From<Porpo> for bool {
    #[inline(always)]
    fn from(variant: Porpo) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `PORPO` reader - POR Power Option"]
pub type PorpoR = crate::BitReader<Porpo>;
impl PorpoR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Porpo {
        match self.bits {
            false => Porpo::_0,
            true => Porpo::_1,
        }
    }
    #[doc = "POR detect circuit is enabled in VLLS0"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Porpo::_0
    }
    #[doc = "POR detect circuit is disabled in VLLS0"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Porpo::_1
    }
}
#[doc = "Field `PORPO` writer - POR Power Option"]
pub type PorpoW<'a, REG> = crate::BitWriter<'a, REG, Porpo>;
impl<'a, REG> PorpoW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "POR detect circuit is enabled in VLLS0"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Porpo::_0)
    }
    #[doc = "POR detect circuit is disabled in VLLS0"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Porpo::_1)
    }
}
impl R {
    #[doc = "Bits 0:2 - VLLS Mode Control."]
    #[inline(always)]
    pub fn vllsm(&self) -> VllsmR {
        VllsmR::new(self.bits & 7)
    }
    #[doc = "Bit 5 - POR Power Option"]
    #[inline(always)]
    pub fn porpo(&self) -> PorpoR {
        PorpoR::new(((self.bits >> 5) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:2 - VLLS Mode Control."]
    #[inline(always)]
    pub fn vllsm(&mut self) -> VllsmW<'_, VllsctrlSpec> {
        VllsmW::new(self, 0)
    }
    #[doc = "Bit 5 - POR Power Option"]
    #[inline(always)]
    pub fn porpo(&mut self) -> PorpoW<'_, VllsctrlSpec> {
        PorpoW::new(self, 5)
    }
}
#[doc = "VLLS Control Register\n\nYou can [`read`](crate::Reg::read) this register and get [`vllsctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vllsctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct VllsctrlSpec;
impl crate::RegisterSpec for VllsctrlSpec {
    type Ux = u8;
}
#[doc = "`read()` method returns [`vllsctrl::R`](R) reader structure"]
impl crate::Readable for VllsctrlSpec {}
#[doc = "`write(|w| ..)` method takes [`vllsctrl::W`](W) writer structure"]
impl crate::Writable for VllsctrlSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets VLLSCTRL to value 0x03"]
impl crate::Resettable for VllsctrlSpec {
    const RESET_VALUE: u8 = 0x03;
}
