;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT @300, @2
	SLT 721, -10
	SUB #172, @-300
	SUB 10, @0
	SUB #101, <-1
	SUB @127, 106
	SLT 12, @10
	SUB 10, @0
	CMP @121, 146
	MOV 12, @14
	MOV @121, 106
	MOV @121, 106
	SPL @12, #201
	SPL @12, #201
	SUB #72, @1
	SUB 10, @0
	SLT 721, -10
	MOV -1, <-20
	MOV -1, <-20
	SUB -712, @-10
	SLT 721, -10
	MOV -1, <-20
	SPL @12, #201
	SUB #101, <-1
	SUB @30, @2
	SPL @12, #201
	SPL 0, #2
	SPL @12, #201
	SLT 721, -10
	SPL @12, #201
	SUB #101, <-1
	SPL 0, <332
	SPL 0, <332
	SUB #101, <-1
	SPL 160, 209
	SLT 721, -10
	SPL 160, 209
	CMP 12, @14
	MOV -7, <-20
	MOV -7, <-20
	SLT <300, 92
	SLT <300, 92
	MOV -7, <-20
	SPL 0, <332
	MOV -1, <-26
	SPL 0, <402
	CMP -207, <-146
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 10, 4
	SUB 12, @10
	ADD 0, @0
	SUB @127, 106
	SUB 12, @10
	MOV -21, <-20
	SUB 12, @10
	SUB @121, <106
	SUB @121, <106
	SUB 10, 4
	MOV -0, @0
	JMP @12, #200
	SUB @121, @105
	SUB 10, 4
	MOV -21, <-20
	MOV -7, <-20
	SUB @121, 106
	SUB #10, 4
	SUB 10, 4
	ADD #102, 101
	ADD 30, 9
	ADD 30, 9
	SUB 10, 4
	SUB 102, -101
	SUB 10, 4
	SUB 12, @10
	SUB 12, @10
	MOV -1, <-20
	SUB 12, @10
	ADD 30, 9
	ADD 30, 9
	SUB #12, @200
	CMP -702, -400
	CMP -702, -400
	SUB 20, @12
	ADD 270, 60
	ADD #270, <40
	SUB #270, <40
	ADD 270, 60
	ADD #270, <40
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SPL 0, <402
	JMZ 0, #0
	SPL @270, @1
	CMP -207, <-146
	JMN -1, @-20
