Analysis & Synthesis report for BB_SYSTEM
Thu Oct 17 20:58:14 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |BB_SYSTEM
 10. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0
 11. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R0
 12. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R1
 13. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R2
 14. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R3
 15. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_RS
 16. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_PC
 17. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_IR
 18. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_CLEAR
 19. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_C
 20. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_A
 21. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_B
 22. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusA
 23. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusB
 24. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_ALU:CC_ALU_u0
 25. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_A
 26. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_B
 27. Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_C
 28. Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0
 29. Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0|CS_CSAI:Centro_Control_CS_CSAI
 30. Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0|CS_CS_ADDRESS_MUX:Centro_Control_CS_ADDRESS_MUX
 31. Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0|CS_MIR:Centro_Control_CS_MIR
 32. Port Connectivity Checks: "Centro_Control:Centro_Control_u0|CS_MIR:Centro_Control_CS_MIR"
 33. Port Connectivity Checks: "Centro_Control:Centro_Control_u0|CS_CS_ADDRESS_MUX:Centro_Control_CS_ADDRESS_MUX"
 34. Port Connectivity Checks: "Centro_Control:Centro_Control_u0"
 35. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_C"
 36. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_B"
 37. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_A"
 38. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusB"
 39. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusA"
 40. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_B"
 41. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_A"
 42. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_C"
 43. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_CLEAR"
 44. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_PC"
 45. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_RS"
 46. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R3"
 47. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R2"
 48. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R1"
 49. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R0"
 50. Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 17 20:58:14 2019       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; BB_SYSTEM                                   ;
; Top-level Entity Name              ; BB_SYSTEM                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; BB_SYSTEM          ; BB_SYSTEM          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------+---------+
; rtl/CS_MIR.v                     ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CS_MIR.v            ;         ;
; rtl/CS_CSAI.v                    ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CS_CSAI.v           ;         ;
; rtl/CS_CS_ADDRESS_MUX.v          ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CS_CS_ADDRESS_MUX.v ;         ;
; rtl/uDATAPATH.v                  ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v         ;         ;
; rtl/SC_RegGENERAL.v              ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/SC_RegGENERAL.v     ;         ;
; rtl/CC_MUXX.v                    ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_MUXX.v           ;         ;
; rtl/CC_DECODER.v                 ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_DECODER.v        ;         ;
; rtl/CC_ALU.v                     ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_ALU.v            ;         ;
; BB_SYSTEM.v                      ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v             ;         ;
; rtl/CC_MUXX_BUS.v                ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_MUXX_BUS.v       ;         ;
; rtl/Centro_Control.v             ; yes             ; User Verilog HDL File  ; C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v    ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
;                                             ;                                 ;
; Total combinational functions               ; 0                               ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 0                               ;
;     -- 3 input functions                    ; 0                               ;
;     -- <=2 input functions                  ; 0                               ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 0                               ;
;     -- arithmetic mode                      ; 0                               ;
;                                             ;                                 ;
; Total registers                             ; 0                               ;
;     -- Dedicated logic registers            ; 0                               ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 34                              ;
;                                             ;                                 ;
; Embedded Multiplier 9-bit elements          ; 0                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; BB_SYSTEM_data_OutBUS[0]~output ;
; Maximum fan-out                             ; 1                               ;
; Total fan-out                               ; 34                              ;
; Average fan-out                             ; 0.50                            ;
+---------------------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |BB_SYSTEM                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 34   ; 0            ; |BB_SYSTEM          ; BB_SYSTEM   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BB_SYSTEM ;
+--------------------------------+----------+-------------------------------+
; Parameter Name                 ; Value    ; Type                          ;
+--------------------------------+----------+-------------------------------+
; DATAWIDTH_BUS                  ; 32       ; Signed Integer                ;
; DATAWIDTH_REGSHIFTER_SELECTION ; 2        ; Signed Integer                ;
; DATAWIDTH_DECODER_SELECTION    ; 4        ; Signed Integer                ;
; DATAWIDTH_DECODER_OUT          ; 12       ; Signed Integer                ;
; DATAWIDTH_ALU_SELECTION        ; 4        ; Signed Integer                ;
; DATAWIDTH_MUX_SELECTION        ; 3        ; Signed Integer                ;
; DATA_REGFIXED_INIT_0           ; 00001001 ; Unsigned Binary               ;
; DATA_REGFIXED_INIT_1           ; 00001111 ; Unsigned Binary               ;
; DATA_BUS_CONTROL               ; 6        ; Signed Integer                ;
+--------------------------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0 ;
+-----------------------------+----------+----------------------------+
; Parameter Name              ; Value    ; Type                       ;
+-----------------------------+----------+----------------------------+
; DATAWIDTH_BUS               ; 32       ; Signed Integer             ;
; DATAWIDTH_DECODER_SELECTION ; 4        ; Signed Integer             ;
; DATAWIDTH_DECODER_OUT       ; 12       ; Signed Integer             ;
; DATAWIDTH_ALU_SELECTION     ; 4        ; Signed Integer             ;
; DATAWIDTH_MUX_SELECTION     ; 3        ; Signed Integer             ;
; DATA_REGFIXED_INIT_0        ; 00001001 ; Unsigned Binary            ;
; DATA_REGFIXED_INIT_1        ; 00001111 ; Unsigned Binary            ;
; DATA_BUS_CONTROL            ; 6        ; Signed Integer             ;
+-----------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R0 ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; RegGENERAL_DATAWIDTH ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R1 ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; RegGENERAL_DATAWIDTH ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R2 ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; RegGENERAL_DATAWIDTH ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R3 ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; RegGENERAL_DATAWIDTH ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_RS ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; RegGENERAL_DATAWIDTH ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_PC ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; RegGENERAL_DATAWIDTH ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_IR ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; RegGENERAL_DATAWIDTH ; 32    ; Signed Integer                                           ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_CLEAR ;
+-----------------------------+-------+-----------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                      ;
+-----------------------------+-------+-----------------------------------------------------------+
; DATAWIDTH_DECODER_SELECTION ; 4     ; Signed Integer                                            ;
; DATAWIDTH_DECODER_OUT       ; 12    ; Signed Integer                                            ;
+-----------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_C ;
+-----------------------------+-------+-------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                  ;
+-----------------------------+-------+-------------------------------------------------------+
; DATAWIDTH_DECODER_SELECTION ; 4     ; Signed Integer                                        ;
; DATAWIDTH_DECODER_OUT       ; 12    ; Signed Integer                                        ;
+-----------------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_A ;
+-----------------------------+-------+-------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                  ;
+-----------------------------+-------+-------------------------------------------------------+
; DATAWIDTH_DECODER_SELECTION ; 4     ; Signed Integer                                        ;
; DATAWIDTH_DECODER_OUT       ; 12    ; Signed Integer                                        ;
+-----------------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_B ;
+-----------------------------+-------+-------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                  ;
+-----------------------------+-------+-------------------------------------------------------+
; DATAWIDTH_DECODER_SELECTION ; 4     ; Signed Integer                                        ;
; DATAWIDTH_DECODER_OUT       ; 12    ; Signed Integer                                        ;
+-----------------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusA ;
+-------------------------+-------+--------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                   ;
+-------------------------+-------+--------------------------------------------------------+
; DATAWIDTH_MUX_SELECTION ; 3     ; Signed Integer                                         ;
; DATAWIDTH_BUS           ; 32    ; Signed Integer                                         ;
+-------------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusB ;
+-------------------------+-------+--------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                   ;
+-------------------------+-------+--------------------------------------------------------+
; DATAWIDTH_MUX_SELECTION ; 3     ; Signed Integer                                         ;
; DATAWIDTH_BUS           ; 32    ; Signed Integer                                         ;
+-------------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_ALU:CC_ALU_u0 ;
+-------------------------+-------+----------------------------------------------------+
; Parameter Name          ; Value ; Type                                               ;
+-------------------------+-------+----------------------------------------------------+
; DATAWIDTH_BUS           ; 32    ; Signed Integer                                     ;
; DATAWIDTH_ALU_SELECTION ; 4     ; Signed Integer                                     ;
+-------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_A ;
+---------------------------------+-------+-----------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                ;
+---------------------------------+-------+-----------------------------------------------------+
; DATAWIDTH_MUX_SELECTION_REG     ; 5     ; Signed Integer                                      ;
; DATAWIDTH_MUX_SELECTION_CONTROL ; 6     ; Signed Integer                                      ;
; DATAWIDTH_BUS                   ; 4     ; Signed Integer                                      ;
+---------------------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_B ;
+---------------------------------+-------+-----------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                ;
+---------------------------------+-------+-----------------------------------------------------+
; DATAWIDTH_MUX_SELECTION_REG     ; 5     ; Signed Integer                                      ;
; DATAWIDTH_MUX_SELECTION_CONTROL ; 6     ; Signed Integer                                      ;
; DATAWIDTH_BUS                   ; 4     ; Signed Integer                                      ;
+---------------------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_C ;
+---------------------------------+-------+-----------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                ;
+---------------------------------+-------+-----------------------------------------------------+
; DATAWIDTH_MUX_SELECTION_REG     ; 5     ; Signed Integer                                      ;
; DATAWIDTH_MUX_SELECTION_CONTROL ; 6     ; Signed Integer                                      ;
; DATAWIDTH_BUS                   ; 4     ; Signed Integer                                      ;
+---------------------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0 ;
+--------------------------+-------+--------------------------------------------+
; Parameter Name           ; Value ; Type                                       ;
+--------------------------+-------+--------------------------------------------+
; DATAWIDTH_BUS_IR         ; 32    ; Signed Integer                             ;
; DATAWIDTH_BUS_MUX        ; 6     ; Signed Integer                             ;
; DATAWIDTH_ALU            ; 4     ; Signed Integer                             ;
; OUT_CSAI                 ; 11    ; Signed Integer                             ;
; DATAWIDTH_COND           ; 3     ; Signed Integer                             ;
; DATAWIDTH_ADRR           ; 11    ; Signed Integer                             ;
; DATAWIDTH_SELECTION_LENG ; 2     ; Signed Integer                             ;
+--------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0|CS_CSAI:Centro_Control_CS_CSAI ;
+------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------+
; CSAI_LENGTH_ADDR ; 11    ; Signed Integer                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0|CS_CS_ADDRESS_MUX:Centro_Control_CS_ADDRESS_MUX ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; ADDR_LENGTH      ; 11    ; Signed Integer                                                                                     ;
; DECODER_LENGTH   ; 8     ; Signed Integer                                                                                     ;
; SELECTION_LENGTH ; 2     ; Signed Integer                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Centro_Control:Centro_Control_u0|CS_MIR:Centro_Control_CS_MIR ;
+------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------+
; MIR_LENGTH_Reg   ; 6     ; Signed Integer                                                                  ;
; MIR_LENGTH_ALU   ; 4     ; Signed Integer                                                                  ;
; MIR_LENGTH_COND  ; 3     ; Signed Integer                                                                  ;
; MIR_LENGTH_ADDR  ; 11    ; Signed Integer                                                                  ;
; MIR_LENGTH_INSTR ; 41    ; Signed Integer                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Centro_Control:Centro_Control_u0|CS_MIR:Centro_Control_CS_MIR"                                                                                                                                     ;
+-------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                   ;
+-------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CS_MIR_ALU_data_OutBUS        ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (4 bits) it drives; bit(s) "CS_MIR_ALU_data_OutBUS[5..4]" have no fanouts                                 ;
; CS_MIR_COND_data_OutBUS       ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (3 bits) it drives; bit(s) "CS_MIR_COND_data_OutBUS[5..3]" have no fanouts                                ;
; CS_MIR_COND_data_OutBUS       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; CS_MIR_ADDRESS_data_OutBUS    ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (11 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND.    ;
; CS_MIR_INSTRUCTION_data_InBUS ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (41 bits) it drives.  Extra input bit(s) "CS_MIR_INSTRUCTION_data_InBUS[40..11]" will be connected to GND. ;
+-------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Centro_Control:Centro_Control_u0|CS_CS_ADDRESS_MUX:Centro_Control_CS_ADDRESS_MUX"                                                                                                                               ;
+------------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                               ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CS_CS_ADDRESS_MUX_data_Uno         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CS_CS_ADDRESS_MUX_data_Uno[-1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_CS_ADDRESS_MUX_data_CeroUno     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CS_CS_ADDRESS_MUX_data_CeroUno[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; CS_CS_ADDRESS_MUX_data_CeroDos     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CS_CS_ADDRESS_MUX_data_CeroDos[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Centro_Control:Centro_Control_u0"                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Centro_Control_RD  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; Centro_Control_WR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; Centro_Control_ALU ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (32 bits) it drives.  The 28 most-significant bit(s) in the port expression will be connected to GND. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_C"                                                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CC_MUX_control_InBUS ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "CC_MUX_control_InBUS[5..1]" will be connected to GND. ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_B"                                                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CC_MUX_control_InBUS ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "CC_MUX_control_InBUS[5..1]" will be connected to GND. ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_A"                                                                                                                           ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                      ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CC_MUX_control_InBUS ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "CC_MUX_control_InBUS[5..1]" will be connected to GND. ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusB"                                                                                                                                                       ;
+------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CC_MUX_data0_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data0_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data1_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data1_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data2_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data2_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data3_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data3_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data4_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data4_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data5_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data5_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data7_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data7_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_selection_InBUS ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (3 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusA"                                                                                                                                                       ;
+------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CC_MUX_data0_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data0_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data1_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data1_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data2_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data2_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data3_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data3_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data4_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data4_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data5_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data5_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_data7_InBUS     ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "CC_MUX_data7_InBUS[31..1]" will be connected to GND.                      ;
; CC_MUX_selection_InBUS ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (3 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_B"                                                                     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; CC_DECODER_datadecoder_OutBUS[11..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_A"                                                                     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; CC_DECODER_datadecoder_OutBUS[11..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_C"                                                                     ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; CC_DECODER_datadecoder_OutBUS[11..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_CLEAR"                                                                 ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; CC_DECODER_datadecoder_OutBUS[11..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_PC"                                                                                                                             ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SC_RegGENERAL_data_OutBUS_A ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_A[31..1]" have no fanouts ;
; SC_RegGENERAL_data_OutBUS_B ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_B[31..1]" have no fanouts ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_RS"                                                                                                                             ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SC_RegGENERAL_data_OutBUS_A ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_A[31..1]" have no fanouts ;
; SC_RegGENERAL_data_OutBUS_B ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_B[31..1]" have no fanouts ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R3"                                                                                                                             ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SC_RegGENERAL_data_OutBUS_A ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_A[31..1]" have no fanouts ;
; SC_RegGENERAL_data_OutBUS_B ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_B[31..1]" have no fanouts ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R2"                                                                                                                             ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SC_RegGENERAL_data_OutBUS_A ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_A[31..1]" have no fanouts ;
; SC_RegGENERAL_data_OutBUS_B ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_B[31..1]" have no fanouts ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R1"                                                                                                                             ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SC_RegGENERAL_data_OutBUS_A ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_A[31..1]" have no fanouts ;
; SC_RegGENERAL_data_OutBUS_B ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_B[31..1]" have no fanouts ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R0"                                                                                                                             ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SC_RegGENERAL_data_OutBUS_A ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_A[31..1]" have no fanouts ;
; SC_RegGENERAL_data_OutBUS_B ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "SC_RegGENERAL_data_OutBUS_B[31..1]" have no fanouts ;
+-----------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uDATAPATH:uDATAPATH_u0"                                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; uDATAPATH_data_OutBUS ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 17 20:57:55 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cs_mir.v
    Info (12023): Found entity 1: CS_MIR File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CS_MIR.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cs_csai.v
    Info (12023): Found entity 1: CS_CSAI File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CS_CSAI.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cs_cs_address_mux.v
    Info (12023): Found entity 1: CS_CS_ADDRESS_MUX File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CS_CS_ADDRESS_MUX.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/udatapath.v
    Info (12023): Found entity 1: uDATAPATH File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_statemachine.v
    Info (12023): Found entity 1: SC_STATEMACHINE File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/SC_STATEMACHINE.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v
    Info (12023): Found entity 1: SC_RegSHIFTER File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/SC_RegSHIFTER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v
    Info (12023): Found entity 1: SC_RegGENERAL File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/SC_RegGENERAL.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v
    Info (12023): Found entity 1: SC_RegFIXED File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/SC_RegFIXED.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v
    Info (12023): Found entity 1: CC_MUXX File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_MUXX.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v
    Info (12023): Found entity 1: CC_DECODER File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_DECODER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_alu.v
    Info (12023): Found entity 1: CC_ALU File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_ALU.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file bb_system.v
    Info (12023): Found entity 1: BB_SYSTEM File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_muxx_bus.v
    Info (12023): Found entity 1: CC_MUXX_BUS File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_MUXX_BUS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/centro_control.v
    Info (12023): Found entity 1: Centro_Control File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(124): created implicit net for "RegGENERAL_2_MUX_data0_wireBUS_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(125): created implicit net for "RegGENERAL_2_MUX_data0_wireBUS_B" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(134): created implicit net for "RegGENERAL_2_MUX_data1_wireBUS_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(135): created implicit net for "RegGENERAL_2_MUX_data1_wireBUS_B" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(144): created implicit net for "RegGENERAL_2_MUX_data2_wireBUS_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 144
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(145): created implicit net for "RegGENERAL_2_MUX_data2_wireBUS_B" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 145
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(154): created implicit net for "RegGENERAL_2_MUX_data3_wireBUS_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(155): created implicit net for "RegGENERAL_2_MUX_data3_wireBUS_B" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 155
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(164): created implicit net for "RegGENERAL_2_MUX_dataRS_wireBUS_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 164
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(165): created implicit net for "RegGENERAL_2_MUX_dataRS_wireBUS_B" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 165
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(174): created implicit net for "RegGENERAL_2_MUX_dataPC_wireBUS_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 174
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(175): created implicit net for "RegGENERAL_2_MUX_dataPC_wireBUS_B" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 175
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(303): created implicit net for "uDATAPATH__BUS_CONTROL_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 303
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(310): created implicit net for "uDATAPATH__BUS_CONTROL_B" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 310
Warning (10236): Verilog HDL Implicit Net warning at uDATAPATH.v(317): created implicit net for "uDATAPATH__BUS_CONTROL_C" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 317
Info (12127): Elaborating entity "BB_SYSTEM" for the top level hierarchy
Warning (10034): Output port "BB_SYSTEM_data_OutBUS" at BB_SYSTEM.v(50) has no driver File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
Info (12128): Elaborating entity "uDATAPATH" for hierarchy "uDATAPATH:uDATAPATH_u0" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 131
Info (12128): Elaborating entity "SC_RegGENERAL" for hierarchy "uDATAPATH:uDATAPATH_u0|SC_RegGENERAL:SC_R0" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 131
Info (12128): Elaborating entity "CC_DECODER" for hierarchy "uDATAPATH:uDATAPATH_u0|CC_DECODER:CC_DECODER_CLEAR" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 229
Info (12128): Elaborating entity "CC_MUXX" for hierarchy "uDATAPATH:uDATAPATH_u0|CC_MUXX:CC_MUXX_BusA" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 268
Info (12128): Elaborating entity "CC_ALU" for hierarchy "uDATAPATH:uDATAPATH_u0|CC_ALU:CC_ALU_u0" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 298
Warning (10036): Verilog HDL or VHDL warning at CC_ALU.v(52): object "addition0" assigned a value but never read File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_ALU.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at CC_ALU.v(53): object "addition1" assigned a value but never read File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CC_ALU.v Line: 53
Info (12128): Elaborating entity "CC_MUXX_BUS" for hierarchy "uDATAPATH:uDATAPATH_u0|CC_MUXX_BUS:CC_MUXX_REG_A" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/uDATAPATH.v Line: 306
Info (12128): Elaborating entity "Centro_Control" for hierarchy "Centro_Control:Centro_Control_u0" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 156
Info (12128): Elaborating entity "CS_CSAI" for hierarchy "Centro_Control:Centro_Control_u0|CS_CSAI:Centro_Control_CS_CSAI" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 110
Info (12128): Elaborating entity "CS_CS_ADDRESS_MUX" for hierarchy "Centro_Control:Centro_Control_u0|CS_CS_ADDRESS_MUX:Centro_Control_CS_ADDRESS_MUX" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 122
Info (12128): Elaborating entity "CS_MIR" for hierarchy "Centro_Control:Centro_Control_u0|CS_MIR:Centro_Control_CS_MIR" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 144
Warning (10230): Verilog HDL assignment warning at CS_MIR.v(87): truncated value with size 11 to match size of target (6) File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/CS_MIR.v Line: 87
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Centro_Control:Centro_Control_u0|JUMP_ADRR_MIR_CSMUX_CABLE[10]" is missing source, defaulting to GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 94
    Warning (12110): Net "Centro_Control:Centro_Control_u0|JUMP_ADRR_MIR_CSMUX_CABLE[9]" is missing source, defaulting to GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 94
    Warning (12110): Net "Centro_Control:Centro_Control_u0|JUMP_ADRR_MIR_CSMUX_CABLE[8]" is missing source, defaulting to GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 94
    Warning (12110): Net "Centro_Control:Centro_Control_u0|JUMP_ADRR_MIR_CSMUX_CABLE[7]" is missing source, defaulting to GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 94
    Warning (12110): Net "Centro_Control:Centro_Control_u0|JUMP_ADRR_MIR_CSMUX_CABLE[6]" is missing source, defaulting to GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/rtl/Centro_Control.v Line: 94
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[0]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[1]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[2]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[3]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[4]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[5]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[6]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[7]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[8]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[9]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[10]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[11]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[12]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[13]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[14]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[15]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[16]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[17]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[18]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[19]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[20]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[21]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[22]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[23]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[24]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[25]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[26]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[27]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[28]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[29]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[30]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
    Warning (13410): Pin "BB_SYSTEM_data_OutBUS[31]" is stuck at GND File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 50
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BB_SYSTEM_CLOCK_50" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 51
    Warning (15610): No output dependent on input pin "BB_SYSTEM_RESET_InHigh" File: C:/Users/gabo/Documents/2019-2/arquitectura/Procesador/Avances_1/Arqui-master/BB_SYSTEM.v Line: 52
Info (21057): Implemented 34 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4738 megabytes
    Info: Processing ended: Thu Oct 17 20:58:14 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:42


