{
  "Top": "LinearImageFilter",
  "RtlTop": "LinearImageFilter",
  "RtlPrefix": "",
  "RtlSubPrefix": "LinearImageFilter_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image_out": {
      "index": "0",
      "direction": "out",
      "srcType": "float* const ",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_image_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    },
    "image_in": {
      "index": "1",
      "direction": "in",
      "srcType": "float const * const ",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_image_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel": {
      "index": "4",
      "direction": "in",
      "srcType": "float const * const ",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_kernel",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "kernel_dim": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "kernel_dim",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stride_row": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "stride_row",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stride_col": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "stride_col",
          "usage": "data",
          "direction": "in"
        }]
    },
    "padding": {
      "index": "8",
      "direction": "in",
      "srcType": "Padding const ",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "padding",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -O=1",
      "config_cosim -disable_binary_tv=1",
      "config_cosim -ldflags {-L \/usr\/local\/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui}",
      "config_csim -ldflags {-L \/usr\/local\/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui}",
      "config_export -description {Linear Image Filtering using HSL}",
      "config_export -display_name {Linear Image Filtering}",
      "config_export -library=Image",
      "config_export -ipname=LinearImageFiltering",
      "config_export -taxonomy=ImageProcessing",
      "config_export -vendor=Cristi",
      "config_export -version=0.2.0",
      "config_export -output=\/home\/cristi\/Documents\/ACES\/RC-Project\/HLS\/LinearImageFiltering",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -flow=none",
      "config_compile -complex-mul-dsp=0",
      "config_compile -pragma_strict_mode=1",
      "config_compile -unsafe_math_optimizations=1",
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_cache_impl=bram",
      "config_interface -s_axilite_data64=0"
    ],
    "DirectiveTcl": ["set_directive_top LinearImageFilter -name LinearImageFilter"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "LinearImageFilter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "Cristi",
    "Library": "Image",
    "Name": "LinearImageFiltering",
    "Version": "0.2",
    "DisplayName": "Linear Image Filtering",
    "Revision": "0",
    "Description": "Linear Image Filtering using HSL",
    "Taxonomy": "\/ImageProcessing",
    "AutoFamilySupport": "",
    "ZipFile": "Cristi_Image_LinearImageFiltering_0_2.zip"
  },
  "Files": {
    "CSource": ["\/home\/cristi\/Documents\/ACES\/RC-Project\/HLS\/LinearImageFiltering.cpp"],
    "Vhdl": [
      "impl\/vhdl\/LinearImageFilter_control_s_axi.vhd",
      "impl\/vhdl\/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/LinearImageFilter_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/LinearImageFilter_image_in_m_axi.vhd",
      "impl\/vhdl\/LinearImageFilter_image_out_m_axi.vhd",
      "impl\/vhdl\/LinearImageFilter_kernel_m_axi.vhd",
      "impl\/vhdl\/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.vhd",
      "impl\/vhdl\/LinearImageFilter_mul_30s_30s_30_2_1.vhd",
      "impl\/vhdl\/LinearImageFilter_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/LinearImageFilter_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.vhd",
      "impl\/vhdl\/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/LinearImageFilter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/LinearImageFilter_control_s_axi.v",
      "impl\/verilog\/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/LinearImageFilter_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/LinearImageFilter_image_in_m_axi.v",
      "impl\/verilog\/LinearImageFilter_image_out_m_axi.v",
      "impl\/verilog\/LinearImageFilter_kernel_m_axi.v",
      "impl\/verilog\/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v",
      "impl\/verilog\/LinearImageFilter_mul_30s_30s_30_2_1.v",
      "impl\/verilog\/LinearImageFilter_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/LinearImageFilter_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v",
      "impl\/verilog\/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/LinearImageFilter.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/data\/LinearImageFilter.mdd",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/data\/LinearImageFilter.tcl",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/data\/LinearImageFilter.yaml",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/src\/Makefile",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/src\/xlinearimagefilter.c",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/src\/xlinearimagefilter.h",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/src\/xlinearimagefilter_hw.h",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/src\/xlinearimagefilter_linux.c",
      "impl\/misc\/drivers\/LinearImageFilter_v0_2\/src\/xlinearimagefilter_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/LinearImageFilter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_kernel",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_out_offset",
          "access": "W",
          "description": "Data signal of image_out_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_out_offset",
              "access": "W",
              "description": "Bit 31 to 0 of image_out_offset"
            }]
        },
        {
          "offset": "0x18",
          "name": "image_in_offset",
          "access": "W",
          "description": "Data signal of image_in_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_in_offset",
              "access": "W",
              "description": "Bit 31 to 0 of image_in_offset"
            }]
        },
        {
          "offset": "0x20",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x28",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        },
        {
          "offset": "0x30",
          "name": "kernel_offset",
          "access": "W",
          "description": "Data signal of kernel_offset",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_offset",
              "access": "W",
              "description": "Bit 31 to 0 of kernel_offset"
            }]
        },
        {
          "offset": "0x38",
          "name": "kernel_dim",
          "access": "W",
          "description": "Data signal of kernel_dim",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_dim",
              "access": "W",
              "description": "Bit 31 to 0 of kernel_dim"
            }]
        },
        {
          "offset": "0x40",
          "name": "stride_row",
          "access": "W",
          "description": "Data signal of stride_row",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stride_row",
              "access": "W",
              "description": "Bit 31 to 0 of stride_row"
            }]
        },
        {
          "offset": "0x48",
          "name": "stride_col",
          "access": "W",
          "description": "Data signal of stride_col",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stride_col",
              "access": "W",
              "description": "Bit 31 to 0 of stride_col"
            }]
        },
        {
          "offset": "0x50",
          "name": "padding",
          "access": "W",
          "description": "Data signal of padding",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "padding",
              "access": "W",
              "description": "Bit 7 to 0 of padding"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "image_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "image_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "kernel"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "kernel_dim"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "stride_row"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "stride_col"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "padding"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_image_out:m_axi_image_in:m_axi_kernel",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_image_out": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_image_out_",
      "paramPrefix": "C_M_AXI_IMAGE_OUT_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_image_out_ARADDR",
        "m_axi_image_out_ARBURST",
        "m_axi_image_out_ARCACHE",
        "m_axi_image_out_ARID",
        "m_axi_image_out_ARLEN",
        "m_axi_image_out_ARLOCK",
        "m_axi_image_out_ARPROT",
        "m_axi_image_out_ARQOS",
        "m_axi_image_out_ARREADY",
        "m_axi_image_out_ARREGION",
        "m_axi_image_out_ARSIZE",
        "m_axi_image_out_ARUSER",
        "m_axi_image_out_ARVALID",
        "m_axi_image_out_AWADDR",
        "m_axi_image_out_AWBURST",
        "m_axi_image_out_AWCACHE",
        "m_axi_image_out_AWID",
        "m_axi_image_out_AWLEN",
        "m_axi_image_out_AWLOCK",
        "m_axi_image_out_AWPROT",
        "m_axi_image_out_AWQOS",
        "m_axi_image_out_AWREADY",
        "m_axi_image_out_AWREGION",
        "m_axi_image_out_AWSIZE",
        "m_axi_image_out_AWUSER",
        "m_axi_image_out_AWVALID",
        "m_axi_image_out_BID",
        "m_axi_image_out_BREADY",
        "m_axi_image_out_BRESP",
        "m_axi_image_out_BUSER",
        "m_axi_image_out_BVALID",
        "m_axi_image_out_RDATA",
        "m_axi_image_out_RID",
        "m_axi_image_out_RLAST",
        "m_axi_image_out_RREADY",
        "m_axi_image_out_RRESP",
        "m_axi_image_out_RUSER",
        "m_axi_image_out_RVALID",
        "m_axi_image_out_WDATA",
        "m_axi_image_out_WID",
        "m_axi_image_out_WLAST",
        "m_axi_image_out_WREADY",
        "m_axi_image_out_WSTRB",
        "m_axi_image_out_WUSER",
        "m_axi_image_out_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "image_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "image_out"
        }
      ]
    },
    "m_axi_image_in": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "1024",
      "addrWidth": "32",
      "portPrefix": "m_axi_image_in_",
      "paramPrefix": "C_M_AXI_IMAGE_IN_",
      "cacheInfo": {
        "lineCount": "256",
        "lineWords": "128",
        "lineWidth": "32"
      },
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_image_in_ARADDR",
        "m_axi_image_in_ARBURST",
        "m_axi_image_in_ARCACHE",
        "m_axi_image_in_ARID",
        "m_axi_image_in_ARLEN",
        "m_axi_image_in_ARLOCK",
        "m_axi_image_in_ARPROT",
        "m_axi_image_in_ARQOS",
        "m_axi_image_in_ARREADY",
        "m_axi_image_in_ARREGION",
        "m_axi_image_in_ARSIZE",
        "m_axi_image_in_ARUSER",
        "m_axi_image_in_ARVALID",
        "m_axi_image_in_AWADDR",
        "m_axi_image_in_AWBURST",
        "m_axi_image_in_AWCACHE",
        "m_axi_image_in_AWID",
        "m_axi_image_in_AWLEN",
        "m_axi_image_in_AWLOCK",
        "m_axi_image_in_AWPROT",
        "m_axi_image_in_AWQOS",
        "m_axi_image_in_AWREADY",
        "m_axi_image_in_AWREGION",
        "m_axi_image_in_AWSIZE",
        "m_axi_image_in_AWUSER",
        "m_axi_image_in_AWVALID",
        "m_axi_image_in_BID",
        "m_axi_image_in_BREADY",
        "m_axi_image_in_BRESP",
        "m_axi_image_in_BUSER",
        "m_axi_image_in_BVALID",
        "m_axi_image_in_RDATA",
        "m_axi_image_in_RID",
        "m_axi_image_in_RLAST",
        "m_axi_image_in_RREADY",
        "m_axi_image_in_RRESP",
        "m_axi_image_in_RUSER",
        "m_axi_image_in_RVALID",
        "m_axi_image_in_WDATA",
        "m_axi_image_in_WID",
        "m_axi_image_in_WLAST",
        "m_axi_image_in_WREADY",
        "m_axi_image_in_WSTRB",
        "m_axi_image_in_WUSER",
        "m_axi_image_in_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "image_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "image_in"
        }
      ]
    },
    "m_axi_kernel": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "1024",
      "addrWidth": "32",
      "portPrefix": "m_axi_kernel_",
      "paramPrefix": "C_M_AXI_KERNEL_",
      "cacheInfo": {
        "lineCount": "1",
        "lineWords": "128",
        "lineWidth": "32"
      },
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_kernel_ARADDR",
        "m_axi_kernel_ARBURST",
        "m_axi_kernel_ARCACHE",
        "m_axi_kernel_ARID",
        "m_axi_kernel_ARLEN",
        "m_axi_kernel_ARLOCK",
        "m_axi_kernel_ARPROT",
        "m_axi_kernel_ARQOS",
        "m_axi_kernel_ARREADY",
        "m_axi_kernel_ARREGION",
        "m_axi_kernel_ARSIZE",
        "m_axi_kernel_ARUSER",
        "m_axi_kernel_ARVALID",
        "m_axi_kernel_AWADDR",
        "m_axi_kernel_AWBURST",
        "m_axi_kernel_AWCACHE",
        "m_axi_kernel_AWID",
        "m_axi_kernel_AWLEN",
        "m_axi_kernel_AWLOCK",
        "m_axi_kernel_AWPROT",
        "m_axi_kernel_AWQOS",
        "m_axi_kernel_AWREADY",
        "m_axi_kernel_AWREGION",
        "m_axi_kernel_AWSIZE",
        "m_axi_kernel_AWUSER",
        "m_axi_kernel_AWVALID",
        "m_axi_kernel_BID",
        "m_axi_kernel_BREADY",
        "m_axi_kernel_BRESP",
        "m_axi_kernel_BUSER",
        "m_axi_kernel_BVALID",
        "m_axi_kernel_RDATA",
        "m_axi_kernel_RID",
        "m_axi_kernel_RLAST",
        "m_axi_kernel_RREADY",
        "m_axi_kernel_RRESP",
        "m_axi_kernel_RUSER",
        "m_axi_kernel_RVALID",
        "m_axi_kernel_WDATA",
        "m_axi_kernel_WID",
        "m_axi_kernel_WLAST",
        "m_axi_kernel_WREADY",
        "m_axi_kernel_WSTRB",
        "m_axi_kernel_WUSER",
        "m_axi_kernel_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "kernel"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "kernel"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_out_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_out_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_out_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_image_out_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_image_out_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_out_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_out_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_out_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_out_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_out_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_out_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_out_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_out_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_out_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_image_out_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_out_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_out_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_out_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_out_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_image_out_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_image_out_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_out_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_out_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_out_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_out_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_out_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_out_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_out_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_out_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_out_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_image_out_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_out_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_image_out_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_out_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_out_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_image_out_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_out_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_in_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_in_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_image_in_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_image_in_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_in_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_in_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_in_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_in_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_in_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_in_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_in_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_in_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_in_WDATA": {
      "dir": "out",
      "width": "1024"
    },
    "m_axi_image_in_WSTRB": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_image_in_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_in_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_in_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_in_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_image_in_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_image_in_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_in_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_in_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_image_in_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_in_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_image_in_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_in_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_image_in_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_in_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_in_RDATA": {
      "dir": "in",
      "width": "1024"
    },
    "m_axi_image_in_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_in_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_image_in_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_image_in_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_image_in_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_image_in_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_image_in_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_kernel_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_WDATA": {
      "dir": "out",
      "width": "1024"
    },
    "m_axi_kernel_WSTRB": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_kernel_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_kernel_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_kernel_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_kernel_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_kernel_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_kernel_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_RDATA": {
      "dir": "in",
      "width": "1024"
    },
    "m_axi_kernel_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_kernel_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_kernel_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_kernel_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_kernel_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "LinearImageFilter",
      "Instances": [{
          "ModuleName": "LinearImageFilter_Pipeline_ker_rows_ker_cols",
          "InstanceName": "grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_220"
        }]
    },
    "Info": {
      "LinearImageFilter_Pipeline_ker_rows_ker_cols": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LinearImageFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "LinearImageFilter_Pipeline_ker_rows_ker_cols": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "ker_rows_ker_cols",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "26"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "1678",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2568",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "LinearImageFilter": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "img_rows",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "img_cols",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "DSP": "15",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "6993",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "6836",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-30 20:38:04 EEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2.2"
  }
}
