Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,2391
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00008079306280706078
power__switching__total,0.00001367594813928008
power__leakage__total,0.0000015741650258860318
power__total,0.00009604317892808467
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2525892344556837
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25256367156981874
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1326007396972133
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.342282989417686
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.132601
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.675922
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25431579784126007
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25431579784126007
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6693252808114931
timing__setup__ws__corner:nom_slow_1p08V_125C,10.751737582349408
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.669325
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.182165
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25323183156051066
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25323183156051066
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31989450882566267
timing__setup__ws__corner:nom_typ_1p20V_25C,11.124457225825697
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.319895
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.145117
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2525892344556837
clock__skew__worst_setup,0.25256367156981874
timing__hold__ws,0.1326007396972133
timing__setup__ws,10.751737582349408
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.132601
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.182165
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,268
design__instance__area__stdcell,4055.18
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.140117
design__instance__utilization__stdcell,0.140117
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,11
design__instance__area__class:inverter,63.504
design__instance__count__class:sequential_cell,29
design__instance__area__class:sequential_cell,1451.52
design__instance__count__class:multi_input_combinational_cell,173
design__instance__area__class:multi_input_combinational_cell,1660.18
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,45
design__instance__area__class:timing_repair_buffer,729.389
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4844.88
design__violations,0
design__instance__count__class:clock_buffer,6
design__instance__area__class:clock_buffer,125.194
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,35
global_route__vias,1570
global_route__wirelength,8278
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,284
route__net__special,2
route__drc_errors__iter:0,53
route__wirelength__iter:0,5215
route__drc_errors__iter:1,9
route__wirelength__iter:1,5188
route__drc_errors__iter:2,7
route__wirelength__iter:2,5147
route__drc_errors__iter:3,0
route__wirelength__iter:3,5142
route__drc_errors,0
route__wirelength,5142
route__vias,1425
route__vias__singlecut,1425
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,124.935
design__instance__count__class:fill_cell,2123
design__instance__area__class:fill_cell,24886.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,16
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,16
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,16
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19989
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000110356
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000116921
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000153898
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000116921
design_powergrid__voltage__worst,0.000116921
design_powergrid__voltage__worst__net:VPWR,1.19989
design_powergrid__drop__worst,0.000116921
design_powergrid__drop__worst__net:VPWR,0.000110356
design_powergrid__voltage__worst__net:VGND,0.000116921
design_powergrid__drop__worst__net:VGND,0.000116921
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000155999999999999997175870181109758050297386944293975830078125
ir__drop__worst,0.000110000000000000003916138247017642015634919516742229461669921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
