--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml lab3.twx lab3.ncd -o lab3.twr lab3.pcf -ucf lab3.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.220ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkGenerator/clockManager/CLKIN
  Logical resource: clkGenerator/clockManager/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: osc_IBUFG
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkGenerator/clockManager/CLKIN
  Logical resource: clkGenerator/clockManager/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: osc_IBUFG
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: clkGenerator/clockManager/CLKIN
  Logical resource: clkGenerator/clockManager/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: osc_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSclk = PERIOD TIMEGRP "clk" 33 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.502ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TSclk = PERIOD TIMEGRP "clk" 33 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 33.000ns
  Low pulse: 16.500ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: enterDebouncer/count<16>/SR
  Logical resource: enterDebouncer/count_16/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------
Slack: 31.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.000ns
  High pulse: 16.500ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: enterDebouncer/count<16>/SR
  Logical resource: enterDebouncer/count_16/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------
Slack: 31.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 33.000ns
  Low pulse: 16.500ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: enterDebouncer/count<16>/SR
  Logical resource: enterDebouncer/count_17/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk1 = PERIOD TIMEGRP "clk1" 33.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1636 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.281ns.
--------------------------------------------------------------------------------

Paths for end point enterDebouncer/count_20 (SLICE_X24Y28.CIN), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_20 (FF)
  Requirement:          33.333ns
  Data Path Delay:      6.127ns (Levels of Logic = 12)
  Clock Path Skew:      -0.154ns (0.426 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X25Y21.F1      net (fanout=24)       1.958   enterSynchronizer/aux<1>
    SLICE_X25Y21.X       Tilo                  0.479   enterDebouncer/state_FSM_FFd2
                                                       enterDebouncer/startTimer1
    SLICE_X24Y18.BX      net (fanout=1)        0.535   enterDebouncer/startTimer
    SLICE_X24Y18.COUT    Tbxcy                 0.736   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_cy<0>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.COUT    Tbyp                  0.104   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_cy<18>
                                                       enterDebouncer/Mcount_count_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<19>
    SLICE_X24Y28.CLK     Tcinck                0.857   enterDebouncer/count<20>
                                                       enterDebouncer/Mcount_count_xor<20>
                                                       enterDebouncer/count_20
    -------------------------------------------------  ---------------------------
    Total                                      6.127ns (3.634ns logic, 2.493ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_20 (FF)
  Requirement:          33.333ns
  Data Path Delay:      5.904ns (Levels of Logic = 11)
  Clock Path Skew:      -0.154ns (0.426 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X24Y18.F2      net (fanout=24)       2.541   enterSynchronizer/aux<1>
    SLICE_X24Y18.COUT    Topcyf                0.944   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_lut<0>
                                                       enterDebouncer/Mcount_count_cy<0>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.COUT    Tbyp                  0.104   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_cy<18>
                                                       enterDebouncer/Mcount_count_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<19>
    SLICE_X24Y28.CLK     Tcinck                0.857   enterDebouncer/count<20>
                                                       enterDebouncer/Mcount_count_xor<20>
                                                       enterDebouncer/count_20
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (3.363ns logic, 2.541ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_20 (FF)
  Requirement:          33.333ns
  Data Path Delay:      5.545ns (Levels of Logic = 11)
  Clock Path Skew:      -0.154ns (0.426 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X24Y18.G4      net (fanout=24)       2.172   enterSynchronizer/aux<1>
    SLICE_X24Y18.COUT    Topcyg                0.954   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_lut<1>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.COUT    Tbyp                  0.104   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_cy<18>
                                                       enterDebouncer/Mcount_count_cy<19>
    SLICE_X24Y28.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<19>
    SLICE_X24Y28.CLK     Tcinck                0.857   enterDebouncer/count<20>
                                                       enterDebouncer/Mcount_count_xor<20>
                                                       enterDebouncer/count_20
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (3.373ns logic, 2.172ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point enterDebouncer/count_19 (SLICE_X24Y27.CIN), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_19 (FF)
  Requirement:          33.333ns
  Data Path Delay:      6.040ns (Levels of Logic = 11)
  Clock Path Skew:      -0.103ns (0.477 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X25Y21.F1      net (fanout=24)       1.958   enterSynchronizer/aux<1>
    SLICE_X25Y21.X       Tilo                  0.479   enterDebouncer/state_FSM_FFd2
                                                       enterDebouncer/startTimer1
    SLICE_X24Y18.BX      net (fanout=1)        0.535   enterDebouncer/startTimer
    SLICE_X24Y18.COUT    Tbxcy                 0.736   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_cy<0>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CLK     Tcinck                0.874   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_cy<18>
                                                       enterDebouncer/Mcount_count_xor<19>
                                                       enterDebouncer/count_19
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (3.547ns logic, 2.493ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_19 (FF)
  Requirement:          33.333ns
  Data Path Delay:      5.817ns (Levels of Logic = 10)
  Clock Path Skew:      -0.103ns (0.477 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X24Y18.F2      net (fanout=24)       2.541   enterSynchronizer/aux<1>
    SLICE_X24Y18.COUT    Topcyf                0.944   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_lut<0>
                                                       enterDebouncer/Mcount_count_cy<0>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CLK     Tcinck                0.874   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_cy<18>
                                                       enterDebouncer/Mcount_count_xor<19>
                                                       enterDebouncer/count_19
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (3.276ns logic, 2.541ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_19 (FF)
  Requirement:          33.333ns
  Data Path Delay:      5.458ns (Levels of Logic = 10)
  Clock Path Skew:      -0.103ns (0.477 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X24Y18.G4      net (fanout=24)       2.172   enterSynchronizer/aux<1>
    SLICE_X24Y18.COUT    Topcyg                0.954   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_lut<1>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CLK     Tcinck                0.874   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_cy<18>
                                                       enterDebouncer/Mcount_count_xor<19>
                                                       enterDebouncer/count_19
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (3.286ns logic, 2.172ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point enterDebouncer/count_18 (SLICE_X24Y27.CIN), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_18 (FF)
  Requirement:          33.333ns
  Data Path Delay:      6.023ns (Levels of Logic = 11)
  Clock Path Skew:      -0.103ns (0.477 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X25Y21.F1      net (fanout=24)       1.958   enterSynchronizer/aux<1>
    SLICE_X25Y21.X       Tilo                  0.479   enterDebouncer/state_FSM_FFd2
                                                       enterDebouncer/startTimer1
    SLICE_X24Y18.BX      net (fanout=1)        0.535   enterDebouncer/startTimer
    SLICE_X24Y18.COUT    Tbxcy                 0.736   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_cy<0>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CLK     Tcinck                0.857   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_xor<18>
                                                       enterDebouncer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (3.530ns logic, 2.493ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_18 (FF)
  Requirement:          33.333ns
  Data Path Delay:      5.800ns (Levels of Logic = 10)
  Clock Path Skew:      -0.103ns (0.477 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X24Y18.F2      net (fanout=24)       2.541   enterSynchronizer/aux<1>
    SLICE_X24Y18.COUT    Topcyf                0.944   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_lut<0>
                                                       enterDebouncer/Mcount_count_cy<0>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CLK     Tcinck                0.857   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_xor<18>
                                                       enterDebouncer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (3.259ns logic, 2.541ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               enterSynchronizer/aux_1 (FF)
  Destination:          enterDebouncer/count_18 (FF)
  Requirement:          33.333ns
  Data Path Delay:      5.441ns (Levels of Logic = 10)
  Clock Path Skew:      -0.103ns (0.477 - 0.580)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: enterSynchronizer/aux_1 to enterDebouncer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.XQ      Tcko                  0.626   enterSynchronizer/aux<1>
                                                       enterSynchronizer/aux_1
    SLICE_X24Y18.G4      net (fanout=24)       2.172   enterSynchronizer/aux<1>
    SLICE_X24Y18.COUT    Topcyg                0.954   enterDebouncer/count<0>
                                                       enterDebouncer/Mcount_count_lut<1>
                                                       enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<1>
    SLICE_X24Y19.COUT    Tbyp                  0.104   enterDebouncer/count<2>
                                                       enterDebouncer/Mcount_count_cy<2>
                                                       enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<3>
    SLICE_X24Y20.COUT    Tbyp                  0.104   enterDebouncer/count<4>
                                                       enterDebouncer/Mcount_count_cy<4>
                                                       enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<5>
    SLICE_X24Y21.COUT    Tbyp                  0.104   enterDebouncer/count<6>
                                                       enterDebouncer/Mcount_count_cy<6>
                                                       enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<7>
    SLICE_X24Y22.COUT    Tbyp                  0.104   enterDebouncer/count<8>
                                                       enterDebouncer/Mcount_count_cy<8>
                                                       enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<9>
    SLICE_X24Y23.COUT    Tbyp                  0.104   enterDebouncer/count<10>
                                                       enterDebouncer/Mcount_count_cy<10>
                                                       enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<11>
    SLICE_X24Y24.COUT    Tbyp                  0.104   enterDebouncer/count<12>
                                                       enterDebouncer/Mcount_count_cy<12>
                                                       enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<13>
    SLICE_X24Y25.COUT    Tbyp                  0.104   enterDebouncer/count<14>
                                                       enterDebouncer/Mcount_count_cy<14>
                                                       enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.104   enterDebouncer/count<16>
                                                       enterDebouncer/Mcount_count_cy<16>
                                                       enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CIN     net (fanout=1)        0.000   enterDebouncer/Mcount_count_cy<17>
    SLICE_X24Y27.CLK     Tcinck                0.857   enterDebouncer/count<18>
                                                       enterDebouncer/Mcount_count_xor<18>
                                                       enterDebouncer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (3.269ns logic, 2.172ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk1 = PERIOD TIMEGRP "clk1" 33.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point switchesSynchronizer[7].switchsynchronizer/aux_1 (SLICE_X29Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               switchesSynchronizer[7].switchsynchronizer/aux_0 (FF)
  Destination:          switchesSynchronizer[7].switchsynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: switchesSynchronizer[7].switchsynchronizer/aux_0 to switchesSynchronizer[7].switchsynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.YQ      Tcko                  0.501   switchesSynchronizer[7].switchsynchronizer/aux<1>
                                                       switchesSynchronizer[7].switchsynchronizer/aux_0
    SLICE_X29Y21.BX      net (fanout=1)        0.447   switchesSynchronizer[7].switchsynchronizer/aux<0>
    SLICE_X29Y21.CLK     Tckdi       (-Th)     0.246   switchesSynchronizer[7].switchsynchronizer/aux<1>
                                                       switchesSynchronizer[7].switchsynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point switchesSynchronizer[2].switchsynchronizer/aux_1 (SLICE_X53Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               switchesSynchronizer[2].switchsynchronizer/aux_0 (FF)
  Destination:          switchesSynchronizer[2].switchsynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: switchesSynchronizer[2].switchsynchronizer/aux_0 to switchesSynchronizer[2].switchsynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.YQ      Tcko                  0.501   switchesSynchronizer[2].switchsynchronizer/aux<1>
                                                       switchesSynchronizer[2].switchsynchronizer/aux_0
    SLICE_X53Y35.BX      net (fanout=1)        0.447   switchesSynchronizer[2].switchsynchronizer/aux<0>
    SLICE_X53Y35.CLK     Tckdi       (-Th)     0.246   switchesSynchronizer[2].switchsynchronizer/aux<1>
                                                       switchesSynchronizer[2].switchsynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point switchesSynchronizer[3].switchsynchronizer/aux_1 (SLICE_X21Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               switchesSynchronizer[3].switchsynchronizer/aux_0 (FF)
  Destination:          switchesSynchronizer[3].switchsynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 33.333ns
  Destination Clock:    clk rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: switchesSynchronizer[3].switchsynchronizer/aux_0 to switchesSynchronizer[3].switchsynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.YQ      Tcko                  0.501   switchesSynchronizer[3].switchsynchronizer/aux<1>
                                                       switchesSynchronizer[3].switchsynchronizer/aux_0
    SLICE_X21Y39.BX      net (fanout=1)        0.447   switchesSynchronizer[3].switchsynchronizer/aux<0>
    SLICE_X21Y39.CLK     Tckdi       (-Th)     0.246   switchesSynchronizer[3].switchsynchronizer/aux<1>
                                                       switchesSynchronizer[3].switchsynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk1 = PERIOD TIMEGRP "clk1" 33.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.831ns (period - (min low pulse limit / (low pulse / period)))
  Period: 33.333ns
  Low pulse: 16.666ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: enterDebouncer/count<16>/SR
  Logical resource: enterDebouncer/count_16/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------
Slack: 31.831ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: enterDebouncer/count<16>/SR
  Logical resource: enterDebouncer/count_16/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------
Slack: 31.831ns (period - (min low pulse limit / (low pulse / period)))
  Period: 33.333ns
  Low pulse: 16.666ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: enterDebouncer/count<16>/SR
  Logical resource: enterDebouncer/count_17/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |    6.281|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1636 paths, 0 nets, and 248 connections

Design statistics:
   Minimum period:   6.281ns{1}   (Maximum frequency: 159.210MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 02 18:56:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



