

================================================================
== Vitis HLS Report for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
================================================================
* Date:           Fri Nov 18 12:24:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        yuv_filter
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40010|  2457610|  0.400 ms|  24.576 ms|  40010|  2457610|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40008|  2457608|        10|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 13 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 14 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 19 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 20 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %y"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93]   --->   Operation 27 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %indvar_flatten_load, i32 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93]   --->   Operation 28 'add' 'add_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc174.loopexit, void %for.end176.loopexit.exitStub" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93]   --->   Operation 29 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96]   --->   Operation 30 'load' 'y_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.42ns)   --->   "%icmp_ln96 = icmp_eq  i16 %y_load, i16 %p_read" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96]   --->   Operation 31 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln93)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%select_ln76 = select i1 %icmp_ln96, i16 0, i16 %y_load" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:76]   --->   Operation 32 'select' 'select_ln76' <Predicate = (!icmp_ln93)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.07ns)   --->   "%y_2 = add i16 %select_ln76, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96]   --->   Operation 33 'add' 'y_2' <Predicate = (!icmp_ln93)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %add_ln93, i32 %indvar_flatten" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96]   --->   Operation 34 'store' 'store_ln96' <Predicate = (!icmp_ln93)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln96 = store i16 %y_2, i16 %y" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96]   --->   Operation 35 'store' 'store_ln96' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.96>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93]   --->   Operation 36 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.07ns)   --->   "%x_4 = add i16 %x_load, i16 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:93]   --->   Operation 37 'add' 'x_4' <Predicate = (icmp_ln96)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.80ns)   --->   "%select_ln76_1 = select i1 %icmp_ln96, i16 %x_4, i16 %x_load" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:76]   --->   Operation 38 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i16 %select_ln76_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 39 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i16 %select_ln76_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 40 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln98_1, i10 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln98, i8 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 42 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98 = add i22 %tmp, i22 %tmp_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 43 'add' 'add_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i16 %select_ln76" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 44 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln98_1 = add i22 %add_ln98, i22 %zext_ln98" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 45 'add' 'add_ln98_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln96 = store i16 %select_ln76_1, i16 %x" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96]   --->   Operation 46 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i22 %add_ln98_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 47 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln98_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 48 'getelementptr' 'in_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 49 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln98_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:100]   --->   Operation 50 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:98]   --->   Operation 51 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 52 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:100]   --->   Operation 52 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %Y" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:101]   --->   Operation 53 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%C = add i9 %zext_ln101, i9 496" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:101]   --->   Operation 54 'add' 'C' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i9 %C" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 55 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [3/3] (1.05ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i18 %sext_ln104, i18 298" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 56 'mul' 'mul_ln104' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.29>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln98_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:99]   --->   Operation 57 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:99]   --->   Operation 58 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 59 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:100]   --->   Operation 59 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 60 [1/1] (0.99ns)   --->   "%E = xor i8 %V, i8 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:103]   --->   Operation 60 'xor' 'E' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [2/3] (1.05ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i18 %sext_ln104, i18 298" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 61 'mul' 'mul_ln104' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i8 %E" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 62 'sext' 'sext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln104_3 = sext i8 %E" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 63 'sext' 'sext_ln104_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104_1 = mul i18 %sext_ln104_3, i18 409" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 64 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln105)   --->   "%mul_ln105_1 = mul i17 %sext_ln104_1, i17 130864" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 65 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.29>
ST_7 : Operation 66 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:99]   --->   Operation 66 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 67 [1/1] (0.99ns)   --->   "%D = xor i8 %U, i8 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:102]   --->   Operation 67 'xor' 'D' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln104)   --->   "%mul_ln104 = mul i18 %sext_ln104, i18 298" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 68 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [2/3] (1.05ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104_1 = mul i18 %sext_ln104_3, i18 409" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 69 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln104 = add i18 %mul_ln104, i18 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 70 'add' 'add_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i8 %D" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 71 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node add_ln105_1)   --->   "%mul_ln105 = mul i16 %sext_ln105, i16 65436" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 72 'mul' 'mul_ln105' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [2/3] (1.05ns) (grouped into DSP with root node add_ln105)   --->   "%mul_ln105_1 = mul i17 %sext_ln104_1, i17 130864" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 73 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.37>
ST_8 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104_1 = mul i18 %sext_ln104_3, i18 409" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 74 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln104 = add i18 %mul_ln104, i18 128" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 75 'add' 'add_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 76 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln104_1 = add i18 %mul_ln104_1, i18 %add_ln104" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 76 'add' 'add_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 77 [2/3] (1.05ns) (grouped into DSP with root node add_ln105_1)   --->   "%mul_ln105 = mul i16 %sext_ln105, i16 65436" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 77 'mul' 'mul_ln105' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln105)   --->   "%mul_ln105_1 = mul i17 %sext_ln104_1, i17 130864" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 78 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node add_ln105)   --->   "%sext_ln105_3 = sext i17 %mul_ln105_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 79 'sext' 'sext_ln105_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln105 = add i18 %add_ln104, i18 %sext_ln105_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 80 'add' 'add_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %D, i9 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i17 %shl_ln" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 82 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln106_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %D, i2 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 83 'bitconcatenate' 'shl_ln106_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln106_2 = sext i10 %shl_ln106_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 84 'sext' 'sext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (2.13ns)   --->   "%add_ln106_1 = add i18 %sext_ln106_2, i18 %add_ln104" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 85 'add' 'add_ln106_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln106_3 = sext i18 %add_ln106_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 86 'sext' 'sext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.13ns)   --->   "%add_ln106 = add i19 %sext_ln106_3, i19 %sext_ln106_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 87 'add' 'add_ln106' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln106, i32 16, i32 18" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 88 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln98_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:109]   --->   Operation 89 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln104_1 = add i18 %mul_ln104_1, i18 %add_ln104" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 90 'add' 'add_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln104_1, i32 16, i32 17" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 91 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.95ns)   --->   "%icmp_ln104 = icmp_eq  i2 %tmp_1, i2 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 92 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln104_1, i32 17" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 93 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln104_1, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln104 = select i1 %icmp_ln104, i8 255, i8 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 95 'select' 'select_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln104 = or i1 %icmp_ln104, i1 %tmp_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 96 'or' 'or_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln104, i8 %select_ln104, i8 %trunc_ln" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:104]   --->   Operation 97 'select' 'R' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node add_ln105_1)   --->   "%mul_ln105 = mul i16 %sext_ln105, i16 65436" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 98 'mul' 'mul_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into DSP with root node add_ln105_1)   --->   "%sext_ln105_2 = sext i16 %mul_ln105" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 99 'sext' 'sext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln105 = add i18 %add_ln104, i18 %sext_ln105_3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 100 'add' 'add_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln105_1 = add i18 %add_ln105, i18 %sext_ln105_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 101 'add' 'add_ln105_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 102 [1/1] (1.13ns)   --->   "%icmp_ln106 = icmp_sgt  i3 %tmp_6, i3 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 102 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln106, i32 18" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 103 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln106, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 104 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln106 = select i1 %icmp_ln106, i8 255, i8 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 105 'select' 'select_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln106 = or i1 %icmp_ln106, i1 %tmp_7" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 106 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln106, i8 %select_ln106, i8 %trunc_ln4" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:106]   --->   Operation 107 'select' 'B' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln109 = store i8 %B, i22 %out_channels_ch3_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:109]   --->   Operation 108 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln98_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:107]   --->   Operation 109 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln105_1 = add i18 %add_ln105, i18 %sext_ln105_2" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 110 'add' 'add_ln105_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln105_1, i32 16, i32 17" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 111 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.95ns)   --->   "%icmp_ln105 = icmp_eq  i2 %tmp_4, i2 1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 112 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln105_1, i32 17" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 113 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln105_1, i32 8, i32 15" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 114 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln105 = select i1 %icmp_ln105, i8 255, i8 0" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 115 'select' 'select_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln105 = or i1 %icmp_ln105, i1 %tmp_5" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 116 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln105, i8 %select_ln105, i8 %trunc_ln3" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:105]   --->   Operation 117 'select' 'G' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln107 = store i8 %R, i22 %out_channels_ch1_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:107]   --->   Operation 118 'store' 'store_ln107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:76]   --->   Operation 122 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln98_1" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:108]   --->   Operation 123 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln108 = store i8 %G, i22 %out_channels_ch2_addr" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:108]   --->   Operation 124 'store' 'store_ln108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.body10" [../../Labs/HLS_Lab/yuv_filter/yuv_filter.c:96]   --->   Operation 125 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 011000000000]
x                     (alloca           ) [ 011100000000]
indvar_flatten        (alloca           ) [ 011000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
p_read                (read             ) [ 011000000000]
bound_read            (read             ) [ 011000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
indvar_flatten_load   (load             ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln93             (icmp             ) [ 011111111110]
add_ln93              (add              ) [ 000000000000]
br_ln93               (br               ) [ 000000000000]
y_load                (load             ) [ 000000000000]
icmp_ln96             (icmp             ) [ 010100000000]
select_ln76           (select           ) [ 010100000000]
y_2                   (add              ) [ 000000000000]
store_ln96            (store            ) [ 000000000000]
store_ln96            (store            ) [ 000000000000]
x_load                (load             ) [ 000000000000]
x_4                   (add              ) [ 000000000000]
select_ln76_1         (select           ) [ 000000000000]
trunc_ln98            (trunc            ) [ 000000000000]
trunc_ln98_1          (trunc            ) [ 000000000000]
tmp                   (bitconcatenate   ) [ 000000000000]
tmp_2                 (bitconcatenate   ) [ 000000000000]
add_ln98              (add              ) [ 000000000000]
zext_ln98             (zext             ) [ 000000000000]
add_ln98_1            (add              ) [ 010010000000]
store_ln96            (store            ) [ 000000000000]
zext_ln98_1           (zext             ) [ 010001111111]
in_channels_ch1_addr  (getelementptr    ) [ 010001000000]
in_channels_ch3_addr  (getelementptr    ) [ 010000100000]
Y                     (load             ) [ 000000000000]
zext_ln101            (zext             ) [ 000000000000]
C                     (add              ) [ 000000000000]
sext_ln104            (sext             ) [ 010000110000]
in_channels_ch2_addr  (getelementptr    ) [ 010000010000]
V                     (load             ) [ 000000000000]
E                     (xor              ) [ 000000000000]
sext_ln104_1          (sext             ) [ 010000011000]
sext_ln104_3          (sext             ) [ 010000011000]
U                     (load             ) [ 000000000000]
D                     (xor              ) [ 010000001000]
mul_ln104             (mul              ) [ 010000001000]
sext_ln105            (sext             ) [ 010000001100]
mul_ln104_1           (mul              ) [ 010000000100]
add_ln104             (add              ) [ 010000000100]
mul_ln105_1           (mul              ) [ 000000000000]
sext_ln105_3          (sext             ) [ 010000000100]
shl_ln                (bitconcatenate   ) [ 000000000000]
sext_ln106_1          (sext             ) [ 000000000000]
shl_ln106_1           (bitconcatenate   ) [ 000000000000]
sext_ln106_2          (sext             ) [ 000000000000]
add_ln106_1           (add              ) [ 000000000000]
sext_ln106_3          (sext             ) [ 000000000000]
add_ln106             (add              ) [ 010000000100]
tmp_6                 (partselect       ) [ 010000000100]
out_channels_ch3_addr (getelementptr    ) [ 000000000000]
add_ln104_1           (add              ) [ 000000000000]
tmp_1                 (partselect       ) [ 000000000000]
icmp_ln104            (icmp             ) [ 000000000000]
tmp_3                 (bitselect        ) [ 000000000000]
trunc_ln              (partselect       ) [ 000000000000]
select_ln104          (select           ) [ 000000000000]
or_ln104              (or               ) [ 000000000000]
R                     (select           ) [ 010000000010]
mul_ln105             (mul              ) [ 000000000000]
sext_ln105_2          (sext             ) [ 010000000010]
add_ln105             (add              ) [ 010000000010]
icmp_ln106            (icmp             ) [ 000000000000]
tmp_7                 (bitselect        ) [ 000000000000]
trunc_ln4             (partselect       ) [ 000000000000]
select_ln106          (select           ) [ 000000000000]
or_ln106              (or               ) [ 000000000000]
B                     (select           ) [ 000000000000]
store_ln109           (store            ) [ 000000000000]
out_channels_ch1_addr (getelementptr    ) [ 000000000000]
add_ln105_1           (add              ) [ 000000000000]
tmp_4                 (partselect       ) [ 000000000000]
icmp_ln105            (icmp             ) [ 000000000000]
tmp_5                 (bitselect        ) [ 000000000000]
trunc_ln3             (partselect       ) [ 000000000000]
select_ln105          (select           ) [ 000000000000]
or_ln105              (or               ) [ 000000000000]
G                     (select           ) [ 010000000001]
store_ln107           (store            ) [ 000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
specloopname_ln76     (specloopname     ) [ 000000000000]
out_channels_ch2_addr (getelementptr    ) [ 000000000000]
store_ln108           (store            ) [ 000000000000]
br_ln96               (br               ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="y_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bound_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in_channels_ch1_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="22" slack="0"/>
<pin id="142" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="22" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="in_channels_ch3_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="22" slack="1"/>
<pin id="155" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="22" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_channels_ch2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="22" slack="2"/>
<pin id="168" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="22" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="out_channels_ch3_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="22" slack="5"/>
<pin id="181" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln109_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="out_channels_ch1_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="22" slack="6"/>
<pin id="194" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln107_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="22" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="1"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="out_channels_ch2_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="22" slack="7"/>
<pin id="207" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln108_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/11 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln0_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln93_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln93_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="y_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln96_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln76_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="16" slack="0"/>
<pin id="257" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="y_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln96_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln96_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="1"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="x_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="2"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="x_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln76_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="16" slack="0"/>
<pin id="290" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln98_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln98_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98_1/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="22" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="22" slack="0"/>
<pin id="311" dir="0" index="1" bw="14" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln98_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="22" slack="0"/>
<pin id="319" dir="0" index="1" bw="22" slack="0"/>
<pin id="320" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln98_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln98_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln96_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="2"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln98_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="22" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln101_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="C_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln104_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="E_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln104_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln104_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104_3/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="D_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln105_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln105/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="shl_ln_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="17" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="1"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln106_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="17" slack="0"/>
<pin id="388" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106_1/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln106_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="1"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln106_1/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln106_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106_2/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln106_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="18" slack="0"/>
<pin id="404" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln106_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="0"/>
<pin id="408" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106_3/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln106_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="18" slack="0"/>
<pin id="412" dir="0" index="1" bw="17" slack="0"/>
<pin id="413" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="0" index="1" bw="19" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="18" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln104_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="18" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="18" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="0" index="3" bw="5" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln104_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln104_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln104/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="R_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="8" slack="0"/>
<pin id="475" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln106_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="1"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="19" slack="1"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln4_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="19" slack="1"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="0" index="3" bw="5" slack="0"/>
<pin id="496" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln106_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln106_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="B_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="18" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="0" index="3" bw="6" slack="0"/>
<pin id="528" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln105_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/10 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="18" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="18" slack="0"/>
<pin id="548" dir="0" index="2" bw="5" slack="0"/>
<pin id="549" dir="0" index="3" bw="5" slack="0"/>
<pin id="550" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln105_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="or_ln105_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="G_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="0" index="2" bw="8" slack="0"/>
<pin id="572" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/10 "/>
</bind>
</comp>

<comp id="576" class="1007" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="0"/>
<pin id="579" dir="0" index="2" bw="8" slack="0"/>
<pin id="580" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln104/5 add_ln104/7 "/>
</bind>
</comp>

<comp id="585" class="1007" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="9" slack="0"/>
<pin id="588" dir="0" index="2" bw="18" slack="0"/>
<pin id="589" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln104_1/6 add_ln104_1/8 "/>
</bind>
</comp>

<comp id="596" class="1007" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="9" slack="0"/>
<pin id="599" dir="0" index="2" bw="18" slack="0"/>
<pin id="600" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln105_1/6 sext_ln105_3/8 add_ln105/8 "/>
</bind>
</comp>

<comp id="604" class="1007" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="0" index="2" bw="18" slack="0"/>
<pin id="608" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln105/7 sext_ln105_2/9 add_ln105_1/9 "/>
</bind>
</comp>

<comp id="615" class="1005" name="y_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="622" class="1005" name="x_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="629" class="1005" name="indvar_flatten_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="636" class="1005" name="p_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="bound_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="icmp_ln93_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="8"/>
<pin id="648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln96_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="655" class="1005" name="select_ln76_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="1"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln98_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="22" slack="1"/>
<pin id="662" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln98_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="zext_ln98_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="1"/>
<pin id="667" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="in_channels_ch1_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="22" slack="1"/>
<pin id="676" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="in_channels_ch3_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="22" slack="1"/>
<pin id="681" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="sext_ln104_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="1"/>
<pin id="686" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104 "/>
</bind>
</comp>

<comp id="689" class="1005" name="in_channels_ch2_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="22" slack="1"/>
<pin id="691" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="sext_ln104_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="17" slack="1"/>
<pin id="696" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="sext_ln104_3_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="18" slack="1"/>
<pin id="701" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104_3 "/>
</bind>
</comp>

<comp id="704" class="1005" name="D_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="710" class="1005" name="sext_ln105_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="1"/>
<pin id="712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln105 "/>
</bind>
</comp>

<comp id="715" class="1005" name="add_ln104_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="1"/>
<pin id="717" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln106_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="19" slack="1"/>
<pin id="723" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_6_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="732" class="1005" name="R_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="737" class="1005" name="add_ln105_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="18" slack="1"/>
<pin id="739" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="742" class="1005" name="G_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="231" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="245" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="239" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="261" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="286" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="293" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="301" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="286" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="344"><net_src comp="145" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="158" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="54" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="171" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="386" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="432"><net_src comp="78" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="74" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="80" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="426" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="84" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="454"><net_src comp="86" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="88" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="90" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="462"><net_src comp="435" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="92" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="435" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="441" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="457" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="448" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="94" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="96" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="76" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="98" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="499"><net_src comp="90" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="505"><net_src comp="479" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="92" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="479" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="484" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="500" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="491" pin="4"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="514" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="529"><net_src comp="78" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="74" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="80" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="82" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="84" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="90" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="559"><net_src comp="532" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="92" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="46" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="532" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="538" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="554" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="545" pin="4"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="351" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="60" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="584"><net_src comp="576" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="590"><net_src comp="365" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="56" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="576" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="593"><net_src comp="585" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="594"><net_src comp="585" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="595"><net_src comp="585" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="601"><net_src comp="361" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="58" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="576" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="375" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="62" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="596" pin="3"/><net_sink comp="604" pin=2"/></net>

<net id="612"><net_src comp="604" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="613"><net_src comp="604" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="614"><net_src comp="604" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="618"><net_src comp="114" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="625"><net_src comp="118" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="632"><net_src comp="122" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="639"><net_src comp="126" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="644"><net_src comp="132" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="649"><net_src comp="234" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="248" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="658"><net_src comp="253" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="663"><net_src comp="326" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="668"><net_src comp="337" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="677"><net_src comp="138" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="682"><net_src comp="151" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="687"><net_src comp="351" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="692"><net_src comp="164" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="697"><net_src comp="361" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="702"><net_src comp="365" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="707"><net_src comp="369" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="713"><net_src comp="375" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="718"><net_src comp="576" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="724"><net_src comp="410" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="730"><net_src comp="416" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="735"><net_src comp="471" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="740"><net_src comp="596" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="745"><net_src comp="568" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="210" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {10 }
	Port: out_channels_ch2 | {11 }
	Port: out_channels_ch3 | {9 }
 - Input state : 
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : bound | {1 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : p_read1 | {1 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : in_channels_ch1 | {4 5 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : in_channels_ch2 | {6 7 }
	Port: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y : in_channels_ch3 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln93 : 1
		add_ln93 : 1
		br_ln93 : 2
		icmp_ln96 : 1
		select_ln76 : 2
		y_2 : 3
		store_ln96 : 2
		store_ln96 : 4
	State 3
		x_4 : 1
		select_ln76_1 : 2
		trunc_ln98 : 3
		trunc_ln98_1 : 3
		tmp : 4
		tmp_2 : 4
		add_ln98 : 5
		add_ln98_1 : 6
		store_ln96 : 3
	State 4
		in_channels_ch1_addr : 1
		Y : 2
	State 5
		V : 1
		zext_ln101 : 1
		C : 2
		sext_ln104 : 3
		mul_ln104 : 4
	State 6
		U : 1
		E : 1
		sext_ln104_1 : 1
		sext_ln104_3 : 1
		mul_ln104_1 : 2
		mul_ln105_1 : 2
	State 7
		D : 1
		add_ln104 : 1
		sext_ln105 : 1
		mul_ln105 : 2
	State 8
		add_ln104_1 : 1
		sext_ln105_3 : 1
		add_ln105 : 2
		sext_ln106_1 : 1
		sext_ln106_2 : 1
		add_ln106_1 : 2
		sext_ln106_3 : 3
		add_ln106 : 4
		tmp_6 : 5
	State 9
		tmp_1 : 1
		icmp_ln104 : 2
		tmp_3 : 1
		trunc_ln : 1
		select_ln104 : 3
		or_ln104 : 3
		R : 3
		sext_ln105_2 : 1
		add_ln105_1 : 2
		select_ln106 : 1
		or_ln106 : 1
		B : 1
		store_ln109 : 2
	State 10
		tmp_4 : 1
		icmp_ln105 : 2
		tmp_5 : 1
		trunc_ln3 : 1
		select_ln105 : 3
		or_ln105 : 3
		G : 3
		store_ln107 : 1
	State 11
		store_ln108 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln93_fu_239    |    0    |    0    |    39   |
|          |       y_2_fu_261       |    0    |    0    |    23   |
|          |       x_4_fu_280       |    0    |    0    |    23   |
|    add   |     add_ln98_fu_317    |    0    |    0    |    22   |
|          |    add_ln98_1_fu_326   |    0    |    0    |    22   |
|          |        C_fu_345        |    0    |    0    |    15   |
|          |   add_ln106_1_fu_401   |    0    |    0    |    25   |
|          |    add_ln106_fu_410    |    0    |    0    |    25   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln76_fu_253   |    0    |    0    |    16   |
|          |  select_ln76_1_fu_286  |    0    |    0    |    16   |
|          |   select_ln104_fu_457  |    0    |    0    |    2    |
|  select  |        R_fu_471        |    0    |    0    |    8    |
|          |   select_ln106_fu_500  |    0    |    0    |    2    |
|          |        B_fu_514        |    0    |    0    |    8    |
|          |   select_ln105_fu_554  |    0    |    0    |    2    |
|          |        G_fu_568        |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln93_fu_234    |    0    |    0    |    18   |
|          |    icmp_ln96_fu_248    |    0    |    0    |    13   |
|   icmp   |    icmp_ln104_fu_435   |    0    |    0    |    8    |
|          |    icmp_ln106_fu_479   |    0    |    0    |    8    |
|          |    icmp_ln105_fu_532   |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|    xor   |        E_fu_355        |    0    |    0    |    8    |
|          |        D_fu_369        |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln104_fu_465    |    0    |    0    |    2    |
|    or    |     or_ln106_fu_508    |    0    |    0    |    2    |
|          |     or_ln105_fu_562    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_576       |    1    |    0    |    0    |
|  muladd  |       grp_fu_585       |    1    |    0    |    0    |
|          |       grp_fu_596       |    1    |    0    |    0    |
|          |       grp_fu_604       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   p_read_read_fu_126   |    0    |    0    |    0    |
|          | bound_read_read_fu_132 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln98_fu_293   |    0    |    0    |    0    |
|          |   trunc_ln98_1_fu_297  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_301       |    0    |    0    |    0    |
|bitconcatenate|      tmp_2_fu_309      |    0    |    0    |    0    |
|          |      shl_ln_fu_379     |    0    |    0    |    0    |
|          |   shl_ln106_1_fu_390   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln98_fu_323    |    0    |    0    |    0    |
|   zext   |   zext_ln98_1_fu_337   |    0    |    0    |    0    |
|          |    zext_ln101_fu_341   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln104_fu_351   |    0    |    0    |    0    |
|          |   sext_ln104_1_fu_361  |    0    |    0    |    0    |
|          |   sext_ln104_3_fu_365  |    0    |    0    |    0    |
|   sext   |    sext_ln105_fu_375   |    0    |    0    |    0    |
|          |   sext_ln106_1_fu_386  |    0    |    0    |    0    |
|          |   sext_ln106_2_fu_397  |    0    |    0    |    0    |
|          |   sext_ln106_3_fu_406  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_6_fu_416      |    0    |    0    |    0    |
|          |      tmp_1_fu_426      |    0    |    0    |    0    |
|partselect|     trunc_ln_fu_448    |    0    |    0    |    0    |
|          |    trunc_ln4_fu_491    |    0    |    0    |    0    |
|          |      tmp_4_fu_523      |    0    |    0    |    0    |
|          |    trunc_ln3_fu_545    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_3_fu_441      |    0    |    0    |    0    |
| bitselect|      tmp_7_fu_484      |    0    |    0    |    0    |
|          |      tmp_5_fu_538      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |    0    |   333   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          D_reg_704         |    8   |
|          G_reg_742         |    8   |
|          R_reg_732         |    8   |
|      add_ln104_reg_715     |   18   |
|      add_ln105_reg_737     |   18   |
|      add_ln106_reg_721     |   19   |
|     add_ln98_1_reg_660     |   22   |
|     bound_read_reg_641     |   32   |
|      icmp_ln93_reg_646     |    1   |
|      icmp_ln96_reg_650     |    1   |
|in_channels_ch1_addr_reg_674|   22   |
|in_channels_ch2_addr_reg_689|   22   |
|in_channels_ch3_addr_reg_679|   22   |
|   indvar_flatten_reg_629   |   32   |
|       p_read_reg_636       |   16   |
|     select_ln76_reg_655    |   16   |
|    sext_ln104_1_reg_694    |   17   |
|    sext_ln104_3_reg_699    |   18   |
|     sext_ln104_reg_684     |   18   |
|     sext_ln105_reg_710     |   16   |
|        tmp_6_reg_727       |    3   |
|          x_reg_622         |   16   |
|          y_reg_615         |   16   |
|     zext_ln98_1_reg_665    |   64   |
+----------------------------+--------+
|            Total           |   433  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_145 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_158 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_171 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_576    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_585    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_585    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_596    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_604    |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   232  || 12.9426 ||    82   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   333  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   82   |
|  Register |    -   |    -   |   433  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   433  |   415  |
+-----------+--------+--------+--------+--------+
