// Seed: 2007862700
`define pp_10 0
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4
    , id_8,
    input id_5,
    input id_6,
    output id_7
);
  always @(posedge id_8)
    if (id_6 && 1'd0) id_0 = 1;
    else begin
      if (id_1) id_0 <= id_6;
    end
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_1 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output reg id_5,
    input id_6,
    output logic id_7,
    input id_8,
    output id_9
);
  type_15(
      1, 1, 1
  );
  logic id_10, id_11;
  always @(id_11 or posedge id_4) begin
    id_5#(.id_2(1)) <= id_3;
  end
endmodule
