Synthesizing design: ahb_lite_slave_cdl.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg78/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { ahb_lite_slave_cdl.sv}
Running PRESTO HDLC
Compiling source file ./source/ahb_lite_slave_cdl.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate ahb_lite_slave_cdl -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./source/ahb_lite_slave_cdl.sv:91: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/ahb_lite_slave_cdl.sv:92: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/ahb_lite_slave_cdl.sv:93: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/ahb_lite_slave_cdl.sv:94: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 141 in file
	'./source/ahb_lite_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           148            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 178 in file
	'./source/ahb_lite_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           186            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ahb_lite_slave_cdl line 64 in file
		'./source/ahb_lite_slave_cdl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   last_hresp_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|   curr_hrdata_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    last_hsel_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   last_haddr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_htrans_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_hsize_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   last_hwrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ahb_lite_slave_cdl line 165 in file
		'./source/ahb_lite_slave_cdl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   buff_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      size_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    last_size_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| ahb_lite_slave_cdl/156 |   16   |    8    |      4       | N  |
| ahb_lite_slave_cdl/158 |   16   |    8    |      4       | N  |
| ahb_lite_slave_cdl/160 |   16   |    8    |      4       | N  |
| ahb_lite_slave_cdl/160 |   16   |    8    |      4       | N  |
| ahb_lite_slave_cdl/160 |   16   |    8    |      4       | N  |
| ahb_lite_slave_cdl/259 |   16   |    8    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ahb_lite_slave_cdl'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ahb_lite_slave_cdl'
Information: The register 'mem_reg[15][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[15][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[14][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[11][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[10][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[9][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[4][5]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'ahb_lite_slave_cdl' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'ahb_lite_slave_cdl'
  Mapping 'ahb_lite_slave_cdl'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  476793.0      0.00       0.0       1.4                          
    0:00:02  476793.0      0.00       0.0       1.4                          
    0:00:02  476793.0      0.00       0.0       1.4                          
    0:00:02  476793.0      0.00       0.0       1.4                          
    0:00:02  476793.0      0.00       0.0       1.4                          
    0:00:02  476793.0      0.00       0.0       1.4                          
    0:00:03  476793.0      0.00       0.0       1.4                          
    0:00:03  476793.0      0.00       0.0       1.4                          
    0:00:03  476793.0      0.00       0.0       1.4                          
    0:00:03  477801.0      0.00       0.0       0.7                          
    0:00:03  478665.0      0.00       0.0       0.2                          
    0:00:03  478449.0      0.00       0.0       0.0                          
    0:00:03  478665.0      0.00       0.0       0.0                          
    0:00:03  478881.0      0.00       0.0       0.0                          
    0:00:03  478665.0      0.00       0.0       0.0                          
    0:00:03  478449.0      0.00       0.0       0.0                          
    0:00:03  478233.0      0.00       0.0       0.0                          
    0:00:03  478233.0      0.00       0.0       0.0                          
    0:00:03  478233.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  478233.0      0.00       0.0       0.0                          
    0:00:03  478233.0      0.00       0.0       0.0                          
    0:00:03  478233.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  478233.0      0.00       0.0       0.0                          
    0:00:03  478233.0      0.00       0.0       0.0                          
    0:00:03  476433.0      0.00       0.0       0.0                          
    0:00:03  476001.0      0.00       0.0       0.0                          
    0:00:03  475713.0      0.00       0.0       0.0                          
    0:00:03  475569.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
    0:00:03  475425.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/ahb_lite_slave_cdl.rep
report_area >> reports/ahb_lite_slave_cdl.rep
report_power -hier >> reports/ahb_lite_slave_cdl.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/ahb_lite_slave_cdl.v"
Writing verilog file '/home/ecegrid/a/mg78/ece337/CDL/mapped/ahb_lite_slave_cdl.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Mon Apr 26 19:23:34 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'ahb_lite_slave_cdl', port 'd_mode' is not connected to any nets. (LINT-28)
quit

Thank you...
Done


