{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625650345819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625650345819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 14:02:25 2021 " "Processing started: Wed Jul 07 14:02:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625650345819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625650345819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix_multiplier -c matrix_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix_multiplier -c matrix_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625650345819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625650346036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625650346036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/desktop/dsd_project/dsdproject_992/project/multiplier_top_level/matrix_mul_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/desktop/dsd_project/dsdproject_992/project/multiplier_top_level/matrix_mul_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_mul_cu " "Found entity 1: matrix_mul_cu" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625650353129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625650353129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiplier " "Found entity 1: matrix_multiplier" {  } { { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625650353130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625650353130 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do ram.v(7) " "Verilog HDL Declaration warning at ram.v(7): \"do\" is SystemVerilog-2005 keyword" {  } { { "ram.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/ram.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1625650353131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625650353132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625650353132 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(96) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(96): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353132 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(97) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(97): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353132 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(98) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(98): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 98 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353132 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(99) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(99): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353132 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(100) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(100): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 100 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(101) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(101): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 101 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(102) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(102): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 102 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(103) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(103): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(104) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(104): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 104 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(105) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(105): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(106) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(106): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 106 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(107) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(107): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 107 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(108) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(108): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 108 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(109) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(109): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 109 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353133 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(110) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(110): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 110 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353134 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "matrix_mul_cu matrix_mul_cu.v(112) " "Verilog HDL Parameter Declaration warning at matrix_mul_cu.v(112): Parameter Declaration in module \"matrix_mul_cu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1625650353134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix_multiplier " "Elaborating entity \"matrix_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625650353178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_mul_cu matrix_mul_cu:control_unit " "Elaborating entity \"matrix_mul_cu\" for hierarchy \"matrix_mul_cu:control_unit\"" {  } { { "matrix_multiplier.v" "control_unit" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650353206 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_ram_w_data matrix_mul_cu.v(66) " "Verilog HDL warning at matrix_mul_cu.v(66): object r_ram_w_data used but never assigned" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1625650353211 "|matrix_mul_cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 matrix_mul_cu.v(75) " "Verilog HDL assignment warning at matrix_mul_cu.v(75): truncated value with size 8 to match size of target (1)" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625650353211 "|matrix_mul_cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 matrix_mul_cu.v(76) " "Verilog HDL assignment warning at matrix_mul_cu.v(76): truncated value with size 8 to match size of target (1)" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625650353211 "|matrix_mul_cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 matrix_mul_cu.v(167) " "Verilog HDL assignment warning at matrix_mul_cu.v(167): truncated value with size 32 to match size of target (9)" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625650353212 "|matrix_mul_cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 matrix_mul_cu.v(168) " "Verilog HDL assignment warning at matrix_mul_cu.v(168): truncated value with size 32 to match size of target (9)" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625650353212 "|matrix_mul_cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 matrix_mul_cu.v(169) " "Verilog HDL assignment warning at matrix_mul_cu.v(169): truncated value with size 32 to match size of target (9)" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625650353212 "|matrix_mul_cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 matrix_mul_cu.v(170) " "Verilog HDL assignment warning at matrix_mul_cu.v(170): truncated value with size 32 to match size of target (9)" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625650353212 "|matrix_mul_cu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_ram_w_data 0 matrix_mul_cu.v(66) " "Net \"r_ram_w_data\" at matrix_mul_cu.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625650353212 "|matrix_mul_cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "matrix_multiplier.v" "memory" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650353212 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/db/matrix_multiplier.ram0_ram_1d0cf.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/arman/Desktop/dsd_project/multiplier_top_level/db/matrix_multiplier.ram0_ram_1d0cf.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1625650353575 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix_mul_cu:control_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix_mul_cu:control_unit\|Mult0\"" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "Mult0" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650353692 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625650353692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650353795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625650353795 ""}  } { { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625650353795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650353950 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354050 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354729 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "addcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "lpm_add_sub.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs matrix_mul_cu:control_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625650354767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1625650354841 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[0\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[0\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[0\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[0\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[2\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[2\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[2\] " "Synthesized away node \"matrix_mul_cu:control_unit\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[2\]\"" {  } { { "multcore.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "q:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" "" { Text "C:/Users/arman/Desktop/dsd_project/DSDProject_992/Project/multiplier_top_level/matrix_mul_cu.v" 176 -1 0 } } { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354911 "|matrix_multiplier|matrix_mul_cu:control_unit|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][2]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625650354911 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625650354911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625650354914 "|matrix_multiplier|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "err GND " "Pin \"err\" is stuck at GND" {  } { { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625650354914 "|matrix_multiplier|err"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625650354914 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "124 " "124 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625650354956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354961 "|matrix_multiplier|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354961 "|matrix_multiplier|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "matrix_multiplier.v" "" { Text "C:/Users/arman/Desktop/dsd_project/multiplier_top_level/matrix_multiplier.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625650354961 "|matrix_multiplier|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625650354961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625650354961 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625650354961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625650354961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625650355040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 14:02:35 2021 " "Processing ended: Wed Jul 07 14:02:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625650355040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625650355040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625650355040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625650355040 ""}
