{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 23:50:31 2011 " "Info: Processing started: Mon Oct 24 23:50:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ucos -c ucos --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ucos -c ucos --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SYS_CLK " "Info: Assuming node \"SYS_CLK\" is an undefined clock" {  } { { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SYS_CLK register nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done register nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\] 65.33 MHz 15.306 ns Internal " "Info: Clock \"SYS_CLK\" has Internal fmax of 65.33 MHz between source register \"nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done\" and destination register \"nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]\" (period= 15.306 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.068 ns + Longest register register " "Info: + Longest register to register delay is 15.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done 1 REG LCFF_X14_Y7_N13 45 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N13; Fanout = 45; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.366 ns) 2.090 ns nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[25\]~4105 2 COMB LCCOMB_X12_Y5_N20 1 " "Info: 2: + IC(1.724 ns) + CELL(0.366 ns) = 2.090 ns; Loc. = LCCOMB_X12_Y5_N20; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[25\]~4105'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4105 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.366 ns) 2.828 ns nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[25\]~4106 3 COMB LCCOMB_X12_Y5_N12 7 " "Info: 3: + IC(0.372 ns) + CELL(0.366 ns) = 2.828 ns; Loc. = LCCOMB_X12_Y5_N12; Fanout = 7; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_wr_data_unfiltered\[25\]~4106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4105 nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4106 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4752 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.322 ns) + CELL(0.366 ns) 5.516 ns nios_ucos:inst\|CPU:the_CPU\|E_src2\[25\]~2565 4 COMB LCCOMB_X14_Y5_N26 1 " "Info: 4: + IC(2.322 ns) + CELL(0.366 ns) = 5.516 ns; Loc. = LCCOMB_X14_Y5_N26; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_src2\[25\]~2565'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4106 nios_ucos:inst|CPU:the_CPU|E_src2[25]~2565 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 6.081 ns nios_ucos:inst\|CPU:the_CPU\|E_src2\[25\]~2566 5 COMB LCCOMB_X14_Y5_N24 6 " "Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 6.081 ns; Loc. = LCCOMB_X14_Y5_N24; Fanout = 6; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_src2\[25\]~2566'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { nios_ucos:inst|CPU:the_CPU|E_src2[25]~2565 nios_ucos:inst|CPU:the_CPU|E_src2[25]~2566 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.621 ns) 8.895 ns nios_ucos:inst\|CPU:the_CPU\|Add8~447 6 COMB LCCOMB_X14_Y5_N2 2 " "Info: 6: + IC(2.193 ns) + CELL(0.621 ns) = 8.895 ns; Loc. = LCCOMB_X14_Y5_N2; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~447'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { nios_ucos:inst|CPU:the_CPU|E_src2[25]~2566 nios_ucos:inst|CPU:the_CPU|Add8~447 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.981 ns nios_ucos:inst\|CPU:the_CPU\|Add8~449 7 COMB LCCOMB_X14_Y5_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.981 ns; Loc. = LCCOMB_X14_Y5_N4; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~449'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add8~447 nios_ucos:inst|CPU:the_CPU|Add8~449 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.067 ns nios_ucos:inst\|CPU:the_CPU\|Add8~451 8 COMB LCCOMB_X14_Y5_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.067 ns; Loc. = LCCOMB_X14_Y5_N6; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~451'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add8~449 nios_ucos:inst|CPU:the_CPU|Add8~451 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.153 ns nios_ucos:inst\|CPU:the_CPU\|Add8~453 9 COMB LCCOMB_X14_Y5_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.153 ns; Loc. = LCCOMB_X14_Y5_N8; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~453'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add8~451 nios_ucos:inst|CPU:the_CPU|Add8~453 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.239 ns nios_ucos:inst\|CPU:the_CPU\|Add8~455 10 COMB LCCOMB_X14_Y5_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.239 ns; Loc. = LCCOMB_X14_Y5_N10; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~455'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add8~453 nios_ucos:inst|CPU:the_CPU|Add8~455 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.325 ns nios_ucos:inst\|CPU:the_CPU\|Add8~457 11 COMB LCCOMB_X14_Y5_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.325 ns; Loc. = LCCOMB_X14_Y5_N12; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~457'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { nios_ucos:inst|CPU:the_CPU|Add8~455 nios_ucos:inst|CPU:the_CPU|Add8~457 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.515 ns nios_ucos:inst\|CPU:the_CPU\|Add8~459 12 COMB LCCOMB_X14_Y5_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 9.515 ns; Loc. = LCCOMB_X14_Y5_N14; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~459'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { nios_ucos:inst|CPU:the_CPU|Add8~457 nios_ucos:inst|CPU:the_CPU|Add8~459 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.021 ns nios_ucos:inst\|CPU:the_CPU\|Add8~460 13 COMB LCCOMB_X14_Y5_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.021 ns; Loc. = LCCOMB_X14_Y5_N16; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|Add8~460'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { nios_ucos:inst|CPU:the_CPU|Add8~459 nios_ucos:inst|CPU:the_CPU|Add8~460 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6603 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.366 ns) 11.102 ns nios_ucos:inst\|CPU:the_CPU\|E_arith_result\[32\]~57 14 COMB LCCOMB_X13_Y5_N26 1 " "Info: 14: + IC(0.715 ns) + CELL(0.366 ns) = 11.102 ns; Loc. = LCCOMB_X13_Y5_N26; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_arith_result\[32\]~57'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { nios_ucos:inst|CPU:the_CPU|Add8~460 nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4067 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 11.677 ns nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187 15 COMB LCCOMB_X13_Y5_N22 4 " "Info: 15: + IC(0.369 ns) + CELL(0.206 ns) = 11.677 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 4; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_br_actually_taken~187'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4070 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.206 ns) 13.237 ns nios_ucos:inst\|CPU:the_CPU\|E_alu_result\[0\]~19039 16 COMB LCCOMB_X14_Y7_N4 2 " "Info: 16: + IC(1.354 ns) + CELL(0.206 ns) = 13.237 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 2; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|E_alu_result\[0\]~19039'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4066 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.206 ns) 14.960 ns nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]~134 17 COMB LCCOMB_X17_Y3_N6 1 " "Info: 17: + IC(1.517 ns) + CELL(0.206 ns) = 14.960 ns; Loc. = LCCOMB_X17_Y3_N6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]~134'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.068 ns nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\] 18 REG LCFF_X17_Y3_N7 3 " "Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 15.068 ns; Loc. = LCFF_X17_Y3_N7; Fanout = 3; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.143 ns ( 27.50 % ) " "Info: Total cell delay = 4.143 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.925 ns ( 72.50 % ) " "Info: Total interconnect delay = 10.925 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.068 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4105 nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4106 nios_ucos:inst|CPU:the_CPU|E_src2[25]~2565 nios_ucos:inst|CPU:the_CPU|E_src2[25]~2566 nios_ucos:inst|CPU:the_CPU|Add8~447 nios_ucos:inst|CPU:the_CPU|Add8~449 nios_ucos:inst|CPU:the_CPU|Add8~451 nios_ucos:inst|CPU:the_CPU|Add8~453 nios_ucos:inst|CPU:the_CPU|Add8~455 nios_ucos:inst|CPU:the_CPU|Add8~457 nios_ucos:inst|CPU:the_CPU|Add8~459 nios_ucos:inst|CPU:the_CPU|Add8~460 nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.068 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4105 {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4106 {} nios_ucos:inst|CPU:the_CPU|E_src2[25]~2565 {} nios_ucos:inst|CPU:the_CPU|E_src2[25]~2566 {} nios_ucos:inst|CPU:the_CPU|Add8~447 {} nios_ucos:inst|CPU:the_CPU|Add8~449 {} nios_ucos:inst|CPU:the_CPU|Add8~451 {} nios_ucos:inst|CPU:the_CPU|Add8~453 {} nios_ucos:inst|CPU:the_CPU|Add8~455 {} nios_ucos:inst|CPU:the_CPU|Add8~457 {} nios_ucos:inst|CPU:the_CPU|Add8~459 {} nios_ucos:inst|CPU:the_CPU|Add8~460 {} nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 {} nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 {} nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 1.724ns 0.372ns 2.322ns 0.359ns 2.193ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 0.369ns 1.354ns 1.517ns 0.000ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.026 ns - Smallest " "Info: - Smallest clock skew is 0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 2.746 ns + Shortest register " "Info: + Shortest clock path from clock \"SYS_CLK\" to destination register is 2.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1418 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1418; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.746 ns nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\] 3 REG LCFF_X17_Y3_N7 3 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.746 ns; Loc. = LCFF_X17_Y3_N7; Fanout = 3; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ienable_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.31 % ) " "Info: Total cell delay = 1.766 ns ( 64.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 35.69 % ) " "Info: Total interconnect delay = 0.980 ns ( 35.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK source 2.720 ns - Longest register " "Info: - Longest clock path from clock \"SYS_CLK\" to source register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1418 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1418; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done 3 REG LCFF_X14_Y7_N13 45 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X14_Y7_N13; Fanout = 45; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|av_ld_or_div_done'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4920 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4920 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6726 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.068 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4105 nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4106 nios_ucos:inst|CPU:the_CPU|E_src2[25]~2565 nios_ucos:inst|CPU:the_CPU|E_src2[25]~2566 nios_ucos:inst|CPU:the_CPU|Add8~447 nios_ucos:inst|CPU:the_CPU|Add8~449 nios_ucos:inst|CPU:the_CPU|Add8~451 nios_ucos:inst|CPU:the_CPU|Add8~453 nios_ucos:inst|CPU:the_CPU|Add8~455 nios_ucos:inst|CPU:the_CPU|Add8~457 nios_ucos:inst|CPU:the_CPU|Add8~459 nios_ucos:inst|CPU:the_CPU|Add8~460 nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.068 ns" { nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4105 {} nios_ucos:inst|CPU:the_CPU|M_wr_data_unfiltered[25]~4106 {} nios_ucos:inst|CPU:the_CPU|E_src2[25]~2565 {} nios_ucos:inst|CPU:the_CPU|E_src2[25]~2566 {} nios_ucos:inst|CPU:the_CPU|Add8~447 {} nios_ucos:inst|CPU:the_CPU|Add8~449 {} nios_ucos:inst|CPU:the_CPU|Add8~451 {} nios_ucos:inst|CPU:the_CPU|Add8~453 {} nios_ucos:inst|CPU:the_CPU|Add8~455 {} nios_ucos:inst|CPU:the_CPU|Add8~457 {} nios_ucos:inst|CPU:the_CPU|Add8~459 {} nios_ucos:inst|CPU:the_CPU|Add8~460 {} nios_ucos:inst|CPU:the_CPU|E_arith_result[32]~57 {} nios_ucos:inst|CPU:the_CPU|E_br_actually_taken~187 {} nios_ucos:inst|CPU:the_CPU|E_alu_result[0]~19039 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0]~134 {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 1.724ns 0.372ns 2.322ns 0.359ns 2.193ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.715ns 0.369ns 1.354ns 1.517ns 0.000ns } { 0.000ns 0.366ns 0.366ns 0.366ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ienable_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 register sld_hub:sld_hub_inst\|hub_tdo_reg 146.2 MHz 6.84 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 146.2 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode_usr1\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 6.84 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.156 ns + Longest register register " "Info: + Longest register to register delay is 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 1 REG LCFF_X12_Y11_N13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N13; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.650 ns) 1.738 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 2 COMB LCCOMB_X14_Y11_N24 1 " "Info: 2: + IC(1.088 ns) + CELL(0.650 ns) = 1.738 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.616 ns) 3.048 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 3 COMB LCCOMB_X13_Y11_N16 1 " "Info: 3: + IC(0.694 ns) + CELL(0.616 ns) = 3.048 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.156 ns sld_hub:sld_hub_inst\|hub_tdo_reg 4 REG LCFF_X13_Y11_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.156 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 43.54 % ) " "Info: Total cell delay = 1.374 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.782 ns ( 56.46 % ) " "Info: Total interconnect delay = 1.782 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.088ns 0.694ns 0.000ns } { 0.000ns 0.650ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.335 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 152 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G0; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 5.335 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X13_Y11_N17 2 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 5.335 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.48 % ) " "Info: Total cell delay = 0.666 ns ( 12.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.669 ns ( 87.52 % ) " "Info: Total interconnect delay = 4.669 ns ( 87.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.335 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 152 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G0; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 5.335 ns sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 3 REG LCFF_X12_Y11_N13 19 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 5.335 ns; Loc. = LCFF_X12_Y11_N13; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode_usr1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.48 % ) " "Info: Total cell delay = 0.666 ns ( 12.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.669 ns ( 87.52 % ) " "Info: Total interconnect delay = 4.669 ns ( 87.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 3.816ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 3.816ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.156 ns" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.088ns 0.694ns 0.000ns } { 0.000ns 0.650ns 0.616ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.335 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode_usr1 {} } { 0.000ns 3.816ns 0.853ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\] KEY_PIO\[0\] SYS_CLK 7.733 ns register " "Info: tsu for register \"nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\]\" (data pin = \"KEY_PIO\[0\]\", clock pin = \"SYS_CLK\") is 7.733 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.519 ns + Longest pin register " "Info: + Longest pin to register delay is 10.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns KEY_PIO\[0\] 1 PIN PIN_25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 2; PIN Node = 'KEY_PIO\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY_PIO[0] } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 144 112 280 160 "KEY_PIO\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.417 ns) + CELL(0.651 ns) 8.013 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~38 2 COMB LCCOMB_X20_Y7_N6 1 " "Info: 2: + IC(6.417 ns) + CELL(0.651 ns) = 8.013 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { KEY_PIO[0] nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~38 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.577 ns) 10.411 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~39 3 COMB LCCOMB_X17_Y3_N0 1 " "Info: 3: + IC(1.821 ns) + CELL(0.577 ns) = 10.411 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 1; COMB Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg_nxt\[0\]~39'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~38 nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 4575 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.519 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\] 4 REG LCFF_X17_Y3_N1 33 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.519 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 33; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6735 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 21.68 % ) " "Info: Total cell delay = 2.281 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.238 ns ( 78.32 % ) " "Info: Total interconnect delay = 8.238 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { KEY_PIO[0] nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~38 nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { KEY_PIO[0] {} KEY_PIO[0]~combout {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~38 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 6.417ns 1.821ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.577ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6735 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK destination 2.746 ns - Shortest register " "Info: - Shortest clock path from clock \"SYS_CLK\" to destination register is 2.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1418 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1418; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.746 ns nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\] 3 REG LCFF_X17_Y3_N1 33 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.746 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 33; REG Node = 'nios_ucos:inst\|CPU:the_CPU\|M_ipending_reg\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/2.3/Nios/interrupt/CPU.v" 6735 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.31 % ) " "Info: Total cell delay = 1.766 ns ( 64.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 35.69 % ) " "Info: Total interconnect delay = 0.980 ns ( 35.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { KEY_PIO[0] nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~38 nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { KEY_PIO[0] {} KEY_PIO[0]~combout {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~38 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg_nxt[0]~39 {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 6.417ns 1.821ns 0.000ns } { 0.000ns 0.945ns 0.651ns 0.577ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.746 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.746 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|CPU:the_CPU|M_ipending_reg[0] {} } { 0.000ns 0.000ns 0.143ns 0.837ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SYS_CLK LED_PIO\[3\] nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 9.447 ns register " "Info: tco from clock \"SYS_CLK\" to destination pin \"LED_PIO\[3\]\" through register \"nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]\" is 9.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYS_CLK source 2.752 ns + Longest register " "Info: + Longest clock path from clock \"SYS_CLK\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns SYS_CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'SYS_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns SYS_CLK~clkctrl 2 COMB CLKCTRL_G2 1418 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 1418; COMB Node = 'SYS_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { SYS_CLK SYS_CLK~clkctrl } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 96 112 280 112 "SYS_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 3 REG LCFF_X19_Y9_N11 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 1; REG Node = 'nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "LED_PIO.v" "" { Text "D:/2.3/Nios/interrupt/LED_PIO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LED_PIO.v" "" { Text "D:/2.3/Nios/interrupt/LED_PIO.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.391 ns + Longest register pin " "Info: + Longest register to pin delay is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\] 1 REG LCFF_X19_Y9_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 1; REG Node = 'nios_ucos:inst\|LED_PIO:the_LED_PIO\|data_out\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "LED_PIO.v" "" { Text "D:/2.3/Nios/interrupt/LED_PIO.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.325 ns) + CELL(3.066 ns) 6.391 ns LED_PIO\[3\] 2 PIN PIN_4 0 " "Info: 2: + IC(3.325 ns) + CELL(3.066 ns) = 6.391 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'LED_PIO\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "ucos.bdf" "" { Schematic "D:/2.3/Nios/interrupt/ucos.bdf" { { 176 656 832 192 "LED_PIO\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 47.97 % ) " "Info: Total cell delay = 3.066 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.325 ns ( 52.03 % ) " "Info: Total interconnect delay = 3.325 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} LED_PIO[3] {} } { 0.000ns 3.325ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { SYS_CLK SYS_CLK~clkctrl nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { SYS_CLK {} SYS_CLK~combout {} SYS_CLK~clkctrl {} nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] LED_PIO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { nios_ucos:inst|LED_PIO:the_LED_PIO|data_out[3] {} LED_PIO[3] {} } { 0.000ns 3.325ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.820 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.333 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 152 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G0; Fanout = 152; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 5.333 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X10_Y11_N13 3 " "Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 5.333 ns; Loc. = LCFF_X10_Y11_N13; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.49 % ) " "Info: Total cell delay = 0.666 ns ( 12.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.667 ns ( 87.51 % ) " "Info: Total interconnect delay = 4.667 ns ( 87.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 3.816ns 0.851ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.819 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 11; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.202 ns) 2.711 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]~5 2 COMB LCCOMB_X10_Y11_N12 1 " "Info: 2: + IC(2.509 ns) + CELL(0.202 ns) = 2.711 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]~5'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.819 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X10_Y11_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.819 ns; Loc. = LCFF_X10_Y11_N13; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 11.00 % ) " "Info: Total cell delay = 0.310 ns ( 11.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.509 ns ( 89.00 % ) " "Info: Total interconnect delay = 2.509 ns ( 89.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.509ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 3.816ns 0.851ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] {} } { 0.000ns 2.509ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Allocated 130 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 23:50:33 2011 " "Info: Processing ended: Mon Oct 24 23:50:33 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
