Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/ipcore_dir/bram_9x8.vhd" into library work
Parsing entity <bram_9x8>.
Parsing architecture <bram_9x8_a> of entity <bram_9x8>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/window_array.vhd" into library work
Parsing package <window_array>.
Parsing package body <window_array>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/adder.vhd" into library work
Parsing entity <adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/state_wrapper.vhd" into library work
Parsing entity <state_wrapper>.
Parsing architecture <Behavioral> of entity <state_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/myComp.vhd" into library work
Parsing entity <myComp>.
Parsing architecture <Behavioral> of entity <mycomp>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/comm_fpga_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behavioural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behavioural>) from library <work>.

Elaborating entity <myComp> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/myComp.vhd" Line 32: clk should be on the sensitivity list of the process

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/top_level.vhd" Line 243: Assignment to flags ignored, since the identifier is never used

Elaborating entity <state_wrapper> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/state_wrapper.vhd" Line 238: f2hready_i should be on the sensitivity list of the process

Elaborating entity <bram_9x8> (architecture <bram_9x8_a>) from library <work>.

Elaborating entity <adder> (architecture <Behavioral>) from library <work>.
WARNING:Xst:2972 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/top_level.vhd" line 153. All outputs of instance <comp> of block <myComp> are unconnected in block <top_level>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/top_level.vhd".
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/top_level.vhd" line 153: Output port <C> of the instance <comp> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <reg0>.
    Found 8-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 8-bit register for signal <reg3>.
    Found 8-bit register for signal <reg4>.
    Found 8-bit register for signal <reg5>.
    Found 8-bit 7-to-1 multiplexer for signal <_n0103> created at line 74.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/comm_fpga_fx2.vhd".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_7_o_GND_7_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <state_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/state_wrapper.vhd".
    Found 1-bit register for signal <s_rd>.
    Found 1-bit register for signal <read_bram>.
    Found 8-bit register for signal <dinA_template<0>>.
    Found 8-bit register for signal <dinA_template<1>>.
    Found 8-bit register for signal <dinA_template<2>>.
    Found 8-bit register for signal <dinA_template<3>>.
    Found 8-bit register for signal <dinA_template<4>>.
    Found 8-bit register for signal <dinA_template<5>>.
    Found 8-bit register for signal <dinA_template<6>>.
    Found 8-bit register for signal <dinA_template<7>>.
    Found 8-bit register for signal <dinA_template<8>>.
    Found 8-bit register for signal <dinB_search<0>>.
    Found 8-bit register for signal <dinB_search<1>>.
    Found 8-bit register for signal <dinB_search<2>>.
    Found 8-bit register for signal <dinB_search<3>>.
    Found 8-bit register for signal <dinB_search<4>>.
    Found 8-bit register for signal <dinB_search<5>>.
    Found 8-bit register for signal <dinB_search<6>>.
    Found 8-bit register for signal <dinB_search<7>>.
    Found 8-bit register for signal <dinB_search<8>>.
    Found 32-bit register for signal <ndx_t_rd>.
    Found 32-bit register for signal <ndx_s_rd>.
    Found 4-bit register for signal <addr_t>.
    Found 1-bit register for signal <ready_t>.
    Found 4-bit register for signal <addr_s>.
    Found 1-bit register for signal <ready_s>.
    Found 1-bit register for signal <t_rd>.
    Found 32-bit adder for signal <ndx_t_rd[31]_GND_16_o_add_21_OUT> created at line 137.
    Found 32-bit adder for signal <ndx_s_rd[31]_GND_16_o_add_24_OUT> created at line 145.
    Found 4-bit adder for signal <addr_t[3]_GND_16_o_add_86_OUT> created at line 1241.
    Found 4-bit adder for signal <addr_s[3]_GND_16_o_add_98_OUT> created at line 1241.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 221 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <state_wrapper> synthesized.

Synthesizing Unit <adder>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/pipeline_cksum-me/top_level/adder.vhd".
    Found 9-bit register for signal <temp<1>>.
    Found 9-bit register for signal <temp<2>>.
    Found 9-bit register for signal <temp<3>>.
    Found 9-bit register for signal <temp<4>>.
    Found 9-bit register for signal <temp<5>>.
    Found 9-bit register for signal <temp<6>>.
    Found 9-bit register for signal <temp<7>>.
    Found 9-bit register for signal <dout>.
    Found 9-bit register for signal <temp<0>>.
    Found 9-bit adder for signal <GND_82_o_GND_82_o_add_19_OUT> created at line 65.
    Found 9-bit adder for signal <n0232> created at line 67.
    Found 9-bit adder for signal <temp[0][8]_GND_82_o_add_22_OUT> created at line 67.
    Found 9-bit adder for signal <n0238> created at line 68.
    Found 9-bit adder for signal <temp[1][8]_GND_82_o_add_25_OUT> created at line 68.
    Found 9-bit adder for signal <n0244> created at line 69.
    Found 9-bit adder for signal <temp[2][8]_GND_82_o_add_28_OUT> created at line 69.
    Found 9-bit adder for signal <n0250> created at line 70.
    Found 9-bit adder for signal <temp[3][8]_GND_82_o_add_31_OUT> created at line 70.
    Found 9-bit adder for signal <n0256> created at line 71.
    Found 9-bit adder for signal <temp[4][8]_GND_82_o_add_34_OUT> created at line 71.
    Found 9-bit adder for signal <n0262> created at line 72.
    Found 9-bit adder for signal <temp[5][8]_GND_82_o_add_37_OUT> created at line 72.
    Found 9-bit adder for signal <n0268> created at line 73.
    Found 9-bit adder for signal <temp[6][8]_GND_82_o_add_40_OUT> created at line 73.
    Found 9-bit adder for signal <n0274> created at line 75.
    Found 9-bit adder for signal <temp[7][8]_GND_82_o_add_43_OUT> created at line 75.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_19_OUT<8:0>> created at line 65.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_21_OUT<8:0>> created at line 67.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_24_OUT<8:0>> created at line 68.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_27_OUT<8:0>> created at line 69.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_30_OUT<8:0>> created at line 70.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_33_OUT<8:0>> created at line 71.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_36_OUT<8:0>> created at line 72.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_39_OUT<8:0>> created at line 73.
    Found 9-bit subtractor for signal <GND_82_o_GND_82_o_sub_42_OUT<8:0>> created at line 75.
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
Unit <adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 31
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 2
 9-bit adder                                           : 17
 9-bit subtractor                                      : 9
# Registers                                            : 46
 1-bit register                                        : 7
 32-bit register                                       : 3
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 24
 9-bit register                                        : 9
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 41
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1
# Xors                                                 : 72
 1-bit xor2                                            : 72

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bram_9x8.ngc>.
Loading core <bram_9x8> for timing and area information for instance <bram_template>.
Loading core <bram_9x8> for timing and area information for instance <bram_search>.
WARNING:Xst:2677 - Node <dout_8> of sequential type is unconnected in block <sadder>.

Synthesizing (advanced) Unit <state_wrapper>.
The following registers are absorbed into counter <ndx_s_rd>: 1 register on signal <ndx_s_rd>.
The following registers are absorbed into counter <ndx_t_rd>: 1 register on signal <ndx_t_rd>.
Unit <state_wrapper> synthesized (advanced).
WARNING:Xst:2677 - Node <dout_8> of sequential type is unconnected in block <adder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 21
 32-bit subtractor                                     : 1
 4-bit adder                                           : 2
 9-bit adder                                           : 1
 9-bit adder carry in                                  : 8
 9-bit subtractor                                      : 9
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 326
 Flip-Flops                                            : 326
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 41
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 72
 1-bit xor2                                            : 72

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------
WARNING:Xst:2677 - Node <temp_0_8> of sequential type is unconnected in block <adder>.
WARNING:Xst:2677 - Node <temp_1_8> of sequential type is unconnected in block <adder>.
WARNING:Xst:2677 - Node <temp_2_8> of sequential type is unconnected in block <adder>.
WARNING:Xst:2677 - Node <temp_3_8> of sequential type is unconnected in block <adder>.
WARNING:Xst:2677 - Node <temp_4_8> of sequential type is unconnected in block <adder>.
WARNING:Xst:2677 - Node <temp_5_8> of sequential type is unconnected in block <adder>.
WARNING:Xst:2677 - Node <temp_6_8> of sequential type is unconnected in block <adder>.
WARNING:Xst:2677 - Node <temp_7_8> of sequential type is unconnected in block <adder>.

Optimizing unit <top_level> ...

Optimizing unit <state_wrapper> ...

Optimizing unit <adder> ...
WARNING:Xst:1293 - FF/Latch <state_wrappings/ndx_s_rd_31> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_30> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_27> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_26> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_25> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_24> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_23> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_22> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_21> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_20> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_19> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_18> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_17> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_16> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_15> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_14> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_13> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_12> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_11> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_10> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_9> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_8> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_s_rd_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_31> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_30> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_29> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_28> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_27> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_26> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_25> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_24> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_23> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_22> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_21> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_20> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_19> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_18> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_17> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_16> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_15> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_14> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_13> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_12> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_11> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_10> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_9> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_8> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_7> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_6> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_5> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_wrappings/ndx_t_rd_4> has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <state_wrappings/ndx_t_rd_0> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <state_wrappings/ndx_s_rd_0> 
INFO:Xst:2261 - The FF/Latch <state_wrappings/ndx_t_rd_1> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <state_wrappings/ndx_s_rd_1> 
INFO:Xst:2261 - The FF/Latch <state_wrappings/ndx_t_rd_2> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <state_wrappings/ndx_s_rd_2> 
INFO:Xst:2261 - The FF/Latch <state_wrappings/ndx_t_rd_3> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <state_wrappings/ndx_s_rd_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 2.
FlipFlop comm_fpga_fx2/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 331
 Flip-Flops                                            : 331

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 798
#      GND                         : 3
#      INV                         : 32
#      LUT1                        : 4
#      LUT2                        : 78
#      LUT3                        : 115
#      LUT4                        : 27
#      LUT5                        : 68
#      LUT6                        : 122
#      MUXCY                       : 162
#      MUXF7                       : 3
#      VCC                         : 3
#      XORCY                       : 181
# FlipFlops/Latches                : 331
#      FD                          : 117
#      FDE                         : 208
#      FDRE                        : 6
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             331  out of  54576     0%  
 Number of Slice LUTs:                  446  out of  27288     1%  
    Number used as Logic:               446  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    567
   Number with an unused Flip Flop:     236  out of    567    41%  
   Number with an unused LUT:           121  out of    567    21%  
   Number of fully used LUT-FF pairs:   210  out of    567    37%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 333   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.637ns (Maximum Frequency: 215.661MHz)
   Minimum input arrival time before clock: 6.318ns
   Maximum output required time after clock: 7.414ns
   Maximum combinational path delay: 8.496ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 4.637ns (frequency: 215.661MHz)
  Total number of paths / destination ports: 15060 / 567
-------------------------------------------------------------------------
Delay:               4.637ns (Levels of Logic = 3)
  Source:            comm_fpga_fx2/chanAddr_3 (FF)
  Destination:       state_wrappings/ready_t (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: comm_fpga_fx2/chanAddr_3 to state_wrappings/ready_t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.028  comm_fpga_fx2/chanAddr_3 (comm_fpga_fx2/chanAddr_3)
     LUT5:I0->O            4   0.203   0.684  state_wrappings/f2hReady_I_GND_16_o_AND_56_o11 (state_wrappings/f2hReady_I_GND_16_o_AND_56_o1)
     LUT4:I3->O           10   0.205   0.857  state_wrappings/we_s1 (state_wrappings/we_s)
     LUT6:I5->O            1   0.205   0.579  state_wrappings/_n0395 (state_wrappings/_n0395)
     FDRE:R                    0.430          state_wrappings/ready_s
    ----------------------------------------
    Total                      4.637ns (1.490ns logic, 3.147ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 275 / 173
-------------------------------------------------------------------------
Offset:              6.318ns (Levels of Logic = 4)
  Source:            fx2GotData_in (PAD)
  Destination:       state_wrappings/ready_t (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to state_wrappings/ready_t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.222   1.864  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT5:I0->O            3   0.203   0.755  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     LUT4:I2->O           10   0.203   0.857  state_wrappings/we_s1 (state_wrappings/we_s)
     LUT6:I5->O            1   0.205   0.579  state_wrappings/_n0395 (state_wrappings/_n0395)
     FDRE:R                    0.430          state_wrappings/ready_s
    ----------------------------------------
    Total                      6.318ns (2.263ns logic, 4.055ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 364 / 21
-------------------------------------------------------------------------
Offset:              7.414ns (Levels of Logic = 5)
  Source:            comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Destination:       fx2Data_io<0> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd3_1 to fx2Data_io<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.845  comm_fpga_fx2/state_FSM_FFd3_1 (comm_fpga_fx2/state_FSM_FFd3_1)
     LUT4:I1->O            4   0.205   1.028  comm_fpga_fx2/_n0128<3>1 (comm_fpga_fx2/_n0128)
     LUT6:I1->O            9   0.203   1.194  comm_fpga_fx2/Mmux_dataOut121 (comm_fpga_fx2/Mmux_dataOut12)
     LUT6:I0->O            1   0.203   0.000  comm_fpga_fx2/Mmux_dataOut13_G (N95)
     MUXF7:I1->O           1   0.140   0.579  comm_fpga_fx2/Mmux_dataOut13 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      7.414ns (3.769ns logic, 3.645ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 244 / 19
-------------------------------------------------------------------------
Delay:               8.496ns (Levels of Logic = 5)
  Source:            sw_in<4> (PAD)
  Destination:       led_out<7> (PAD)

  Data Path: sw_in<4> to led_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.764  sw_in_4_IBUF (sw_in_4_IBUF)
     LUT6:I1->O            1   0.203   0.827  state_wrappings/led_O<7>2 (state_wrappings/led_O<7>1)
     LUT4:I0->O            1   0.203   0.924  state_wrappings/led_O<7>3 (state_wrappings/led_O<7>2)
     LUT6:I1->O            1   0.203   0.579  state_wrappings/led_O<7>9 (led_out_7_OBUF)
     OBUF:I->O                 2.571          led_out_7_OBUF (led_out<7>)
    ----------------------------------------
    Total                      8.496ns (4.402ns logic, 4.094ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    4.637|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.75 secs
 
--> 


Total memory usage is 397548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :    5 (   0 filtered)

