<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: SPD4_MODULE_LOADREDUCED Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structSPD4__MODULE__LOADREDUCED-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">SPD4_MODULE_LOADREDUCED Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SdramSpdDdr4_8h_source.html">SdramSpdDdr4.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for SPD4_MODULE_LOADREDUCED:</div>
<div class="dyncontent">
<div class="center"><img src="structSPD4__MODULE__LOADREDUCED__coll__graph.png" border="0" usemap="#aSPD4__MODULE__LOADREDUCED_coll__map" alt="Collaboration graph"/></div>
<map name="aSPD4__MODULE__LOADREDUCED_coll__map" id="aSPD4__MODULE__LOADREDUCED_coll__map">
<area shape="rect" title=" " alt="" coords="584,634,811,659"/>
<area shape="rect" href="unionSPD4__LRDIMM__MODULE__NOMINAL__HEIGHT.html" title=" " alt="" coords="62,23,243,63"/>
<area shape="poly" title=" " alt="" coords="257,21,331,17,412,23,453,31,492,44,529,62,562,86,578,104,593,129,619,194,641,273,660,360,686,527,697,634,692,634,680,528,655,361,636,275,614,196,588,131,574,107,558,90,526,66,490,49,451,36,412,28,331,22,257,27"/>
<area shape="rect" href="unionSPD4__LRDIMM__MODULE__NOMINAL__THICKNESS.html" title=" " alt="" coords="62,87,243,127"/>
<area shape="poly" title=" " alt="" coords="258,103,343,105,432,112,510,126,540,137,562,150,576,166,590,188,615,244,637,314,656,391,683,538,697,634,692,634,678,539,650,392,632,316,610,246,585,190,572,169,558,154,538,142,508,132,431,118,343,110,258,108"/>
<area shape="rect" href="unionSPD4__LRDIMM__REFERENCE__RAW__CARD.html" title=" " alt="" coords="52,151,253,191"/>
<area shape="poly" title=" " alt="" coords="267,167,351,170,437,178,511,191,540,201,562,214,586,237,607,262,641,319,666,381,682,444,692,505,698,559,699,634,694,634,692,559,687,505,677,445,661,383,637,321,603,265,582,240,558,218,538,206,510,197,436,183,351,175,267,173"/>
<area shape="rect" href="unionSPD4__LRDIMM__MODULE__ATTRIBUTES.html" title=" " alt="" coords="62,215,243,255"/>
<area shape="poly" title=" " alt="" coords="258,231,343,233,431,240,509,253,539,263,562,275,602,315,634,363,658,416,675,470,693,568,698,634,693,634,688,569,670,471,653,418,629,366,598,319,558,279,537,268,508,258,430,245,342,238,257,236"/>
<area shape="rect" href="unionSPD4__LRDIMM__THERMAL__HEAT__SPREADER__SOLUTION.html" title=" " alt="" coords="46,279,259,319"/>
<area shape="poly" title=" " alt="" coords="273,293,355,294,439,300,512,311,540,320,562,331,598,364,627,404,650,448,668,493,689,576,698,633,692,634,684,577,663,494,645,450,623,407,594,368,558,336,538,325,510,317,438,305,355,300,273,298"/>
<area shape="rect" href="unionSPD4__MANUFACTURER__ID__CODE.html" title=" " alt="" coords="34,343,271,369"/>
<area shape="poly" title=" " alt="" coords="285,349,364,350,444,355,513,365,541,373,561,383,594,410,621,442,643,478,661,515,685,585,696,633,691,635,680,586,656,517,638,480,617,445,590,414,559,388,539,378,512,370,444,360,364,355,285,355"/>
<area shape="rect" href="unionSPD4__LRDIMM__REGISTER__REVISION__NUMBER.html" title=" " alt="" coords="59,393,247,433"/>
<area shape="poly" title=" " alt="" coords="260,399,331,399,409,406,488,423,526,437,561,455,588,474,611,496,650,547,677,596,694,633,689,635,673,598,645,550,607,500,584,478,559,460,523,442,486,428,408,411,331,404,260,405"/>
<area shape="rect" href="unionSPD4__LRDIMM__ADDRESS__MAPPING__FROM__REGISTER__TO__DRAM.html" title=" " alt="" coords="49,458,256,513"/>
<area shape="poly" title=" " alt="" coords="270,484,338,490,412,500,488,517,561,542,599,562,634,586,685,632,682,636,631,591,597,566,559,546,487,522,411,505,337,495,270,489"/>
<area shape="rect" href="unionSPD4__LRDIMM__REGISTER__OUTPUT__DRIVE__STRENGTH__FOR__CONTROL__COMMAND__ADDRESS.html" title=" " alt="" coords="15,537,290,591"/>
<area shape="poly" title=" " alt="" coords="304,572,430,586,561,607,657,631,655,636,559,612,429,591,304,578"/>
<area shape="rect" href="unionSPD4__LRDIMM__REGISTER__OUTPUT__DRIVE__STRENGTH__FOR__CLOCK.html" title=" " alt="" coords="49,615,257,670"/>
<area shape="poly" title=" " alt="" coords="271,641,584,643,584,649,271,646"/>
<area shape="rect" href="structSPD4__LRDIMM__DATA__BUFFER__REVISION__NUMBER.html" title=" " alt="" coords="44,695,261,735"/>
<area shape="poly" title=" " alt="" coords="275,699,560,664,612,657,613,662,560,669,275,704"/>
<area shape="rect" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html" title=" " alt="" coords="40,759,265,799"/>
<area shape="poly" title=" " alt="" coords="279,779,439,776,509,769,559,758,599,736,634,709,684,658,688,661,638,713,602,741,561,762,510,774,439,781,279,784"/>
<area shape="rect" href="structSPD4__LRDIMM__DATA__BUFFER__VREFDQ__FOR__DRAM__INTERFACE.html" title=" " alt="" coords="31,823,274,863"/>
<area shape="poly" title=" " alt="" coords="288,832,456,818,522,809,559,800,603,769,641,729,669,689,687,658,692,661,673,692,645,732,607,773,561,805,523,814,456,823,288,837"/>
<area shape="rect" href="unionSPD4__LRDIMM__DATA__BUFFER__MDQ__DRIVE__STRENGTH__RTT__FOR__DATA__RATE.html" title=" " alt="" coords="44,891,261,946"/>
<area shape="poly" title=" " alt="" coords="276,932,357,939,439,942,510,938,538,932,559,923,592,896,620,863,642,825,659,786,682,712,692,659,697,660,687,713,664,788,647,828,624,866,596,900,561,928,540,937,511,943,439,948,356,945,275,937"/>
<area shape="rect" href="unionSPD4__LRDIMM__DRAM__DRIVE__STRENGTH.html" title=" " alt="" coords="47,971,258,1011"/>
<area shape="poly" title=" " alt="" coords="272,987,449,980,520,973,559,963,595,931,624,891,647,847,664,802,685,717,692,659,698,660,690,718,669,803,651,849,628,894,599,934,561,968,521,978,449,985,272,992"/>
<area shape="rect" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__WR__RTT__NOM__FOR__DATA__RATE.html" title=" " alt="" coords="19,1067,286,1107"/>
<area shape="poly" title=" " alt="" coords="300,1100,377,1104,452,1104,516,1097,540,1090,558,1081,584,1050,608,1002,629,942,648,875,676,746,691,659,697,660,681,747,653,877,634,944,612,1004,588,1053,562,1085,542,1095,517,1102,452,1109,377,1110,300,1105"/>
<area shape="rect" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__PARK__FOR__DATA__RATE.html" title=" " alt="" coords="48,1181,257,1221"/>
<area shape="poly" title=" " alt="" coords="271,1214,354,1221,438,1223,511,1217,538,1210,558,1199,574,1183,589,1160,616,1097,638,1018,656,932,681,766,692,659,698,660,686,767,661,933,643,1020,621,1098,594,1162,578,1186,562,1203,540,1215,512,1222,438,1229,354,1226,271,1219"/>
<area shape="rect" href="unionSPD4__LRDIMM__DATA__BUFFER__VREFDQ__FOR__DRAM__INTERFACE__RANGE.html" title=" " alt="" coords="5,1245,300,1285"/>
<area shape="poly" title=" " alt="" coords="314,1281,388,1285,459,1284,519,1276,542,1269,558,1259,576,1241,591,1215,619,1144,642,1057,660,961,683,777,693,660,698,660,688,777,665,962,647,1058,624,1146,596,1217,580,1244,562,1263,544,1274,520,1281,459,1289,388,1290,314,1286"/>
<area shape="rect" href="unionSPD4__LRDIMM__DATA__BUFFER__DQ__DECISION__FEEDBACK__EQUALIZATION.html" title=" " alt="" coords="44,1310,261,1365"/>
<area shape="poly" title=" " alt="" coords="266,1365,338,1375,416,1374,455,1369,492,1358,527,1343,558,1321,577,1300,594,1271,623,1192,646,1096,664,990,685,787,693,660,698,660,690,787,669,990,651,1097,628,1194,599,1273,581,1303,562,1325,529,1347,494,1363,456,1374,417,1380,338,1380,265,1370"/>
<area shape="rect" href="unionSPD4__CYCLIC__REDUNDANCY__CODE.html" title=" " alt="" coords="27,1389,279,1414"/>
<area shape="poly" title=" " alt="" coords="202,1416,279,1436,325,1444,374,1448,423,1447,472,1439,517,1423,558,1397,579,1373,598,1341,614,1300,629,1253,652,1144,669,1025,681,907,688,799,693,659,698,660,693,800,686,907,675,1026,657,1145,634,1254,619,1302,602,1343,583,1376,562,1401,520,1428,473,1444,424,1452,373,1453,324,1449,278,1441,201,1421"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ae167bced8b35b032053a87a029932aaa" id="r_ae167bced8b35b032053a87a029932aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__MODULE__NOMINAL__HEIGHT.html">SPD4_LRDIMM_MODULE_NOMINAL_HEIGHT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#ae167bced8b35b032053a87a029932aaa">ModuleNominalHeight</a></td></tr>
<tr class="memdesc:ae167bced8b35b032053a87a029932aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">128 Module Nominal Height  <br /></td></tr>
<tr class="separator:ae167bced8b35b032053a87a029932aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3685d816868879bfb6aae9565a658c3d" id="r_a3685d816868879bfb6aae9565a658c3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__MODULE__NOMINAL__THICKNESS.html">SPD4_LRDIMM_MODULE_NOMINAL_THICKNESS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a3685d816868879bfb6aae9565a658c3d">ModuleMaximumThickness</a></td></tr>
<tr class="memdesc:a3685d816868879bfb6aae9565a658c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">129 Module Maximum Thickness  <br /></td></tr>
<tr class="separator:a3685d816868879bfb6aae9565a658c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db5e5484ffa9c53a7481f1d8cb0ede5" id="r_a8db5e5484ffa9c53a7481f1d8cb0ede5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__REFERENCE__RAW__CARD.html">SPD4_LRDIMM_REFERENCE_RAW_CARD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a8db5e5484ffa9c53a7481f1d8cb0ede5">ReferenceRawCardUsed</a></td></tr>
<tr class="memdesc:a8db5e5484ffa9c53a7481f1d8cb0ede5"><td class="mdescLeft">&#160;</td><td class="mdescRight">130 Reference Raw Card Used  <br /></td></tr>
<tr class="separator:a8db5e5484ffa9c53a7481f1d8cb0ede5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e87cf1ba924dca76bc658bd9a791eb" id="r_a72e87cf1ba924dca76bc658bd9a791eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__MODULE__ATTRIBUTES.html">SPD4_LRDIMM_MODULE_ATTRIBUTES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a72e87cf1ba924dca76bc658bd9a791eb">DimmModuleAttributes</a></td></tr>
<tr class="memdesc:a72e87cf1ba924dca76bc658bd9a791eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">131 DIMM Module Attributes  <br /></td></tr>
<tr class="separator:a72e87cf1ba924dca76bc658bd9a791eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25de0792b3706e35a2358c932afdccdc" id="r_a25de0792b3706e35a2358c932afdccdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__THERMAL__HEAT__SPREADER__SOLUTION.html">SPD4_LRDIMM_THERMAL_HEAT_SPREADER_SOLUTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a25de0792b3706e35a2358c932afdccdc">ThermalHeatSpreaderSolution</a></td></tr>
<tr class="memdesc:a25de0792b3706e35a2358c932afdccdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">132 RDIMM Thermal Heat Spreader Solution  <br /></td></tr>
<tr class="separator:a25de0792b3706e35a2358c932afdccdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdca331d4234f1446f9570f33b98866" id="r_a3bdca331d4234f1446f9570f33b98866"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__MANUFACTURER__ID__CODE.html">SPD4_MANUFACTURER_ID_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a3bdca331d4234f1446f9570f33b98866">RegisterManufacturerIdCode</a></td></tr>
<tr class="memdesc:a3bdca331d4234f1446f9570f33b98866"><td class="mdescLeft">&#160;</td><td class="mdescRight">133-134 Register Manufacturer ID Code  <br /></td></tr>
<tr class="separator:a3bdca331d4234f1446f9570f33b98866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fed98028901ca88da90b186b6e54229" id="r_a3fed98028901ca88da90b186b6e54229"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__REGISTER__REVISION__NUMBER.html">SPD4_LRDIMM_REGISTER_REVISION_NUMBER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a3fed98028901ca88da90b186b6e54229">RegisterRevisionNumber</a></td></tr>
<tr class="memdesc:a3fed98028901ca88da90b186b6e54229"><td class="mdescLeft">&#160;</td><td class="mdescRight">135 Register Revision Number  <br /></td></tr>
<tr class="separator:a3fed98028901ca88da90b186b6e54229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27085ad01723129253f5a669a647a030" id="r_a27085ad01723129253f5a669a647a030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__ADDRESS__MAPPING__FROM__REGISTER__TO__DRAM.html">SPD4_LRDIMM_ADDRESS_MAPPING_FROM_REGISTER_TO_DRAM</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a27085ad01723129253f5a669a647a030">AddressMappingFromRegisterToDram</a></td></tr>
<tr class="memdesc:a27085ad01723129253f5a669a647a030"><td class="mdescLeft">&#160;</td><td class="mdescRight">136 Address Mapping from Register to DRAM  <br /></td></tr>
<tr class="separator:a27085ad01723129253f5a669a647a030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd44b0c4e1b184d32891f516b13918b1" id="r_afd44b0c4e1b184d32891f516b13918b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__REGISTER__OUTPUT__DRIVE__STRENGTH__FOR__CONTROL__COMMAND__ADDRESS.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CONTROL_COMMAND_ADDRESS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#afd44b0c4e1b184d32891f516b13918b1">RegisterOutputDriveStrengthForControlCommandAddress</a></td></tr>
<tr class="memdesc:afd44b0c4e1b184d32891f516b13918b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">137 Register Output Drive Strength for Control and Command Address  <br /></td></tr>
<tr class="separator:afd44b0c4e1b184d32891f516b13918b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0640e540693a5bba43f6db29c262c4" id="r_a6e0640e540693a5bba43f6db29c262c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__REGISTER__OUTPUT__DRIVE__STRENGTH__FOR__CLOCK.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CLOCK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a6e0640e540693a5bba43f6db29c262c4">RegisterOutputDriveStrengthForClock</a></td></tr>
<tr class="memdesc:a6e0640e540693a5bba43f6db29c262c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">138 Register Output Drive Strength for Clock  <br /></td></tr>
<tr class="separator:a6e0640e540693a5bba43f6db29c262c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a507bde61ff25895e0ffe6b6d63d1fc" id="r_a8a507bde61ff25895e0ffe6b6d63d1fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSPD4__LRDIMM__DATA__BUFFER__REVISION__NUMBER.html">SPD4_LRDIMM_DATA_BUFFER_REVISION_NUMBER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a8a507bde61ff25895e0ffe6b6d63d1fc">DataBufferRevisionNumber</a></td></tr>
<tr class="memdesc:a8a507bde61ff25895e0ffe6b6d63d1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">139 Data Buffer Revision Number  <br /></td></tr>
<tr class="separator:a8a507bde61ff25895e0ffe6b6d63d1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb15ac44775ec4f7d415210dc7bc6a9" id="r_a8eb15ac44775ec4f7d415210dc7bc6a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a8eb15ac44775ec4f7d415210dc7bc6a9">DramVrefDQForPackageRank0</a></td></tr>
<tr class="memdesc:a8eb15ac44775ec4f7d415210dc7bc6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">140 DRAM VrefDQ for Package Rank 0  <br /></td></tr>
<tr class="separator:a8eb15ac44775ec4f7d415210dc7bc6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80306acbb0d677f0b360e07b2b04bb5a" id="r_a80306acbb0d677f0b360e07b2b04bb5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a80306acbb0d677f0b360e07b2b04bb5a">DramVrefDQForPackageRank1</a></td></tr>
<tr class="memdesc:a80306acbb0d677f0b360e07b2b04bb5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">141 DRAM VrefDQ for Package Rank 1  <br /></td></tr>
<tr class="separator:a80306acbb0d677f0b360e07b2b04bb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7005b0424d70418a6ef406e9504c933a" id="r_a7005b0424d70418a6ef406e9504c933a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a7005b0424d70418a6ef406e9504c933a">DramVrefDQForPackageRank2</a></td></tr>
<tr class="memdesc:a7005b0424d70418a6ef406e9504c933a"><td class="mdescLeft">&#160;</td><td class="mdescRight">142 DRAM VrefDQ for Package Rank 2  <br /></td></tr>
<tr class="separator:a7005b0424d70418a6ef406e9504c933a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1531128092343df611efa831205e5f5" id="r_ac1531128092343df611efa831205e5f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#ac1531128092343df611efa831205e5f5">DramVrefDQForPackageRank3</a></td></tr>
<tr class="memdesc:ac1531128092343df611efa831205e5f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">143 DRAM VrefDQ for Package Rank 3  <br /></td></tr>
<tr class="separator:ac1531128092343df611efa831205e5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae160e9fe7c8155b65795ed29ee30551d" id="r_ae160e9fe7c8155b65795ed29ee30551d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSPD4__LRDIMM__DATA__BUFFER__VREFDQ__FOR__DRAM__INTERFACE.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#ae160e9fe7c8155b65795ed29ee30551d">DataBufferVrefDQForDramInterface</a></td></tr>
<tr class="memdesc:ae160e9fe7c8155b65795ed29ee30551d"><td class="mdescLeft">&#160;</td><td class="mdescRight">144 Data Buffer VrefDQ for DRAM Interface  <br /></td></tr>
<tr class="separator:ae160e9fe7c8155b65795ed29ee30551d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c5659ecc091fc0ee242cd1f391e9a2" id="r_a91c5659ecc091fc0ee242cd1f391e9a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__MDQ__DRIVE__STRENGTH__RTT__FOR__DATA__RATE.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a91c5659ecc091fc0ee242cd1f391e9a2">DataBufferMdqDriveStrengthRttForDataRateLe1866</a></td></tr>
<tr class="memdesc:a91c5659ecc091fc0ee242cd1f391e9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">145 Data Buffer MDQ Drive Strength and RTT for data rate &lt;= 1866  <br /></td></tr>
<tr class="separator:a91c5659ecc091fc0ee242cd1f391e9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e62384a090fcce0d849e5eff75befe" id="r_ab4e62384a090fcce0d849e5eff75befe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__MDQ__DRIVE__STRENGTH__RTT__FOR__DATA__RATE.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#ab4e62384a090fcce0d849e5eff75befe">DataBufferMdqDriveStrengthRttForDataRateLe2400</a></td></tr>
<tr class="memdesc:ab4e62384a090fcce0d849e5eff75befe"><td class="mdescLeft">&#160;</td><td class="mdescRight">146 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=2400  <br /></td></tr>
<tr class="separator:ab4e62384a090fcce0d849e5eff75befe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41413f1bbc8226ed377bf4d7a1136e26" id="r_a41413f1bbc8226ed377bf4d7a1136e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__MDQ__DRIVE__STRENGTH__RTT__FOR__DATA__RATE.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a41413f1bbc8226ed377bf4d7a1136e26">DataBufferMdqDriveStrengthRttForDataRateLe3200</a></td></tr>
<tr class="memdesc:a41413f1bbc8226ed377bf4d7a1136e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">147 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=3200  <br /></td></tr>
<tr class="separator:a41413f1bbc8226ed377bf4d7a1136e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af919a2d55da0b335222148b2e4d679d3" id="r_af919a2d55da0b335222148b2e4d679d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__DRIVE__STRENGTH.html">SPD4_LRDIMM_DRAM_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#af919a2d55da0b335222148b2e4d679d3">DramDriveStrength</a></td></tr>
<tr class="memdesc:af919a2d55da0b335222148b2e4d679d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">148 DRAM Drive Strength  <br /></td></tr>
<tr class="separator:af919a2d55da0b335222148b2e4d679d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2623f457e07497e49cf0eb55f57c4a8c" id="r_a2623f457e07497e49cf0eb55f57c4a8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__WR__RTT__NOM__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a2623f457e07497e49cf0eb55f57c4a8c">DramOdtRttWrRttNomForDataRateLe1866</a></td></tr>
<tr class="memdesc:a2623f457e07497e49cf0eb55f57c4a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">149 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 1866  <br /></td></tr>
<tr class="separator:a2623f457e07497e49cf0eb55f57c4a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd65164bcd5e4180608444c4ca085c2d" id="r_afd65164bcd5e4180608444c4ca085c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__WR__RTT__NOM__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#afd65164bcd5e4180608444c4ca085c2d">DramOdtRttWrRttNomForDataRateLe2400</a></td></tr>
<tr class="memdesc:afd65164bcd5e4180608444c4ca085c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">150 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 2400  <br /></td></tr>
<tr class="separator:afd65164bcd5e4180608444c4ca085c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93529c758dfdb7a3a0f7dac646d7e6e2" id="r_a93529c758dfdb7a3a0f7dac646d7e6e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__WR__RTT__NOM__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a93529c758dfdb7a3a0f7dac646d7e6e2">DramOdtRttWrRttNomForDataRateLe3200</a></td></tr>
<tr class="memdesc:a93529c758dfdb7a3a0f7dac646d7e6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">151 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 3200  <br /></td></tr>
<tr class="separator:a93529c758dfdb7a3a0f7dac646d7e6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746555c60385f84ba05bf2522b6f7ce7" id="r_a746555c60385f84ba05bf2522b6f7ce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__PARK__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a746555c60385f84ba05bf2522b6f7ce7">DramOdtRttParkForDataRateLe1866</a></td></tr>
<tr class="memdesc:a746555c60385f84ba05bf2522b6f7ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">152 DRAM ODT (RTT_PARK) for data rate &lt;= 1866  <br /></td></tr>
<tr class="separator:a746555c60385f84ba05bf2522b6f7ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d7711d8a5587af1737a5ef914bc371" id="r_ae4d7711d8a5587af1737a5ef914bc371"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__PARK__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#ae4d7711d8a5587af1737a5ef914bc371">DramOdtRttParkForDataRateLe2400</a></td></tr>
<tr class="memdesc:ae4d7711d8a5587af1737a5ef914bc371"><td class="mdescLeft">&#160;</td><td class="mdescRight">153 DRAM ODT (RTT_PARK) for data rate &lt;= 2400  <br /></td></tr>
<tr class="separator:ae4d7711d8a5587af1737a5ef914bc371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe8a45b6ae2e555fd365437b3ab7662" id="r_acfe8a45b6ae2e555fd365437b3ab7662"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__PARK__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#acfe8a45b6ae2e555fd365437b3ab7662">DramOdtRttParkForDataRateLe3200</a></td></tr>
<tr class="memdesc:acfe8a45b6ae2e555fd365437b3ab7662"><td class="mdescLeft">&#160;</td><td class="mdescRight">154 DRAM ODT (RTT_PARK) for data rate &lt;= 3200  <br /></td></tr>
<tr class="separator:acfe8a45b6ae2e555fd365437b3ab7662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3c5f2c783158027aadc9ea4c922392" id="r_afd3c5f2c783158027aadc9ea4c922392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__VREFDQ__FOR__DRAM__INTERFACE__RANGE.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE_RANGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#afd3c5f2c783158027aadc9ea4c922392">DataBufferVrefDQForDramInterfaceRange</a></td></tr>
<tr class="memdesc:afd3c5f2c783158027aadc9ea4c922392"><td class="mdescLeft">&#160;</td><td class="mdescRight">155 Data Buffer VrefDQ for DRAM Interface Range  <br /></td></tr>
<tr class="separator:afd3c5f2c783158027aadc9ea4c922392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab800084d4c4cdc314f121013788c29c9" id="r_ab800084d4c4cdc314f121013788c29c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__DQ__DECISION__FEEDBACK__EQUALIZATION.html">SPD4_LRDIMM_DATA_BUFFER_DQ_DECISION_FEEDBACK_EQUALIZATION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#ab800084d4c4cdc314f121013788c29c9">DataBufferDqDecisionFeedbackEqualization</a></td></tr>
<tr class="memdesc:ab800084d4c4cdc314f121013788c29c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">156 Data Buffer DQ Decision Feedback Equalization  <br /></td></tr>
<tr class="separator:ab800084d4c4cdc314f121013788c29c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e3d54f1f759fef6748547d7e861d3a" id="r_a64e3d54f1f759fef6748547d7e861d3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a64e3d54f1f759fef6748547d7e861d3a">Reserved</a> [253 - 157+1]</td></tr>
<tr class="memdesc:a64e3d54f1f759fef6748547d7e861d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">253-132 Reserved  <br /></td></tr>
<tr class="separator:a64e3d54f1f759fef6748547d7e861d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5260abff2d37b12a2834a7700e429ab4" id="r_a5260abff2d37b12a2834a7700e429ab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD4__CYCLIC__REDUNDANCY__CODE.html">SPD4_CYCLIC_REDUNDANCY_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD4__MODULE__LOADREDUCED.html#a5260abff2d37b12a2834a7700e429ab4">Crc</a></td></tr>
<tr class="memdesc:a5260abff2d37b12a2834a7700e429ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">254-255 Cyclical Redundancy Code (CRC)  <br /></td></tr>
<tr class="separator:a5260abff2d37b12a2834a7700e429ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a27085ad01723129253f5a669a647a030" name="a27085ad01723129253f5a669a647a030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27085ad01723129253f5a669a647a030">&#9670;&#160;</a></span>AddressMappingFromRegisterToDram</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__ADDRESS__MAPPING__FROM__REGISTER__TO__DRAM.html">SPD4_LRDIMM_ADDRESS_MAPPING_FROM_REGISTER_TO_DRAM</a> SPD4_MODULE_LOADREDUCED::AddressMappingFromRegisterToDram</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>136 Address Mapping from Register to DRAM </p>

</div>
</div>
<a id="a5260abff2d37b12a2834a7700e429ab4" name="a5260abff2d37b12a2834a7700e429ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5260abff2d37b12a2834a7700e429ab4">&#9670;&#160;</a></span>Crc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__CYCLIC__REDUNDANCY__CODE.html">SPD4_CYCLIC_REDUNDANCY_CODE</a> SPD4_MODULE_LOADREDUCED::Crc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>254-255 Cyclical Redundancy Code (CRC) </p>

</div>
</div>
<a id="ab800084d4c4cdc314f121013788c29c9" name="ab800084d4c4cdc314f121013788c29c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab800084d4c4cdc314f121013788c29c9">&#9670;&#160;</a></span>DataBufferDqDecisionFeedbackEqualization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__DQ__DECISION__FEEDBACK__EQUALIZATION.html">SPD4_LRDIMM_DATA_BUFFER_DQ_DECISION_FEEDBACK_EQUALIZATION</a> SPD4_MODULE_LOADREDUCED::DataBufferDqDecisionFeedbackEqualization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>156 Data Buffer DQ Decision Feedback Equalization </p>

</div>
</div>
<a id="a91c5659ecc091fc0ee242cd1f391e9a2" name="a91c5659ecc091fc0ee242cd1f391e9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c5659ecc091fc0ee242cd1f391e9a2">&#9670;&#160;</a></span>DataBufferMdqDriveStrengthRttForDataRateLe1866</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__MDQ__DRIVE__STRENGTH__RTT__FOR__DATA__RATE.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DataBufferMdqDriveStrengthRttForDataRateLe1866</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>145 Data Buffer MDQ Drive Strength and RTT for data rate &lt;= 1866 </p>

</div>
</div>
<a id="ab4e62384a090fcce0d849e5eff75befe" name="ab4e62384a090fcce0d849e5eff75befe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e62384a090fcce0d849e5eff75befe">&#9670;&#160;</a></span>DataBufferMdqDriveStrengthRttForDataRateLe2400</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__MDQ__DRIVE__STRENGTH__RTT__FOR__DATA__RATE.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DataBufferMdqDriveStrengthRttForDataRateLe2400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>146 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=2400 </p>

</div>
</div>
<a id="a41413f1bbc8226ed377bf4d7a1136e26" name="a41413f1bbc8226ed377bf4d7a1136e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41413f1bbc8226ed377bf4d7a1136e26">&#9670;&#160;</a></span>DataBufferMdqDriveStrengthRttForDataRateLe3200</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__MDQ__DRIVE__STRENGTH__RTT__FOR__DATA__RATE.html">SPD4_LRDIMM_DATA_BUFFER_MDQ_DRIVE_STRENGTH_RTT_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DataBufferMdqDriveStrengthRttForDataRateLe3200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>147 Data Buffer MDQ Drive Strength and RTT for data rate &lt;=3200 </p>

</div>
</div>
<a id="a8a507bde61ff25895e0ffe6b6d63d1fc" name="a8a507bde61ff25895e0ffe6b6d63d1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a507bde61ff25895e0ffe6b6d63d1fc">&#9670;&#160;</a></span>DataBufferRevisionNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSPD4__LRDIMM__DATA__BUFFER__REVISION__NUMBER.html">SPD4_LRDIMM_DATA_BUFFER_REVISION_NUMBER</a> SPD4_MODULE_LOADREDUCED::DataBufferRevisionNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>139 Data Buffer Revision Number </p>

</div>
</div>
<a id="ae160e9fe7c8155b65795ed29ee30551d" name="ae160e9fe7c8155b65795ed29ee30551d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae160e9fe7c8155b65795ed29ee30551d">&#9670;&#160;</a></span>DataBufferVrefDQForDramInterface</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSPD4__LRDIMM__DATA__BUFFER__VREFDQ__FOR__DRAM__INTERFACE.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE</a> SPD4_MODULE_LOADREDUCED::DataBufferVrefDQForDramInterface</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>144 Data Buffer VrefDQ for DRAM Interface </p>

</div>
</div>
<a id="afd3c5f2c783158027aadc9ea4c922392" name="afd3c5f2c783158027aadc9ea4c922392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3c5f2c783158027aadc9ea4c922392">&#9670;&#160;</a></span>DataBufferVrefDQForDramInterfaceRange</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DATA__BUFFER__VREFDQ__FOR__DRAM__INTERFACE__RANGE.html">SPD4_LRDIMM_DATA_BUFFER_VREFDQ_FOR_DRAM_INTERFACE_RANGE</a> SPD4_MODULE_LOADREDUCED::DataBufferVrefDQForDramInterfaceRange</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>155 Data Buffer VrefDQ for DRAM Interface Range </p>

</div>
</div>
<a id="a72e87cf1ba924dca76bc658bd9a791eb" name="a72e87cf1ba924dca76bc658bd9a791eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e87cf1ba924dca76bc658bd9a791eb">&#9670;&#160;</a></span>DimmModuleAttributes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__MODULE__ATTRIBUTES.html">SPD4_LRDIMM_MODULE_ATTRIBUTES</a> SPD4_MODULE_LOADREDUCED::DimmModuleAttributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>131 DIMM Module Attributes </p>

</div>
</div>
<a id="af919a2d55da0b335222148b2e4d679d3" name="af919a2d55da0b335222148b2e4d679d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af919a2d55da0b335222148b2e4d679d3">&#9670;&#160;</a></span>DramDriveStrength</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__DRIVE__STRENGTH.html">SPD4_LRDIMM_DRAM_DRIVE_STRENGTH</a> SPD4_MODULE_LOADREDUCED::DramDriveStrength</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>148 DRAM Drive Strength </p>

</div>
</div>
<a id="a746555c60385f84ba05bf2522b6f7ce7" name="a746555c60385f84ba05bf2522b6f7ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a746555c60385f84ba05bf2522b6f7ce7">&#9670;&#160;</a></span>DramOdtRttParkForDataRateLe1866</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__PARK__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttParkForDataRateLe1866</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>152 DRAM ODT (RTT_PARK) for data rate &lt;= 1866 </p>

</div>
</div>
<a id="ae4d7711d8a5587af1737a5ef914bc371" name="ae4d7711d8a5587af1737a5ef914bc371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d7711d8a5587af1737a5ef914bc371">&#9670;&#160;</a></span>DramOdtRttParkForDataRateLe2400</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__PARK__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttParkForDataRateLe2400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>153 DRAM ODT (RTT_PARK) for data rate &lt;= 2400 </p>

</div>
</div>
<a id="acfe8a45b6ae2e555fd365437b3ab7662" name="acfe8a45b6ae2e555fd365437b3ab7662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe8a45b6ae2e555fd365437b3ab7662">&#9670;&#160;</a></span>DramOdtRttParkForDataRateLe3200</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__PARK__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_PARK_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttParkForDataRateLe3200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>154 DRAM ODT (RTT_PARK) for data rate &lt;= 3200 </p>

</div>
</div>
<a id="a2623f457e07497e49cf0eb55f57c4a8c" name="a2623f457e07497e49cf0eb55f57c4a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2623f457e07497e49cf0eb55f57c4a8c">&#9670;&#160;</a></span>DramOdtRttWrRttNomForDataRateLe1866</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__WR__RTT__NOM__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttWrRttNomForDataRateLe1866</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>149 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 1866 </p>

</div>
</div>
<a id="afd65164bcd5e4180608444c4ca085c2d" name="afd65164bcd5e4180608444c4ca085c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd65164bcd5e4180608444c4ca085c2d">&#9670;&#160;</a></span>DramOdtRttWrRttNomForDataRateLe2400</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__WR__RTT__NOM__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttWrRttNomForDataRateLe2400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>150 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 2400 </p>

</div>
</div>
<a id="a93529c758dfdb7a3a0f7dac646d7e6e2" name="a93529c758dfdb7a3a0f7dac646d7e6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93529c758dfdb7a3a0f7dac646d7e6e2">&#9670;&#160;</a></span>DramOdtRttWrRttNomForDataRateLe3200</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__ODT__RTT__WR__RTT__NOM__FOR__DATA__RATE.html">SPD4_LRDIMM_DRAM_ODT_RTT_WR_RTT_NOM_FOR_DATA_RATE</a> SPD4_MODULE_LOADREDUCED::DramOdtRttWrRttNomForDataRateLe3200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>151 DRAM ODT (RTT_WR and RTT_NOM) for data rate &lt;= 3200 </p>

</div>
</div>
<a id="a8eb15ac44775ec4f7d415210dc7bc6a9" name="a8eb15ac44775ec4f7d415210dc7bc6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb15ac44775ec4f7d415210dc7bc6a9">&#9670;&#160;</a></span>DramVrefDQForPackageRank0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>140 DRAM VrefDQ for Package Rank 0 </p>

</div>
</div>
<a id="a80306acbb0d677f0b360e07b2b04bb5a" name="a80306acbb0d677f0b360e07b2b04bb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80306acbb0d677f0b360e07b2b04bb5a">&#9670;&#160;</a></span>DramVrefDQForPackageRank1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>141 DRAM VrefDQ for Package Rank 1 </p>

</div>
</div>
<a id="a7005b0424d70418a6ef406e9504c933a" name="a7005b0424d70418a6ef406e9504c933a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7005b0424d70418a6ef406e9504c933a">&#9670;&#160;</a></span>DramVrefDQForPackageRank2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>142 DRAM VrefDQ for Package Rank 2 </p>

</div>
</div>
<a id="ac1531128092343df611efa831205e5f5" name="ac1531128092343df611efa831205e5f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1531128092343df611efa831205e5f5">&#9670;&#160;</a></span>DramVrefDQForPackageRank3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__DRAM__VREFDQ__FOR__PACKAGE__RANK.html">SPD4_LRDIMM_DRAM_VREFDQ_FOR_PACKAGE_RANK</a> SPD4_MODULE_LOADREDUCED::DramVrefDQForPackageRank3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>143 DRAM VrefDQ for Package Rank 3 </p>

</div>
</div>
<a id="a3685d816868879bfb6aae9565a658c3d" name="a3685d816868879bfb6aae9565a658c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3685d816868879bfb6aae9565a658c3d">&#9670;&#160;</a></span>ModuleMaximumThickness</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__MODULE__NOMINAL__THICKNESS.html">SPD4_LRDIMM_MODULE_NOMINAL_THICKNESS</a> SPD4_MODULE_LOADREDUCED::ModuleMaximumThickness</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>129 Module Maximum Thickness </p>

</div>
</div>
<a id="ae167bced8b35b032053a87a029932aaa" name="ae167bced8b35b032053a87a029932aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae167bced8b35b032053a87a029932aaa">&#9670;&#160;</a></span>ModuleNominalHeight</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__MODULE__NOMINAL__HEIGHT.html">SPD4_LRDIMM_MODULE_NOMINAL_HEIGHT</a> SPD4_MODULE_LOADREDUCED::ModuleNominalHeight</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>128 Module Nominal Height </p>

</div>
</div>
<a id="a8db5e5484ffa9c53a7481f1d8cb0ede5" name="a8db5e5484ffa9c53a7481f1d8cb0ede5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db5e5484ffa9c53a7481f1d8cb0ede5">&#9670;&#160;</a></span>ReferenceRawCardUsed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__REFERENCE__RAW__CARD.html">SPD4_LRDIMM_REFERENCE_RAW_CARD</a> SPD4_MODULE_LOADREDUCED::ReferenceRawCardUsed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>130 Reference Raw Card Used </p>

</div>
</div>
<a id="a3bdca331d4234f1446f9570f33b98866" name="a3bdca331d4234f1446f9570f33b98866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdca331d4234f1446f9570f33b98866">&#9670;&#160;</a></span>RegisterManufacturerIdCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__MANUFACTURER__ID__CODE.html">SPD4_MANUFACTURER_ID_CODE</a> SPD4_MODULE_LOADREDUCED::RegisterManufacturerIdCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>133-134 Register Manufacturer ID Code </p>

</div>
</div>
<a id="a6e0640e540693a5bba43f6db29c262c4" name="a6e0640e540693a5bba43f6db29c262c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0640e540693a5bba43f6db29c262c4">&#9670;&#160;</a></span>RegisterOutputDriveStrengthForClock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__REGISTER__OUTPUT__DRIVE__STRENGTH__FOR__CLOCK.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CLOCK</a> SPD4_MODULE_LOADREDUCED::RegisterOutputDriveStrengthForClock</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>138 Register Output Drive Strength for Clock </p>

</div>
</div>
<a id="afd44b0c4e1b184d32891f516b13918b1" name="afd44b0c4e1b184d32891f516b13918b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd44b0c4e1b184d32891f516b13918b1">&#9670;&#160;</a></span>RegisterOutputDriveStrengthForControlCommandAddress</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__REGISTER__OUTPUT__DRIVE__STRENGTH__FOR__CONTROL__COMMAND__ADDRESS.html">SPD4_LRDIMM_REGISTER_OUTPUT_DRIVE_STRENGTH_FOR_CONTROL_COMMAND_ADDRESS</a> SPD4_MODULE_LOADREDUCED::RegisterOutputDriveStrengthForControlCommandAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>137 Register Output Drive Strength for Control and Command Address </p>

</div>
</div>
<a id="a3fed98028901ca88da90b186b6e54229" name="a3fed98028901ca88da90b186b6e54229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fed98028901ca88da90b186b6e54229">&#9670;&#160;</a></span>RegisterRevisionNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__REGISTER__REVISION__NUMBER.html">SPD4_LRDIMM_REGISTER_REVISION_NUMBER</a> SPD4_MODULE_LOADREDUCED::RegisterRevisionNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>135 Register Revision Number </p>

</div>
</div>
<a id="a64e3d54f1f759fef6748547d7e861d3a" name="a64e3d54f1f759fef6748547d7e861d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e3d54f1f759fef6748547d7e861d3a">&#9670;&#160;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_MODULE_LOADREDUCED::Reserved[253 - 157+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>253-132 Reserved </p>

</div>
</div>
<a id="a25de0792b3706e35a2358c932afdccdc" name="a25de0792b3706e35a2358c932afdccdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25de0792b3706e35a2358c932afdccdc">&#9670;&#160;</a></span>ThermalHeatSpreaderSolution</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD4__LRDIMM__THERMAL__HEAT__SPREADER__SOLUTION.html">SPD4_LRDIMM_THERMAL_HEAT_SPREADER_SOLUTION</a> SPD4_MODULE_LOADREDUCED::ThermalHeatSpreaderSolution</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>132 RDIMM Thermal Heat Spreader Solution </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="SdramSpdDdr4_8h_source.html">SdramSpdDdr4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
