TimeQuest Timing Analyzer report for DE2_Media_Computer
Sat Dec 10 16:19:35 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 14. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 16. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 19. Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 20. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 23. Slow Model Minimum Pulse Width: 'CLOCK_27'
 24. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Fast Model Setup Summary
 34. Fast Model Hold Summary
 35. Fast Model Recovery Summary
 36. Fast Model Removal Summary
 37. Fast Model Minimum Pulse Width Summary
 38. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 39. Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 40. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 41. Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 42. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 43. Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 44. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 46. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'
 47. Fast Model Minimum Pulse Width: 'CLOCK_50'
 48. Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'
 49. Fast Model Minimum Pulse Width: 'CLOCK_27'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_Media_Computer                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_Media_Computer.sdc                                       ; OK     ; Sat Dec 10 16:19:26 2016 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Dec 10 16:19:26 2016 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Sat Dec 10 16:19:26 2016 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; altera_reserved_tck                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { altera_reserved_tck }                                         ;
; CLOCK_27                                                    ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_27 }                                                    ;
; CLOCK_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_50 }                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ; Generated ; 82.010  ; 12.19 MHz ; 0.000  ; 41.005 ; 50.00      ; 31        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27 ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0]  ; { NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1] }  ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] } ;
+-------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------+------+
; 47.78 MHz  ; 47.78 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;      ;
; 146.39 MHz ; 146.39 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; -0.928 ; -5.275        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.169 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.391 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 3.733  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 18.323 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 1.733  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 21.035 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.928 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.984     ;
; -0.921 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.973     ;
; -0.861 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.922     ;
; -0.858 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.909     ;
; -0.818 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.870     ;
; -0.769 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.825     ;
; -0.762 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.814     ;
; -0.757 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.804     ;
; -0.702 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.763     ;
; -0.699 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.750     ;
; -0.698 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.754     ;
; -0.691 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.743     ;
; -0.659 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.711     ;
; -0.631 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.692     ;
; -0.628 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.679     ;
; -0.627 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.683     ;
; -0.620 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.672     ;
; -0.598 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.645     ;
; -0.588 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.640     ;
; -0.560 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.621     ;
; -0.557 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.608     ;
; -0.556 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.612     ;
; -0.549 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.601     ;
; -0.527 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.574     ;
; -0.517 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.569     ;
; -0.489 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.550     ;
; -0.486 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.537     ;
; -0.485 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.541     ;
; -0.478 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.530     ;
; -0.456 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.503     ;
; -0.446 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.498     ;
; -0.418 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.479     ;
; -0.415 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.466     ;
; -0.414 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.470     ;
; -0.407 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[33][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.459     ;
; -0.407 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.459     ;
; -0.385 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.432     ;
; -0.383 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[1][18]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.013      ; 20.432     ;
; -0.375 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.427     ;
; -0.355 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[36][3]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 20.423     ;
; -0.349 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[9][18]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.401     ;
; -0.347 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.408     ;
; -0.344 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.395     ;
; -0.343 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.399     ;
; -0.336 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.388     ;
; -0.316 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[57][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 20.339     ;
; -0.314 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[9][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.377     ;
; -0.314 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.361     ;
; -0.304 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.356     ;
; -0.276 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.337     ;
; -0.273 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.324     ;
; -0.272 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.328     ;
; -0.269 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[1][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.332     ;
; -0.265 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.317     ;
; -0.248 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[33][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.300     ;
; -0.243 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.290     ;
; -0.233 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.285     ;
; -0.230 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[8][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.293     ;
; -0.224 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[1][18]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.013      ; 20.273     ;
; -0.205 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 20.266     ;
; -0.202 ; nios_system:NiosII|filter_serial:fir_0|cur_count[5]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.253     ;
; -0.197 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[0][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.260     ;
; -0.196 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[36][3]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 20.264     ;
; -0.190 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[9][18]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.242     ;
; -0.188 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[15][19] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.235     ;
; -0.177 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[33][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.229     ;
; -0.172 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.219     ;
; -0.166 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[2][3]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.031      ; 20.233     ;
; -0.163 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[25][3]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.029      ; 20.228     ;
; -0.162 ; nios_system:NiosII|filter_serial:fir_0|cur_count[1]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.214     ;
; -0.157 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[57][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 20.180     ;
; -0.155 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[9][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.218     ;
; -0.153 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[1][18]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.013      ; 20.202     ;
; -0.128 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[56][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 20.151     ;
; -0.127 ; nios_system:NiosII|filter_serial:fir_0|cur_count[3]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.019      ; 20.182     ;
; -0.126 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[41][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 20.179     ;
; -0.125 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[36][3]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 20.193     ;
; -0.124 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[36][1]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.180     ;
; -0.120 ; nios_system:NiosII|filter_serial:fir_0|cur_count[0]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.015      ; 20.171     ;
; -0.119 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[9][18]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.171     ;
; -0.116 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[14][1]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.172     ;
; -0.110 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[1][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.173     ;
; -0.109 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[8][0]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.165     ;
; -0.106 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[33][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.016      ; 20.158     ;
; -0.101 ; nios_system:NiosII|filter_serial:fir_0|cur_count[4]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.011      ; 20.148     ;
; -0.097 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[4][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.153     ;
; -0.097 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[2][0]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 20.151     ;
; -0.096 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[44][1]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 20.150     ;
; -0.094 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[11][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.150     ;
; -0.089 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[17][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.009     ; 20.116     ;
; -0.086 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[57][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 20.109     ;
; -0.086 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[3][0]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 20.140     ;
; -0.085 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[10][0]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.020      ; 20.141     ;
; -0.084 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[9][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.147     ;
; -0.082 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[1][18]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.013      ; 20.131     ;
; -0.080 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[25][1]  ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.018      ; 20.134     ;
; -0.071 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[8][1]   ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[32] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.027      ; 20.134     ;
; -0.066 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[48][19] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.043      ; 20.145     ;
; -0.060 ; nios_system:NiosII|filter_serial:fir_0|cur_count[2]           ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.024      ; 20.120     ;
; -0.059 ; nios_system:NiosII|filter_serial:fir_0|delay_pipeline[28][18] ; nios_system:NiosII|filter_serial:fir_0|acc_out_1[33] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.010      ; 20.105     ;
+--------+---------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.785      ;
; 33.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.785      ;
; 33.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.785      ;
; 33.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.785      ;
; 33.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.785      ;
; 33.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.785      ;
; 33.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.785      ;
; 33.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.784      ;
; 33.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.784      ;
; 33.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.784      ;
; 33.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.784      ;
; 33.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.784      ;
; 33.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.784      ;
; 33.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.082     ; 6.784      ;
; 33.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.540      ;
; 33.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.540      ;
; 33.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.540      ;
; 33.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.540      ;
; 33.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.540      ;
; 33.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.540      ;
; 33.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.540      ;
; 33.891 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.064      ;
; 33.891 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.064      ;
; 33.891 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.064      ;
; 33.891 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.064      ;
; 33.891 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.064      ;
; 33.891 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.064      ;
; 33.891 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 6.064      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.004 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.084     ; 5.948      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.132 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.823      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.203 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.089     ; 5.744      ;
; 34.281 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.674      ;
; 34.281 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.081     ; 5.674      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_cnt                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_cnt                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                     ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                               ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[1]                                                                                                                                   ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[1]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|valid                                                                                                                           ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|valid                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                     ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                           ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                        ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                  ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                         ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                     ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                        ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                      ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                           ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                      ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                 ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|receiving_data                                                                                              ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|receiving_data                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[0]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[0]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[1]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[2]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[3]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff  ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[0]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[0]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[1]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[2]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[3]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|transmitting_data                                                                                             ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|transmitting_data                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_sync_fifo:IrDA_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff   ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_sync_fifo:IrDA_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sd_card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:sd_card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_state.s_WAIT_REQUEST                                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_state.s_WAIT_REQUEST                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.520 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.525 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.795      ;
; 0.538 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.804      ;
; 0.547 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.554 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.820      ;
; 0.596 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.862      ;
; 0.655 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.921      ;
; 0.657 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.660 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.667 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.686 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.952      ;
; 0.774 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.040      ;
; 0.804 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.813 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.079      ;
; 0.816 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.083      ;
; 0.818 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.818 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.823 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.089      ;
; 0.824 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.090      ;
; 0.824 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.090      ;
; 0.827 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.094      ;
; 0.829 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.095      ;
; 0.834 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.100      ;
; 0.838 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.105      ;
; 0.842 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.844 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.111      ;
; 0.849 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.115      ;
; 0.857 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.123      ;
; 0.857 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.123      ;
; 0.861 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.127      ;
; 0.861 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.127      ;
; 0.863 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.863 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.129      ;
; 0.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.131      ;
; 0.866 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.132      ;
; 0.933 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.081      ; 1.248      ;
; 0.958 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.220      ;
; 0.969 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.231      ;
; 0.973 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.239      ;
; 0.973 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.239      ;
; 0.975 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.004      ; 1.245      ;
; 0.990 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.255      ;
; 0.991 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.257      ;
; 1.017 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.283      ;
; 1.028 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.294      ;
; 1.041 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.007     ; 1.300      ;
; 1.064 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.331      ;
; 1.068 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.333      ;
; 1.092 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.358      ;
; 1.112 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.003     ; 1.375      ;
; 1.112 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.004      ; 1.382      ;
; 1.119 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.004      ; 1.389      ;
; 1.123 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.234      ;
; 1.125 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.234      ;
; 1.126 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.237      ;
; 1.127 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.238      ;
; 1.128 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.008      ; 1.239      ;
; 1.130 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.239      ;
; 1.132 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[9]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.241      ;
; 1.135 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.244      ;
; 1.136 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.245      ;
; 1.136 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.245      ;
; 1.138 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[8]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.006      ; 1.247      ;
; 1.150 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.412      ;
; 1.151 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.413      ;
; 1.152 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 1.414      ;
; 1.153 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.003     ; 1.416      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.026      ; 6.329      ;
; 3.733  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 6.333      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 3.734  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 6.336      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.600  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 1.437      ;
; 8.739  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.297      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.804      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 6.795      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.800      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.800      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 6.795      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 6.795      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.800      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 6.795      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 6.800      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 6.770      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 6.770      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 6.770      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 6.760      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 6.760      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 6.760      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 6.760      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 6.771      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 6.771      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 6.771      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 6.771      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 6.810      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.804      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.804      ;
; 12.992 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.804      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 6.788      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 6.788      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 6.788      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 6.788      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 6.780      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 6.780      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 6.780      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 6.780      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.807      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.807      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.807      ;
; 12.993 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.807      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.124     ; 6.802      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 6.793      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.773      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.798      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 6.778      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.798      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 6.778      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 6.793      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.773      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 6.793      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[10]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.773      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.798      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[14]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 6.778      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 6.793      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[7]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 6.773      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.128     ; 6.798      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[13]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 6.778      ;
; 12.998 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[15]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 6.782      ;
; 12.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 6.786      ;
; 12.999 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 6.786      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 1.714      ;
; 18.735 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 1.301      ;
; 18.735 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 1.301      ;
; 18.735 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 1.301      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.733 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.001      ;
; 1.733 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.001      ;
; 1.733 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.001      ;
; 1.733 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.733 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.733 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.734 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.002      ;
; 1.738 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.006      ;
; 1.738 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.006      ;
; 1.738 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.006      ;
; 1.738 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.006      ;
; 1.738 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.006      ;
; 1.738 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.006      ;
; 1.738 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.006      ;
; 1.741 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.010      ;
; 1.741 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.010      ;
; 1.741 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 2.010      ;
; 1.989 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.257      ;
; 1.989 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.257      ;
; 1.989 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.034      ; 2.257      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.002 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.032      ; 2.268      ;
; 2.056 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.311      ;
; 2.056 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.311      ;
; 2.056 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.311      ;
; 2.056 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.311      ;
; 2.056 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.311      ;
; 2.056 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.021      ; 2.311      ;
; 2.224 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.497      ;
; 2.224 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.497      ;
; 2.224 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.039      ; 2.497      ;
; 2.282 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.554      ;
; 2.282 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.554      ;
; 2.282 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.038      ; 2.554      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.677 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.040      ; 2.951      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.701 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.043      ; 2.978      ;
; 2.773 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.063      ; 3.070      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 21.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 1.301      ;
; 21.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 1.301      ;
; 21.035 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 1.301      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
; 21.447 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 1.714      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.023 ; 7.023 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.009 ; 7.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 5.563 ; 5.563 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 6.815 ; 6.815 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 6.062 ; 6.062 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.355 ; 6.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 6.642 ; 6.642 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 6.894 ; 6.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.008 ; 7.008 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 6.957 ; 6.957 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.009 ; 7.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 6.951 ; 6.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 6.322 ; 6.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 6.529 ; 6.529 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 6.853 ; 6.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 6.553 ; 6.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 7.275 ; 7.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.817 ; 6.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.729 ; 6.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.809 ; 6.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 6.375 ; 6.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 6.543 ; 6.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 6.611 ; 6.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 6.583 ; 6.583 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 6.521 ; 6.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 6.532 ; 6.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 6.515 ; 6.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.809 ; 6.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 7.540 ; 7.540 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 5.365 ; 5.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 5.385 ; 5.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 5.383 ; 5.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 7.331 ; 7.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 5.680 ; 5.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 5.694 ; 5.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 7.540 ; 7.540 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 7.204 ; 7.204 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 7.516 ; 7.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 7.283 ; 7.283 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 5.818 ; 5.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 7.075 ; 7.075 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 5.910 ; 5.910 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 5.365 ; 5.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 5.354 ; 5.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 5.539 ; 5.539 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 5.387 ; 5.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 5.811 ; 5.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.227 ; 6.227 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.947 ; 5.947 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.578 ; 6.578 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.108 ; 1.108 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 3.042 ; 3.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 1.706 ; 1.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 1.700 ; 1.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 1.839 ; 1.839 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 3.009 ; 3.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 2.796 ; 2.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 3.042 ; 3.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.964 ; 2.964 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.942 ; 2.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.794 ; 2.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.418 ; 2.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 6.405 ; 6.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -6.793 ; -6.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.955 ; -0.955 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -5.333 ; -5.333 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -5.333 ; -5.333 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -6.585 ; -6.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -6.314 ; -6.314 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -5.832 ; -5.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -6.125 ; -6.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -6.412 ; -6.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -6.664 ; -6.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -6.778 ; -6.778 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -6.727 ; -6.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -6.779 ; -6.779 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -6.721 ; -6.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -6.361 ; -6.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -6.092 ; -6.092 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -6.299 ; -6.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -6.623 ; -6.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -6.323 ; -6.323 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -7.045 ; -7.045 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.945 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.978 ; -0.978 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -1.013 ; -1.013 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -1.020 ; -1.020 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -1.010 ; -1.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -1.018 ; -1.018 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -1.038 ; -1.038 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -1.029 ; -1.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -1.079 ; -1.079 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.991 ; -0.991 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -1.031 ; -1.031 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -1.001 ; -1.001 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -1.014 ; -1.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.969 ; -0.969 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.975 ; -0.975 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.992 ; -0.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.962 ; -0.962 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.989 ; -0.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.961 ; -0.961 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.971 ; -0.971 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.984 ; -0.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.968 ; -0.968 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.958 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -1.003 ; -1.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.993 ; -0.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.990 ; -0.990 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.997 ; -0.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -1.016 ; -1.016 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -1.005 ; -1.005 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -6.587 ; -6.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -6.410 ; -6.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.980 ; -0.980 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.977 ; -0.977 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -1.036 ; -1.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -6.145 ; -6.145 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -6.145 ; -6.145 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -6.313 ; -6.313 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -6.381 ; -6.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -6.353 ; -6.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -6.291 ; -6.291 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -6.302 ; -6.302 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -6.285 ; -6.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -6.579 ; -6.579 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -5.124 ; -5.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -5.135 ; -5.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -5.155 ; -5.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -5.153 ; -5.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -7.101 ; -7.101 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -5.450 ; -5.450 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -5.464 ; -5.464 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -7.310 ; -7.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -6.974 ; -6.974 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -7.286 ; -7.286 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -7.206 ; -7.206 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -7.053 ; -7.053 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -5.588 ; -5.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -6.845 ; -6.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -5.680 ; -5.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -5.135 ; -5.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -5.124 ; -5.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -5.309 ; -5.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -5.157 ; -5.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -5.581 ; -5.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -5.997 ; -5.997 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.959 ; -0.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -6.348 ; -6.348 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.927 ; -0.927 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.941 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.921 ; -0.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.912 ; -0.912 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.896 ; -0.896 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.946 ; -0.946 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.942 ; -0.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.932 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.918 ; -0.918 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -1.476 ; -1.476 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -1.470 ; -1.470 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -1.609 ; -1.609 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -2.779 ; -2.779 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -2.566 ; -2.566 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -2.812 ; -2.812 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -2.734 ; -2.734 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -2.351 ; -2.351 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -2.646 ; -2.646 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -2.712 ; -2.712 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -2.564 ; -2.564 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -2.188 ; -2.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -2.458 ; -2.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -1.012 ; -1.012 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -1.002 ; -1.002 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -6.117 ; -6.117 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 6.832  ; 6.832  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.328  ; 6.328  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.670  ; 7.670  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 6.672  ; 6.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.452  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.429 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.439 ; 23.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.419 ; 23.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.419 ; 23.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.885  ; 2.885  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.944  ; 2.944  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 6.605  ; 6.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 5.781  ; 5.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 5.597  ; 5.597  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 6.484  ; 6.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.452  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.429 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.439 ; 23.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.419 ; 23.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.419 ; 23.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 4.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 4.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 4.690 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 4.690 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 5.162 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 5.162 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.121 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.424 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.421 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.421 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.436 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.436 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.742 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 4.742 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.971 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.971 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 4.155 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 4.719 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 4.782 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 4.709 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 4.725 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 4.691 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 4.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 4.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 4.745 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 4.714 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 4.747 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 4.772 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 4.694 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 4.719 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 4.623 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 4.683 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 4.399 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 4.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 4.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 4.291 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 4.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 4.167 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 4.234 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 4.208 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 4.155 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 4.428 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 4.578 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 4.400 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 4.253 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 4.219 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 4.475 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 4.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 4.158 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 4.400 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 4.356 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 4.368 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 4.646 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 4.304 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 4.393 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 4.129 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 4.081 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.427 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 4.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.079 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 4.417 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 4.399 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 4.378 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.380 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 4.441 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.246 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 4.419 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.179 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 4.223 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 4.215 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.382 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.682 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 4.452 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.450 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 4.826 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.698 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.756 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 4.754 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.972 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.972 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.952 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.962 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.972 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.988 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.118 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.948 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.539 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.794 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.340 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.308 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.243 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.243 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.011 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.817 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.817 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.807 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.807 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.794 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.794 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 4.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 4.676 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 4.690 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 4.690 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.913 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 5.162 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 5.162 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.121 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.424 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.421 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.421 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.436 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.436 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.742 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 4.742 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.951 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.971 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.971 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 4.155 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 4.719 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 4.782 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 4.709 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 4.725 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 4.691 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 4.734 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 4.775 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 4.745 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 4.714 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 4.747 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 4.772 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 4.694 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 4.719 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 4.623 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 4.683 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 4.399 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 4.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 4.198 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 4.291 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 4.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 4.167 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 4.234 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 4.208 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 4.155 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 4.428 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 4.578 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 4.400 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 4.253 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 4.219 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 4.475 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 4.177 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 4.158 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 4.400 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 4.356 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 4.368 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 4.646 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 4.304 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 4.393 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 4.129 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 4.081 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.427 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 4.076 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.079 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 4.417 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 4.399 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 4.378 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.380 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 4.441 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.457 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.246 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 4.419 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.179 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 4.223 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 4.215 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.382 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.682 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 4.452 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.450 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 4.826 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.698 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.756 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 4.754 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.420 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.538 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.837 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.837 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.817 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.827 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.837 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.853 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 5.332 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.672 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.172 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.794 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.340 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.350 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.328 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.308 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.027 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.243 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.243 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.011 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.061 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.817 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.817 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.807 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.807 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.794 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.794 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 4.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 4.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 4.690     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 4.690     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 5.162     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 5.162     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.121     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.424     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.421     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.421     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.436     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.436     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.742     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 4.742     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.971     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.971     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 4.155     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 4.719     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 4.782     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 4.709     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 4.725     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 4.691     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 4.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 4.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 4.745     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 4.714     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 4.747     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 4.772     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 4.694     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 4.719     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 4.623     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 4.683     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 4.399     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 4.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 4.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 4.291     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 4.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 4.167     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 4.234     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 4.208     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 4.155     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 4.428     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 4.578     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 4.400     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 4.253     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 4.219     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 4.475     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 4.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 4.158     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 4.400     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 4.356     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 4.368     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 4.646     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 4.304     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 4.393     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 4.129     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 4.081     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.427     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 4.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.079     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 4.417     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 4.399     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 4.378     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.380     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 4.441     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.246     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 4.419     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.179     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 4.223     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 4.215     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.382     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.682     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 4.452     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.450     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 4.826     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.698     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.756     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 4.754     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.972     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.972     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.952     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.962     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.972     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.988     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.118     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.948     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.539     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.794     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.340     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.308     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.243     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.243     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.011     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.817     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.817     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.807     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.807     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.794     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.794     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 4.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 4.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 4.676     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 4.690     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 4.690     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 4.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 4.913     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 5.162     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 5.162     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 5.121     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 5.424     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 5.421     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 5.421     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 5.436     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 5.436     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.742     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 4.742     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 4.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.951     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.971     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.971     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 4.155     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 4.719     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 4.782     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 4.709     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 4.725     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 4.691     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 4.734     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 4.775     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 4.745     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 4.714     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 4.747     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 4.772     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 4.694     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 4.719     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 4.623     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 4.683     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 4.399     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 4.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 4.198     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 4.291     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 4.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 4.167     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 4.234     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 4.208     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 4.155     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 4.428     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 4.578     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 4.400     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 4.253     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 4.219     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 4.475     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 4.177     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 4.158     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 4.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 4.400     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 4.356     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 4.368     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 4.646     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 4.304     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 4.393     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 4.129     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 4.081     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 4.427     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 4.076     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 4.079     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 4.417     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 4.399     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 4.378     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 4.380     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 4.441     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 4.457     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 4.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 4.246     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 4.419     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.179     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 4.223     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 4.215     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 4.382     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 4.682     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 4.452     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 4.450     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 4.826     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 4.698     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 4.756     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 4.754     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.420     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 4.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 4.538     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 4.837     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 4.837     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 4.817     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 4.827     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 4.837     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.853     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 4.230     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 4.250     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.220     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.189     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.199     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.232     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.192     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.904     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.884     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.874     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 5.332     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.672     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.172     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.794     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.340     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.350     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.328     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.308     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.027     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 5.243     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 5.243     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 5.011     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.061     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.817     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.817     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.807     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.807     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.794     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.794     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8.720  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 36.332 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.215 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                          ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 6.708  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 19.114 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                           ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.979  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.583 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                    ; 10.000 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
; CLOCK_27                                                    ; 18.518 ; 0.000         ;
; altera_reserved_tck                                         ; 97.778 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 8.720 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.319      ;
; 8.721 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.318      ;
; 8.758 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.277      ;
; 8.758 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.277      ;
; 8.762 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.278      ;
; 8.777 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.255      ;
; 8.778 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.254      ;
; 8.782 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.253      ;
; 8.793 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.239      ;
; 8.799 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.233      ;
; 8.827 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.210      ;
; 8.859 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.176      ;
; 8.860 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.169      ;
; 8.862 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.173      ;
; 8.867 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.162      ;
; 8.869 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.160      ;
; 8.871 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.165      ;
; 8.874 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.161      ;
; 8.876 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[25]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.153      ;
; 8.877 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.152      ;
; 8.877 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.162      ;
; 8.879 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.156      ;
; 8.884 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.151      ;
; 8.890 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.150      ;
; 8.913 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.127      ;
; 8.920 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.119      ;
; 8.921 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.119      ;
; 8.924 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.116      ;
; 8.925 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.119      ;
; 8.925 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.112      ;
; 8.930 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.105      ;
; 8.935 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.109      ;
; 8.937 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.100      ;
; 8.946 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.091      ;
; 8.949 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.080      ;
; 8.952 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.084      ;
; 8.960 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.079      ;
; 8.960 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[10]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.075      ;
; 8.960 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.075      ;
; 8.960 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.079      ;
; 8.961 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.078      ;
; 8.961 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 1.078      ;
; 8.962 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[21]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.067      ;
; 8.966 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 1.071      ;
; 8.967 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.073      ;
; 8.967 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.065      ;
; 8.967 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.068      ;
; 8.968 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[17]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.061      ;
; 8.977 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.055      ;
; 8.980 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.060      ;
; 8.984 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.056      ;
; 8.985 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.047      ;
; 8.986 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.046      ;
; 8.991 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.049      ;
; 8.992 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.044      ;
; 8.995 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.045      ;
; 8.996 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.036      ;
; 8.997 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.043      ;
; 8.999 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.033      ;
; 8.999 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.041      ;
; 9.002 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 1.038      ;
; 9.005 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.039      ;
; 9.008 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.036      ;
; 9.008 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.027      ;
; 9.009 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.026      ;
; 9.015 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.029      ;
; 9.019 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.025      ;
; 9.029 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.003      ;
; 9.034 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.998      ;
; 9.041 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.991      ;
; 9.045 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.991      ;
; 9.047 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.985      ;
; 9.050 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[18]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.982      ;
; 9.052 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.987      ;
; 9.052 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.985      ;
; 9.053 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.984      ;
; 9.053 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.983      ;
; 9.055 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.984      ;
; 9.057 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.005      ; 0.980      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 0.977      ;
; 9.067 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.972      ;
; 9.068 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.964      ;
; 9.068 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.968      ;
; 9.070 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.970      ;
; 9.071 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.965      ;
; 9.074 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.966      ;
; 9.075 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.008      ; 0.965      ;
; 9.075 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.957      ;
; 9.079 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.953      ;
; 9.081 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 0.963      ;
; 9.084 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[22]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.948      ;
; 9.086 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.946      ;
; 9.107 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.925      ;
; 9.116 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.007      ; 0.923      ;
; 9.125 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.910      ;
; 9.126 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.910      ;
; 9.126 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.909      ;
; 9.128 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 0.908      ;
; 9.132 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[19]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.900      ;
; 9.135 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[0]         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.025     ; 0.872      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.332 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.063     ; 3.637      ;
; 36.454 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.516      ;
; 36.454 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.516      ;
; 36.454 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.516      ;
; 36.454 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.516      ;
; 36.454 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.516      ;
; 36.454 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.516      ;
; 36.454 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.516      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.620 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.347      ;
; 36.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.315      ;
; 36.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.315      ;
; 36.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.315      ;
; 36.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.315      ;
; 36.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.315      ;
; 36.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.315      ;
; 36.655 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.315      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.700 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.069     ; 3.263      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
; 36.746 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.062     ; 3.224      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_cnt                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_cnt                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|A_shift_rot_stall                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_start~reg0                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][110]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_ap_cnt[0]                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|i_read~reg0                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                     ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                               ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                         ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                    ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:irda_uart_avalon_irda_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[1]                                                                                                                                   ; nios_system:NiosII|nios_system_cmd_xbar_mux_016:cmd_xbar_mux_016|prev_request[1]                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:video_in_dma_controller_avalon_dma_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; nios_system:NiosII|nios_system_Video_In_DMA_Controller:video_in_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|dma_enabled                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]              ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|valid                                                                                                                           ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|valid                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                     ; nios_system:NiosII|nios_system_Video_In_CSC:video_in_csc|valid                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                           ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                        ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                  ; nios_system:NiosII|nios_system_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                         ; nios_system:NiosII|nios_system_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                     ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_2_dff ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_qd31:auto_generated|a_dpfifo_d531:dpfifo|usedw_is_0_dff ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                  ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|pending_reads[0]                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                        ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                      ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                           ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                      ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                 ; nios_system:NiosII|nios_system_Video_In_Chroma_Resampler:video_in_chroma_resampler|cur_is_Cr_or_Cb                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; nios_system:NiosII|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|receiving_data                                                                                              ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|receiving_data                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[0]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[0]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[1]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[2]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[3]                                                     ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters|bit_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff  ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[0]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[0]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[1]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[2]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[3]                                                      ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_irda_counters:IrDA_Out_Counters|bit_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|transmitting_data                                                                                             ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|transmitting_data                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_sync_fifo:IrDA_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff   ; nios_system:NiosII|nios_system_IrDA_UART:irda_uart|altera_up_irda_out_serializer:IrDA_Out_Serializer|altera_up_sync_fifo:IrDA_Out_FIFO|scfifo:Sync_FIFO|scfifo_pu31:auto_generated|a_dpfifo_cm31:dpfifo|full_dff   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:sd_card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:sd_card_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_state.s_WAIT_REQUEST                                                                                                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|current_state.s_WAIT_REQUEST                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit~_Duplicate_1                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED               ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                  ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_LEADING_BITS                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_DATA                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[1] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.250 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.257 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.409      ;
; 0.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.430      ;
; 0.304 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.456      ;
; 0.308 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.460      ;
; 0.317 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.469      ;
; 0.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[3] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[3] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.361 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.366 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.393 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.546      ;
; 0.398 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.550      ;
; 0.402 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.554      ;
; 0.407 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.559      ;
; 0.407 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.559      ;
; 0.408 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.560      ;
; 0.408 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.561      ;
; 0.418 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.062      ; 0.618      ;
; 0.435 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.587      ;
; 0.435 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.587      ;
; 0.446 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.598      ;
; 0.446 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.005      ; 0.603      ;
; 0.446 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.597      ;
; 0.454 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.606      ;
; 0.458 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.610      ;
; 0.461 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.608      ;
; 0.471 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.005     ; 0.618      ;
; 0.473 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.626      ;
; 0.479 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                  ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.630      ;
; 0.486 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.006     ; 0.632      ;
; 0.497 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.004      ; 0.653      ;
; 0.504 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.004      ; 0.661      ;
; 0.507 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16|dffe18a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.660      ;
; 0.508 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.663      ;
; 0.516 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.669      ;
; 0.520 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.672      ;
; 0.522 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.676      ;
; 0.524 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.676      ;
; 0.525 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.677      ;
; 0.525 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 0.673      ;
; 0.526 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.004     ; 0.674      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.708  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.030      ; 3.354      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.034      ; 3.357      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 6.709  ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.027      ; 3.350      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.230  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.001      ; 0.803      ;
; 9.299  ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_Video_In:video_in|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.733      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.689      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.694      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.694      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.689      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.689      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.694      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 3.689      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.129     ; 3.694      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.701      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_bank[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.701      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.701      ;
; 16.142 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[2]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.122     ; 3.701      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.682      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 3.697      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.682      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.682      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 3.682      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 3.675      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 3.675      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_data[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 3.675      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 3.675      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[3]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.119     ; 3.703      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_cmd[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 3.697      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[1]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 3.697      ;
; 16.143 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_dqm[0]                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.125     ; 3.697      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 3.664      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 3.664      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 3.664      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.655      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.655      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.655      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.655      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.665      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.665      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.665      ;
; 16.144 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.665      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 3.687      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 3.692      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 3.692      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 3.687      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 3.687      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 3.692      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.126     ; 3.687      ;
; 16.152 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.121     ; 3.692      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.680      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.117     ; 3.695      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.680      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.680      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.132     ; 3.680      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.673      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.673      ;
; 16.153 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|oe                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 3.673      ;
; 16.156 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[9]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 3.673      ;
; 16.156 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[11]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.678      ;
; 16.156 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[12]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 3.678      ;
; 16.156 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|za_data[8]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 3.673      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.114 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.001      ; 0.919      ;
; 19.297 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.735      ;
; 19.297 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.735      ;
; 19.297 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.735      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.165      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.165      ;
; 0.979 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_6ta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.165      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_rvm:auto_generated|altsyncram_eqa1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_41n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_71n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.980 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.166      ;
; 0.982 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.168      ;
; 0.982 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.168      ;
; 0.982 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.168      ;
; 0.982 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.168      ;
; 0.982 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.168      ;
; 0.982 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.168      ;
; 0.982 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_b1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.168      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.170      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.170      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.048      ; 1.170      ;
; 1.099 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 1.286      ;
; 1.099 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 1.286      ;
; 1.099 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ata1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.049      ; 1.286      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.109 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.045      ; 1.292      ;
; 1.136 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 1.309      ;
; 1.136 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 1.309      ;
; 1.136 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 1.309      ;
; 1.136 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 1.309      ;
; 1.136 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 1.309      ;
; 1.136 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_tvm:auto_generated|altsyncram_lqa1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.035      ; 1.309      ;
; 1.205 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.397      ;
; 1.205 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.397      ;
; 1.205 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.054      ; 1.397      ;
; 1.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 1.425      ;
; 1.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 1.425      ;
; 1.236 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_51n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.051      ; 1.425      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a2                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a1                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.433 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a0                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.055      ; 1.626      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.459 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_p461:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.057      ; 1.654      ;
; 1.500 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kqa1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.073      ; 1.711      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 20.583 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.735      ;
; 20.583 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.735      ;
; 20.583 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.735      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
; 20.766 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.001      ; 0.919      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:sd_card|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a0~portb_address_reg6 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_HS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[0]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[1]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[2]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[3]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[4]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[5]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[6]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[7]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[8]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_R[9]                                                                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                                             ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 0.763 ; 0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 0.753 ; 0.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 0.827 ; 0.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 0.857 ; 0.857 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.842 ; 0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.852 ; 0.852 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.818 ; 0.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.328 ; 3.328 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.999 ; 3.999 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.885 ; 3.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.631 ; 3.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.768 ; 3.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.893 ; 3.893 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 4.036 ; 4.036 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 4.112 ; 4.112 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 4.104 ; 4.104 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 4.124 ; 4.124 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 4.042 ; 4.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.862 ; 3.862 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.740 ; 3.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.853 ; 3.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 4.028 ; 4.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.901 ; 3.901 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 4.257 ; 4.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 0.729 ; 0.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 0.749 ; 0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 0.746 ; 0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 0.746 ; 0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 0.746 ; 0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 0.746 ; 0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 0.860 ; 0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 0.845 ; 0.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 0.851 ; 0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 0.841 ; 0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 0.829 ; 0.829 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 0.858 ; 0.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 0.849 ; 0.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 0.859 ; 0.859 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 0.909 ; 0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 0.862 ; 0.862 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 0.832 ; 0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 0.846 ; 0.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 0.801 ; 0.801 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 0.807 ; 0.807 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 0.795 ; 0.795 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 0.823 ; 0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 0.822 ; 0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 0.794 ; 0.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 0.804 ; 0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 0.816 ; 0.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 0.830 ; 0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 0.800 ; 0.800 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 0.790 ; 0.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 0.825 ; 0.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 0.831 ; 0.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 0.821 ; 0.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 0.828 ; 0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 0.848 ; 0.848 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 0.837 ; 0.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.981 ; 3.981 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 3.988 ; 3.988 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 0.813 ; 0.813 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 0.810 ; 0.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 0.867 ; 0.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 4.017 ; 4.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 3.783 ; 3.783 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 3.880 ; 3.880 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 3.894 ; 3.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 3.885 ; 3.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 3.890 ; 3.890 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 3.874 ; 3.874 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 3.845 ; 3.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 4.017 ; 4.017 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 4.433 ; 4.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 3.286 ; 3.286 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 3.304 ; 3.304 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 3.302 ; 3.302 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 3.439 ; 3.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 3.449 ; 3.449 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 4.379 ; 4.379 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 4.209 ; 4.209 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 4.433 ; 4.433 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 4.358 ; 4.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 4.286 ; 4.286 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 3.500 ; 3.500 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 4.175 ; 4.175 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 3.546 ; 3.546 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 3.285 ; 3.285 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 3.271 ; 3.271 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 3.370 ; 3.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 3.275 ; 3.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 3.493 ; 3.493 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.706 ; 3.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 3.054 ; 3.054 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.858 ; 3.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 0.736 ; 0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 0.730 ; 0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 0.721 ; 0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 0.705 ; 0.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 0.755 ; 0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 0.750 ; 0.750 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 0.740 ; 0.740 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 0.727 ; 0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 1.695 ; 1.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 0.949 ; 0.949 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 0.944 ; 0.944 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 1.044 ; 1.044 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 1.694 ; 1.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 1.564 ; 1.564 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 1.695 ; 1.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 1.657 ; 1.657 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 1.470 ; 1.470 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 1.604 ; 1.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 1.644 ; 1.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 1.540 ; 1.540 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 1.351 ; 1.351 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 1.490 ; 1.490 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 0.840 ; 0.840 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 0.843 ; 0.843 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 0.833 ; 0.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 0.853 ; 0.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 3.817 ; 3.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.029 ; -4.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.208 ; -3.208 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -3.208 ; -3.208 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -3.879 ; -3.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -3.511 ; -3.511 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -3.648 ; -3.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -3.773 ; -3.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -3.916 ; -3.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.992 ; -3.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -3.984 ; -3.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -4.004 ; -4.004 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -3.922 ; -3.922 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -3.742 ; -3.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -3.620 ; -3.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -3.733 ; -3.733 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -3.781 ; -3.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -4.137 ; -4.137 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -3.861 ; -3.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.814 ; -3.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.663 ; -3.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.663 ; -3.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.760 ; -3.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.774 ; -3.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.754 ; -3.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.725 ; -3.725 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.897 ; -3.897 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.151 ; -3.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -3.166 ; -3.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -3.184 ; -3.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -3.182 ; -3.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -4.186 ; -4.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -3.319 ; -3.319 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.329 ; -3.329 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -4.259 ; -4.259 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -4.089 ; -4.089 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -4.313 ; -4.313 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -4.238 ; -4.238 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -4.166 ; -4.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -3.380 ; -3.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -4.055 ; -4.055 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -3.426 ; -3.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -3.165 ; -3.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.151 ; -3.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.250 ; -3.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -3.155 ; -3.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -3.373 ; -3.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -3.586 ; -3.586 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.738 ; -3.738 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.635 ; -0.635 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -0.829 ; -0.829 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -0.824 ; -0.824 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -0.924 ; -0.924 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.574 ; -1.574 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -1.444 ; -1.444 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -1.575 ; -1.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.537 ; -1.537 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.350 ; -1.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.484 ; -1.484 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.524 ; -1.524 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.420 ; -1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.231 ; -1.231 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.370 ; -1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -3.668 ; -3.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.511  ; 1.511  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.541  ; 1.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.536  ; 1.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.349  ; 3.349  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.166  ; 3.166  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.732  ; 3.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 3.337  ; 3.337  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.793  ; 1.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.768 ; 21.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.778 ; 21.778 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.758 ; 21.758 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.758 ; 21.758 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.256  ; 3.256  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 3.247  ; 3.247  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.793  ; 1.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.768 ; 21.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.778 ; 21.778 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.758 ; 21.758 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.758 ; 21.758 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.445 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.445 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.445 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.556 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.556 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.820 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.816 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.816 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.831 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.831 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.488 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.488 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.585 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.585 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.585 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.161 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.440 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.498 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.438 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.444 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.419 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.452 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.483 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.465 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.467 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.478 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.429 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.391 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.417 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.290 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.366 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.204 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.286 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.172 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.174 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.205 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.301 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.353 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.295 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.244 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.334 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.180 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.161 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.131 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.289 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.253 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.262 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.404 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.271 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.306 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.131 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.136 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.294 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.281 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.266 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.274 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.324 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.305 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.183 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.237 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.306 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.187 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.221 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.227 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.273 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.413 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.326 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.320 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.427 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.473 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.467 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.374 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.404 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.404 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.404 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.544 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.544 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.524 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.534 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.544 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.557 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.042 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.982 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.316 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.791 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.801 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.785 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.765 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.621 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.707 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.707 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.654 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.654 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.545 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.545 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.535 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.535 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.445 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.445 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.445 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.459 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.556 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.556 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.673 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.820 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.816 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.816 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.831 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.831 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.488 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.488 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.585 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.585 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.585 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.605 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.706 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.161 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.440 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.498 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.438 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.444 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.419 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.452 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.483 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.465 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.467 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.478 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.429 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.439 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.391 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.417 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.290 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.366 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.204 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.286 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.172 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.174 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.233 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.205 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.301 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.353 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.295 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.244 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.334 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.180 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.161 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.131 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.289 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.253 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.262 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.404 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.229 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.271 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.170 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.135 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.306 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.131 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.136 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.294 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.281 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.266 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.274 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.324 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.305 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.183 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.237 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.306 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.187 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.221 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.212 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.227 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.273 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.413 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.326 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.320 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.508 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.427 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.473 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.467 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.205 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.330 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.330 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.330 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.470 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.470 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.450 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.460 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.470 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.483 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 2.699 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.865 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.156 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.791 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.801 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.785 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.765 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.621 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.707 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.707 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.604 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.654 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.654 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.545 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.545 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.535 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.535 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.522 ;      ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.445     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.445     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.445     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.556     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.556     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.820     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.816     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.816     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.831     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.831     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.488     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.488     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.585     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.585     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.585     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.161     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.440     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.498     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.438     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.444     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.419     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.452     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.483     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.465     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.467     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.478     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.429     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.391     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.417     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.290     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.366     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.204     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.286     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.172     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.174     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.205     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.301     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.353     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.295     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.244     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.334     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.180     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.161     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.131     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.289     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.253     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.262     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.404     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.271     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.306     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.131     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.136     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.294     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.281     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.266     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.274     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.324     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.305     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.183     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.237     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.306     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.187     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.221     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.227     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.273     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.413     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.326     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.320     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.427     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.473     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.467     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.374     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.404     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.404     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.404     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.544     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.544     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.524     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.534     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.544     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.557     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 3.042     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.982     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.316     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.791     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.801     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.785     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.765     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.621     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.707     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.707     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.654     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.654     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.545     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.545     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.535     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.535     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+
; ENET_DATA[*]   ; CLOCK_50   ; 2.445     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 2.445     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 2.445     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 2.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 2.459     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 2.556     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 2.556     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 2.673     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 2.820     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 2.816     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 2.816     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 2.831     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 2.831     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 2.488     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 2.488     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 2.585     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 2.585     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 2.585     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 2.605     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 2.706     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.161     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.440     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.498     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.438     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.444     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.419     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.452     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.483     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.465     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.467     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.478     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.429     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.439     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.391     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.417     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.290     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.366     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.204     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.286     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.172     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.174     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.233     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.205     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.301     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.353     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.295     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.244     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.334     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.180     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.161     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.131     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.289     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.253     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.262     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.404     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.229     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.271     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.170     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.135     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.306     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.131     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.136     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.294     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.281     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.266     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.274     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.324     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.305     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.183     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.237     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.306     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.187     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.221     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.212     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.227     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.273     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.413     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.326     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.320     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.508     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.427     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.473     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.467     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 3.205     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.330     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.330     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.330     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.470     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.470     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.450     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.460     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.470     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.483     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.216     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.236     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.206     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.176     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.186     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.222     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.182     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.056     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.036     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.026     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 2.699     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.865     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 3.156     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.791     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.801     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.785     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.765     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.621     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.707     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.707     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.604     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.654     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.654     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.545     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.545     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.535     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.535     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.522     ;           ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-----------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -0.928 ; 0.215 ; 3.733    ; 0.979   ; 7.873               ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; -0.928 ; 0.215 ; 3.733    ; 0.979   ; 7.873               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 33.169 ; 0.215 ; 18.323   ; 20.583  ; 17.873              ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                              ; -5.275 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; -5.275 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; 7.023 ; 7.023 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; 1.136 ; 1.136 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 7.009 ; 7.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 5.563 ; 5.563 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 6.815 ; 6.815 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 6.544 ; 6.544 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 6.062 ; 6.062 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 6.355 ; 6.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 6.642 ; 6.642 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 6.894 ; 6.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 7.008 ; 7.008 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 6.957 ; 6.957 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 7.009 ; 7.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 6.951 ; 6.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 6.591 ; 6.591 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 6.322 ; 6.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 6.529 ; 6.529 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 6.853 ; 6.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 6.553 ; 6.553 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; 7.275 ; 7.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.106 ; 1.106 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.142 ; 1.142 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.177 ; 1.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.184 ; 1.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.174 ; 1.174 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.182 ; 1.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.202 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.193 ; 1.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.243 ; 1.243 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.155 ; 1.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.195 ; 1.195 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.165 ; 1.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.178 ; 1.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.133 ; 1.133 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.139 ; 1.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.156 ; 1.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.126 ; 1.126 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.153 ; 1.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.125 ; 1.125 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.135 ; 1.135 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.148 ; 1.148 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.132 ; 1.132 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.167 ; 1.167 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.157 ; 1.157 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.154 ; 1.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.161 ; 1.161 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.181 ; 1.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.180 ; 1.180 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.169 ; 1.169 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.817 ; 6.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; 6.729 ; 6.729 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; 1.144 ; 1.144 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; 1.141 ; 1.141 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; 1.200 ; 1.200 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 6.809 ; 6.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 6.375 ; 6.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 6.543 ; 6.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 6.611 ; 6.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 6.583 ; 6.583 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 6.521 ; 6.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 6.532 ; 6.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 6.515 ; 6.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 6.809 ; 6.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 7.540 ; 7.540 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 5.365 ; 5.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 5.385 ; 5.385 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 5.383 ; 5.383 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 7.331 ; 7.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 5.680 ; 5.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 5.694 ; 5.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 7.540 ; 7.540 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 7.204 ; 7.204 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 7.516 ; 7.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 7.436 ; 7.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 7.283 ; 7.283 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 5.818 ; 5.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 7.075 ; 7.075 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 5.910 ; 5.910 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 5.365 ; 5.365 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 5.354 ; 5.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; 5.539 ; 5.539 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; 5.387 ; 5.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 5.811 ; 5.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 6.227 ; 6.227 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 5.947 ; 5.947 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 6.578 ; 6.578 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.108 ; 1.108 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.122 ; 1.122 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.102 ; 1.102 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.093 ; 1.093 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.077 ; 1.077 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.127 ; 1.127 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.123 ; 1.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.113 ; 1.113 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.099 ; 1.099 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; 3.042 ; 3.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; 1.706 ; 1.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; 1.700 ; 1.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; 1.839 ; 1.839 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; 3.009 ; 3.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; 2.796 ; 2.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; 3.042 ; 3.042 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; 2.964 ; 2.964 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; 2.581 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; 2.876 ; 2.876 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; 2.942 ; 2.942 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; 2.794 ; 2.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; 2.418 ; 2.418 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; 1.176 ; 1.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; 1.166 ; 1.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; 1.186 ; 1.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; 6.405 ; 6.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_ADCDAT     ; CLOCK_50   ; -4.029 ; -4.029 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_ADCLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_BCLK       ; CLOCK_50   ; -0.662 ; -0.662 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; AUD_DACLRCK    ; CLOCK_50   ; -0.652 ; -0.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -0.741 ; -0.741 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -0.771 ; -0.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -0.756 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -0.766 ; -0.766 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -0.732 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; -3.208 ; -3.208 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; -3.208 ; -3.208 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; -3.879 ; -3.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; -3.511 ; -3.511 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; -3.648 ; -3.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; -3.773 ; -3.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; -3.916 ; -3.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; -3.992 ; -3.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; -3.984 ; -3.984 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; -4.004 ; -4.004 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; -3.922 ; -3.922 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; -3.742 ; -3.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; -3.620 ; -3.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; -3.733 ; -3.733 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; -3.908 ; -3.908 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; -3.781 ; -3.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_INT       ; CLOCK_50   ; -4.137 ; -4.137 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; -0.628 ; -0.628 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; -0.648 ; -0.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; -0.645 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; -0.774 ; -0.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; -0.759 ; -0.759 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; -0.765 ; -0.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; -0.782 ; -0.782 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; -0.823 ; -0.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; -0.776 ; -0.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; -0.760 ; -0.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; -0.721 ; -0.721 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; -0.709 ; -0.709 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; -0.737 ; -0.737 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; -0.736 ; -0.736 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; -0.708 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; -0.730 ; -0.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; -0.744 ; -0.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; -0.714 ; -0.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; -0.704 ; -0.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; -0.739 ; -0.739 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; -0.742 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; -0.762 ; -0.762 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; -0.761 ; -0.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; -0.751 ; -0.751 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; -3.861 ; -3.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_RXD       ; CLOCK_50   ; -3.814 ; -3.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]         ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]        ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]        ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]        ; CLOCK_50   ; -0.781 ; -0.781 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; -3.663 ; -3.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; -3.663 ; -3.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; -3.760 ; -3.760 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; -3.774 ; -3.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; -3.754 ; -3.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; -3.725 ; -3.725 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; -3.897 ; -3.897 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; -3.151 ; -3.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; -3.166 ; -3.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; -3.184 ; -3.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; -3.182 ; -3.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; -4.186 ; -4.186 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; -3.319 ; -3.319 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; -3.329 ; -3.329 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; -4.259 ; -4.259 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; -4.089 ; -4.089 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; -4.313 ; -4.313 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; -4.238 ; -4.238 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; -4.166 ; -4.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; -3.380 ; -3.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; -4.055 ; -4.055 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; -3.426 ; -3.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; -3.165 ; -3.165 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; -3.151 ; -3.151 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT0       ; CLOCK_50   ; -3.250 ; -3.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_INT1       ; CLOCK_50   ; -3.155 ; -3.155 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; -3.373 ; -3.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; -3.586 ; -3.586 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; -0.706 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; -3.738 ; -3.738 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; -0.635 ; -0.635 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; -0.629 ; -0.629 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; -0.620 ; -0.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; -0.604 ; -0.604 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; -0.654 ; -0.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; -0.649 ; -0.649 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; -0.639 ; -0.639 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; -0.626 ; -0.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]          ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]         ; CLOCK_50   ; -0.829 ; -0.829 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]         ; CLOCK_50   ; -0.824 ; -0.824 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]         ; CLOCK_50   ; -0.924 ; -0.924 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]         ; CLOCK_50   ; -1.574 ; -1.574 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]         ; CLOCK_50   ; -1.444 ; -1.444 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]         ; CLOCK_50   ; -1.575 ; -1.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]         ; CLOCK_50   ; -1.537 ; -1.537 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]         ; CLOCK_50   ; -1.350 ; -1.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]         ; CLOCK_50   ; -1.484 ; -1.484 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]         ; CLOCK_50   ; -1.524 ; -1.524 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]        ; CLOCK_50   ; -1.420 ; -1.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]        ; CLOCK_50   ; -1.231 ; -1.231 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]        ; CLOCK_50   ; -1.370 ; -1.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]        ; CLOCK_50   ; -0.754 ; -0.754 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]        ; CLOCK_50   ; -0.757 ; -0.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]        ; CLOCK_50   ; -0.747 ; -0.747 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]        ; CLOCK_50   ; -0.767 ; -0.767 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_RXD       ; CLOCK_50   ; -3.668 ; -3.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 3.368  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 3.368  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.882  ; 2.882  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.883  ; 2.883  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.970  ; 2.970  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.947  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.952  ; 2.952  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.950  ; 2.950  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.966  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 3.458  ; 3.458  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 3.421  ; 3.421  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 3.431  ; 3.431  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 3.437  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 3.443  ; 3.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 3.423  ; 3.423  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 3.459  ; 3.459  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 3.442  ; 3.442  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 3.402  ; 3.402  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 3.412  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 3.428  ; 3.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 3.438  ; 3.438  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 3.440  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 3.420  ; 3.420  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 3.444  ; 3.444  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 2.938  ; 2.938  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 2.913  ; 2.913  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 2.912  ; 2.912  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 2.972  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 2.940  ; 2.940  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 2.907  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 2.937  ; 2.937  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 2.902  ; 2.902  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 2.939  ; 2.939  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 2.949  ; 2.949  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 2.941  ; 2.941  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 2.931  ; 2.931  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 2.927  ; 2.927  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 2.903  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 2.911  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 2.894  ; 2.894  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 2.914  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 2.915  ; 2.915  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 3.436  ; 3.436  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 3.446  ; 3.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 3.461  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 2.942  ; 2.942  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 2.948  ; 2.948  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 2.934  ; 2.934  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 2.954  ; 2.954  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 2.959  ; 2.959  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 2.969  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 2.943  ; 2.943  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 2.923  ; 2.923  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 2.935  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 2.896  ; 2.896  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 2.921  ; 2.921  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 2.928  ; 2.928  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 2.925  ; 2.925  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 2.918  ; 2.918  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 6.832  ; 6.832  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 6.328  ; 6.328  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 2.888  ; 2.888  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 2.908  ; 2.908  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 2.890  ; 2.890  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 3.449  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 3.488  ; 3.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 3.478  ; 3.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 3.418  ; 3.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 3.432  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 3.480  ; 3.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 3.450  ; 3.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 3.470  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 3.460  ; 3.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 3.424  ; 3.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 3.434  ; 3.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.435  ; 3.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.445  ; 3.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.473  ; 3.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 2.920  ; 2.920  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 2.926  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 2.916  ; 2.916  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 2.901  ; 2.901  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 2.946  ; 2.946  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 2.906  ; 2.906  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 2.909  ; 2.909  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 2.889  ; 2.889  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 2.879  ; 2.879  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 2.919  ; 2.919  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 2.953  ; 2.953  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 7.670  ; 7.670  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 6.672  ; 6.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 2.932  ; 2.932  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 2.974  ; 2.974  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.465  ; 3.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.464  ; 3.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.453  ; 3.453  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.493  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.433  ; 3.433  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.452  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 3.462  ; 3.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 3.468  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 3.417  ; 3.417  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.413  ; 3.413  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.463  ; 3.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.467  ; 3.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.457  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 3.471  ; 3.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.454  ; 3.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.466  ; 3.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 2.968  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.846 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.846 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 23.037 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 23.436 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 23.431 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 23.421 ; 23.421 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 23.491 ; 23.491 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 23.481 ; 23.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 23.462 ; 23.462 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 23.452 ; 23.452 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 23.448 ; 23.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 23.389 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 23.451 ; 23.451 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 23.441 ; 23.441 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 23.454 ; 23.454 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 23.414 ; 23.414 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 23.434 ; 23.434 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 23.446 ; 23.446 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 23.458 ; 23.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 23.417 ; 23.417 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 23.447 ; 23.447 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 23.429 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 23.439 ; 23.439 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 23.419 ; 23.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 23.419 ; 23.419 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 23.437 ; 23.437 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 23.037 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 23.389 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+
; AUD_XCK        ; CLOCK_27   ; 1.783  ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_XCK        ; CLOCK_27   ;        ; 1.783  ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_Audio|pll|clk[1]  ;
; AUD_DACDAT     ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.456  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.476  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.495  ; 1.495  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.523  ; 1.523  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.537  ; 1.537  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CMD       ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_CS_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_DATA[*]   ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[0]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[1]  ; CLOCK_50   ; 1.768  ; 1.768  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[2]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[3]  ; CLOCK_50   ; 1.778  ; 1.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[4]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[5]  ; CLOCK_50   ; 1.783  ; 1.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[6]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[7]  ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[8]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[9]  ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[10] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[11] ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[12] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[13] ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[14] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  ENET_DATA[15] ; CLOCK_50   ; 1.770  ; 1.770  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RD_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_RST_N     ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; ENET_WR_N      ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_ADDR[*]     ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[0]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[1]    ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[2]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[3]    ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[4]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[5]    ; CLOCK_50   ; 1.788  ; 1.788  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[6]    ; CLOCK_50   ; 1.748  ; 1.748  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[7]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[8]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[9]    ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[10]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[11]   ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[12]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[13]   ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[14]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[15]   ; CLOCK_50   ; 1.784  ; 1.784  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[16]   ; CLOCK_50   ; 1.786  ; 1.786  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[17]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[18]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[19]   ; CLOCK_50   ; 1.766  ; 1.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[20]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_ADDR[21]   ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_CE_N        ; CLOCK_50   ; 1.759  ; 1.759  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_DQ[*]       ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[0]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[1]      ; CLOCK_50   ; 1.790  ; 1.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[2]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[3]      ; CLOCK_50   ; 1.810  ; 1.810  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[4]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[5]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[6]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  FL_DQ[7]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_OE_N        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_RST_N       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; FL_WE_N        ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_0[*]      ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[1]     ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[3]     ; CLOCK_50   ; 1.535  ; 1.535  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[5]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[6]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[7]     ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[8]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[9]     ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[10]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[11]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[12]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[13]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[14]    ; CLOCK_50   ; 1.466  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[15]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[17]    ; CLOCK_50   ; 1.477  ; 1.477  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[19]    ; CLOCK_50   ; 1.486  ; 1.486  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[20]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[21]    ; CLOCK_50   ; 1.496  ; 1.496  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[22]    ; CLOCK_50   ; 1.546  ; 1.546  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[23]    ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[24]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[25]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[26]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[27]    ; CLOCK_50   ; 1.483  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[28]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[29]    ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[30]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[31]    ; CLOCK_50   ; 1.509  ; 1.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[32]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[33]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[34]    ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_0[35]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; GPIO_1[*]      ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[1]     ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[3]     ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[4]     ; CLOCK_50   ; 1.510  ; 1.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[5]     ; CLOCK_50   ; 1.520  ; 1.520  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[6]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[7]     ; CLOCK_50   ; 1.480  ; 1.480  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[8]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[9]     ; CLOCK_50   ; 1.512  ; 1.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[10]    ; CLOCK_50   ; 1.502  ; 1.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[11]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[12]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[13]    ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[14]    ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[15]    ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[17]    ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[19]    ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[20]    ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[21]    ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[22]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[23]    ; CLOCK_50   ; 1.500  ; 1.500  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[24]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[25]    ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[26]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[27]    ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[28]    ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[29]    ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[30]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[31]    ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[32]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[33]    ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[34]    ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  GPIO_1[35]    ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX0[*]        ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[0]       ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[1]       ; CLOCK_50   ; 1.777  ; 1.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[2]       ; CLOCK_50   ; 1.787  ; 1.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[3]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[4]       ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[5]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX0[6]       ; CLOCK_50   ; 1.802  ; 1.802  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX1[*]        ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[0]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[1]       ; CLOCK_50   ; 1.513  ; 1.513  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[2]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[4]       ; CLOCK_50   ; 1.519  ; 1.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[5]       ; CLOCK_50   ; 1.505  ; 1.505  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX1[6]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX2[*]        ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[0]       ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[1]       ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[2]       ; CLOCK_50   ; 1.530  ; 1.530  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[3]       ; CLOCK_50   ; 1.540  ; 1.540  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[4]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[5]       ; CLOCK_50   ; 1.514  ; 1.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX2[6]       ; CLOCK_50   ; 1.504  ; 1.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX3[*]        ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[0]       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[1]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[2]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[3]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[4]       ; CLOCK_50   ; 1.507  ; 1.507  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[5]       ; CLOCK_50   ; 1.468  ; 1.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX3[6]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX4[*]        ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[0]       ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[1]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[2]       ; CLOCK_50   ; 1.488  ; 1.488  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[3]       ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[4]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[5]       ; CLOCK_50   ; 1.493  ; 1.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX4[6]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX5[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[1]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[3]       ; CLOCK_50   ; 1.499  ; 1.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[4]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[5]       ; CLOCK_50   ; 1.479  ; 1.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX5[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX6[*]        ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[0]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[1]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[2]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[3]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[4]       ; CLOCK_50   ; 1.492  ; 1.492  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[5]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX6[6]       ; CLOCK_50   ; 1.472  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; HEX7[*]        ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[0]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[1]       ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[2]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[3]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[4]       ; CLOCK_50   ; 1.467  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[5]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  HEX7[6]       ; CLOCK_50   ; 1.491  ; 1.491  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.256  ; 3.256  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; I2C_SDAT       ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; IRDA_TXD       ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON       ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]    ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]   ; CLOCK_50   ; 1.474  ; 1.474  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]   ; CLOCK_50   ; 1.455  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]   ; CLOCK_50   ; 1.465  ; 1.465  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]   ; CLOCK_50   ; 1.475  ; 1.475  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]   ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON         ; CLOCK_50   ; 1.461  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS         ; CLOCK_50   ; 1.481  ; 1.481  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW         ; CLOCK_50   ; 1.464  ; 1.464  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[0]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[1]       ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[2]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[3]       ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[4]       ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[5]       ; CLOCK_50   ; 1.824  ; 1.824  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[6]       ; CLOCK_50   ; 1.814  ; 1.814  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[7]       ; CLOCK_50   ; 1.764  ; 1.764  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDG[8]       ; CLOCK_50   ; 1.773  ; 1.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[0]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[1]       ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[2]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[3]       ; CLOCK_50   ; 1.796  ; 1.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[4]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[5]       ; CLOCK_50   ; 1.816  ; 1.816  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[6]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[7]       ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[8]       ; CLOCK_50   ; 1.769  ; 1.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[9]       ; CLOCK_50   ; 1.779  ; 1.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 1.781  ; 1.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 1.791  ; 1.791  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 1.813  ; 1.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_ADDR[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[0]   ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_ADDR[1]   ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_CS_N       ; CLOCK_50   ; 1.494  ; 1.494  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_DATA[*]    ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[0]   ; CLOCK_50   ; 1.497  ; 1.497  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[1]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[2]   ; CLOCK_50   ; 1.517  ; 1.517  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[3]   ; CLOCK_50   ; 1.487  ; 1.487  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[4]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[5]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[6]   ; CLOCK_50   ; 1.463  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[7]   ; CLOCK_50   ; 1.473  ; 1.473  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[8]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[9]   ; CLOCK_50   ; 1.518  ; 1.518  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[10]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[11]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[12]  ; CLOCK_50   ; 1.478  ; 1.478  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[13]  ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[14]  ; CLOCK_50   ; 1.462  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  OTG_DATA[15]  ; CLOCK_50   ; 1.452  ; 1.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RD_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_RST_N      ; CLOCK_50   ; 1.490  ; 1.490  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; OTG_WR_N       ; CLOCK_50   ; 1.484  ; 1.484  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_CLK        ; CLOCK_50   ; 1.525  ; 1.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; PS2_DAT        ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CLK         ; CLOCK_50   ; 3.247  ; 3.247  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_CMD         ; CLOCK_50   ; 1.503  ; 1.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SD_DAT         ; CLOCK_50   ; 1.545  ; 1.545  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 1.827  ; 1.827  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 1.806  ; 1.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 1.826  ; 1.826  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 1.805  ; 1.805  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 1.794  ; 1.794  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 1.834  ; 1.834  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 1.774  ; 1.774  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 1.793  ; 1.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_CE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 1.803  ; 1.803  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 1.789  ; 1.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 1.758  ; 1.758  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 1.754  ; 1.754  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 1.804  ; 1.804  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 1.809  ; 1.809  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 1.799  ; 1.799  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 1.792  ; 1.792  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_LB_N      ; CLOCK_50   ; 1.812  ; 1.812  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 1.795  ; 1.795  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_UB_N      ; CLOCK_50   ; 1.815  ; 1.815  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 1.807  ; 1.807  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; UART_TXD       ; CLOCK_50   ; 1.539  ; 1.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.596 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.596 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; ENET_CLK       ; CLOCK_50   ; 21.579 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]      ; CLOCK_50   ; 21.775 ; 21.775 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 21.771 ; 21.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 21.761 ; 21.761 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 21.831 ; 21.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 21.821 ; 21.821 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 21.802 ; 21.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 21.792 ; 21.792 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_BLANK      ; CLOCK_50   ; 21.788 ; 21.788 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 21.794 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]      ; CLOCK_50   ; 21.790 ; 21.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 21.780 ; 21.780 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 21.793 ; 21.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 21.753 ; 21.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 21.773 ; 21.773 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 21.785 ; 21.785 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 21.798 ; 21.798 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]      ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 21.757 ; 21.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 21.776 ; 21.776 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 21.786 ; 21.786 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 21.768 ; 21.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 21.778 ; 21.778 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 21.758 ; 21.758 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 21.758 ; 21.758 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 21.777 ; 21.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; ENET_CLK       ; CLOCK_50   ;        ; 21.579 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 21.794 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+----------------+------------+--------+--------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; > 2147483647 ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8            ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8            ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; > 2147483647 ; 64       ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 8            ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 8            ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 1352         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7883     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; 7883     ; 12       ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 188   ; 188  ;
; Unconstrained Input Port Paths  ; 380   ; 380  ;
; Unconstrained Output Ports      ; 359   ; 359  ;
; Unconstrained Output Port Paths ; 548   ; 548  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 10 16:19:17 2016
Info: Command: quartus_sta DE2_Media_Computer -c DE2_Media_Computer
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a* 
    Info (332165): Entity dcfifo_h2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_Media_Computer.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.928
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.928        -5.275 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    33.169         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.391         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 3.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.733         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.323         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 1.733
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.733         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    21.035         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 8.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.720         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    36.332         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.215         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 6.708
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.708         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.114         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.979         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    20.583         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|external_clocks|DE_Clock_Generator_System|pll|clk[2] 
    Info (332119):    18.518         0.000 CLOCK_27 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 845 megabytes
    Info: Processing ended: Sat Dec 10 16:19:35 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


