## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Jun 02 14:01:12 West Asia Standard Time 2009
##
vlib work
vlog  spi_com.v
vlog  spi_test.v
vlog  spi_contlr.v
vlog  spi_interface.v
vlog  tf.v
vlog  C:/Xilinx/verilog/src/glbl.v
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work spi_interface_tf_v_tf glbl
do spi_interface_tf_v_tf.udo
view wave
add wave *
view structure
view signals
run 1000ns
