# Digital circuit design project 2020/2021 at Politecnico di Milano
VHDL hardware description to program an FPGA for a simplified method of image histogram equalization.
