<?xml version="1.0" encoding="utf-8"?>
<WebWorksHelpIX version="5.0" xmlns="urn:WebWorks-Help-Index-Schema">
  <g t="Numerics" o="001" s=" ">
    <i t="2 Channel Decimate by 2 MAC FIR Filter Reference Design">
      <j l="188" />
    </i>
    <i t="2n+1-tap Linear Phase MAC FIR Filter Reference Design">
      <j l="189" />
    </i>
    <i t="2n-tap Linear Phase  MAC FIR Filter Reference Design">
      <j l="190" />
    </i>
    <i t="2n-tap MAC FIR Filter Reference Design">
      <j l="191" />
    </i>
    <i t="2Registered Mealy State Machine Reference Design">
      <j l="211" />
    </i>
    <i t="4-channel 8-tap Transpose FIR Filter Reference Design">
      <j l="192" />
    </i>
    <i t="4n-tap MAC FIR Filter Reference Design">
      <j l="193" />
    </i>
    <i t="5x5Filter Reference Design">
      <j l="194" />
    </i>
  </g>
  <g t="A" o="002">
    <i t="Accumulator block">
      <j l="74" />
    </i>
    <i t="Addressable Shift Register block">
      <j l="21#270972" />
      <j l="75" />
    </i>
    <i t="AddSub block">
      <j l="76" />
    </i>
    <i t="Algorithm Exploration">
      <j l="22#271295" />
    </i>
    <i t="ASR block">
      <j l="21#270972" />
    </i>
    <i t="Assert block">
      <j l="77" />
    </i>
    <i t="Asynchronous Clocking">
      <j l="23#272460" />
    </i>
    <i t="Auto-Generated Clock Enable Logic">
      <i t="resetting in System Generator">
        <j l="31" />
      </i>
    </i>
    <i t="Automatic Code Generation">
      <j l="24" />
    </i>
    <i t="AXI">
      <i t="Interface">
        <j l="36" />
      </i>
      <i t="signal Groups">
        <j l="23#559055" />
      </i>
    </i>
    <i t="AXI FIFO block">
      <j l="78" />
    </i>
  </g>
  <g t="B" o="002">
    <i t="Basic Element Blocks">
      <j l="71#2583018" />
      <j l="71#430929" />
    </i>
    <i t="Bit-Accurate">
      <j l="23#271605" />
    </i>
    <i t="BitBasher block">
      <j l="79" />
    </i>
    <i t="Bitstream Compilation">
      <j l="65" />
    </i>
    <i t="Bit-True Modeling">
      <j l="23#542269" />
    </i>
    <i t="Black Box">
      <i t="Configuration M-Function">
        <i t="adding new ports">
          <j l="59#271327" />
        </i>
        <i t="black box API">
          <j l="59#272565" />
        </i>
        <i t="black box clocking">
          <j l="59#271911" />
        </i>
        <i t="combinational paths">
          <j l="59#272190" />
        </i>
        <i t="configuring port sample rates">
          <j l="59#271873" />
        </i>
        <i t="configuring port types">
          <j l="59#271537" />
        </i>
        <i t="defining block ports">
          <j l="59#271143" />
        </i>
        <i t="dynamic output ports">
          <j l="59#271914" />
        </i>
        <i t="error checking">
          <j l="59#272322" />
        </i>
        <i t="language selection">
          <j l="59#271095" />
        </i>
        <i t="obtaining a port object">
          <j l="59#271515" />
        </i>
        <i t="specifying the top-level entity">
          <j l="59#271121" />
        </i>
        <i t="specifying Verilog parameters">
          <j l="59#272336" />
        </i>
        <i t="specifying VHDL Generics">
          <j l="59#272336" />
        </i>
        <i t="SysgenBlockDescriptor Member Variables">
          <j l="59#272556" />
        </i>
        <i t="SysgenBlockDescriptor methods">
          <j l="59#273183" />
        </i>
        <i t="SysgenPortDescriptor Member Variables">
          <j l="59#273257" />
        </i>
        <i t="SysgenPortDescriptor methods">
          <j l="59#273853" />
        </i>
      </i>
      <i t="Examples">
        <j l="61" />
        <i t="advanced black box example using ModelSim">
          <j l="61#278559" />
        </i>
        <i t="dynamic black boxes">
          <j l="61#276975" />
          <j l="61#282523" />
        </i>
        <i t="importing a Core Generator module">
          <j l="61#274983" />
        </i>
        <i t="importing a Core Generator module that needs a VHDL wrapper">
          <j l="61#275339" />
        </i>
        <i t="importing a Verilog module">
          <j l="61#282949" />
        </i>
        <i t="importing a VHDL module">
          <j l="61#282397" />
        </i>
        <i t="importing a Xilinx Core Generator module">
          <j l="61#282743" />
        </i>
        <i t="Importing an Encrypted VHDL File">
          <j l="61#296988" />
        </i>
        <i t="Importing, Simulating, and Exporting an Encrypted VHDL Module">
          <j l="61#296979" />
        </i>
        <i t="simulating several black boxes simultaneously">
          <j l="61#270750" />
          <j l="61#282530" />
        </i>
      </i>
      <i t="HDL Co-Sim">
        <i t="configuring the HDL simulator">
          <j l="60#270770" />
        </i>
        <i t="co-simulating multiple black boxes">
          <j l="60#270771" />
        </i>
      </i>
    </i>
    <i t="Black Box block">
      <j l="80" />
    </i>
    <i t="Black Box Configuration">
      <i t="M-function">
        <j l="59" />
      </i>
    </i>
    <i t="Black Box Configuration Wizard">
      <j l="58" />
    </i>
    <i t="Block Masks">
      <j l="23#273321" />
    </i>
    <i t="Block Parameters">
      <i t="common options">
        <j l="72" />
      </i>
    </i>
    <i t="Blockset">
      <i t="Xilinx">
        <j l="23#271609" />
      </i>
    </i>
    <i t="Blockset Libraries">
      <i t="organization of">
        <j l="71" />
      </i>
    </i>
    <i t="BPSK AWGN Channel Reference Design">
      <j l="195" />
    </i>
  </g>
  <g t="C" o="002">
    <i t="ChipScope block">
      <j l="81" />
    </i>
    <i t="ChipScope Pro Analyzer">
      <j l="35" />
      <i t="hardware and software requirements">
        <j l="81#291661" />
      </i>
      <i t="importing data into MATLAB Workspace">
        <j l="81#347294" />
      </i>
      <i t="known issues">
        <j l="81#347316" />
      </i>
      <i t="project file">
        <j l="81#345393" />
      </i>
    </i>
    <i t="CIC Compiler 2.0 block">
      <j l="82" />
    </i>
    <i t="CIC Compiler 3.0 block">
      <j l="83" />
    </i>
    <i t="CIC Filter Reference Design">
      <j l="196" />
    </i>
    <i t="Clock Domain Partitioning">
      <j l="34#312908" />
    </i>
    <i t="Clock Enable">
      <i t="Fanout Reduction">
        <j l="29#407365" />
      </i>
    </i>
    <i t="Clock Enable Probe block">
      <j l="84" />
    </i>
    <i t="Clock Frequency">
      <i t="selecting for Hardware Co-Sim">
        <j l="46#294725" />
      </i>
    </i>
    <i t="Clock Probe block">
      <j l="85" />
    </i>
    <i t="Clocking">
      <i t="and timing">
        <j l="23#270824" />
      </i>
      <i t="asynchronous">
        <j l="23#272460" />
      </i>
      <i t="synchronous">
        <j l="23#272463" />
      </i>
    </i>
    <i t="Clocking Options">
      <i t="Clock Enable">
        <j l="23#418025" />
      </i>
      <i t="Expose Clock Ports">
        <j l="23#417926" />
        <j l="174#1306168" />
      </i>
      <i t="Hybrid DCM-CE">
        <j l="23#439078" />
        <j l="24#418230" />
        <j l="174#1306167" />
      </i>
    </i>
    <i t="CMult block">
      <j l="86" />
    </i>
    <i t="Code Generation">
      <i t="automatic">
        <j l="24" />
      </i>
    </i>
    <i t="Color Shading">
      <i t="blocks by signal rate">
        <j l="23#289634" />
      </i>
    </i>
    <i t="Common Options">
      <i t="block parameters">
        <j l="72" />
      </i>
    </i>
    <i t="Communication Blocks">
      <j l="71#436013" />
    </i>
    <i t="Compilation Type">
      <i t="using XFLOW">
        <j l="69#276575" />
      </i>
    </i>
    <i t="Compilation Types">
      <i t="Bitstream Compilation">
        <j l="65" />
      </i>
      <i t="configuring and installing the Compilation Target">
        <j l="69#276554" />
      </i>
      <i t="creating new compilation targets">
        <j l="69" />
      </i>
      <i t="EDK Export Tool">
        <j l="66" />
      </i>
      <i t="Hardware Co-Simulation Compilation">
        <j l="67" />
      </i>
      <i t="HDL Netlist Compilation">
        <j l="63" />
      </i>
      <i t="NGC Netlist Compilation">
        <j l="64" />
        <j l="64" />
      </i>
    </i>
    <i t="Compiling">
      <i t="Xilinx HDL Libraries">
        <j l="11#284751" />
      </i>
    </i>
    <i t="Compiling for">
      <i t="bitstream generation">
        <j l="65" />
      </i>
      <i t="EDK Export">
        <j l="66" />
      </i>
      <i t="Hardware Co-Simulation">
        <j l="67" />
      </i>
      <i t="M-Hwcosim">
        <j l="252#287833" />
      </i>
      <i t="NGC Netlist generation">
        <j l="64" />
      </i>
    </i>
    <i t="Compiling for HDL Netlist generation">
      <j l="63" />
    </i>
    <i t="Compiling MATLAB">
      <i t="complex multiplier with latency">
        <j l="25#308247" />
      </i>
      <i t="disp function">
        <j l="25#308397" />
      </i>
      <i t="finite state machines">
        <j l="25#308313" />
      </i>
      <i t="FIR example">
        <j l="25#308347" />
      </i>
      <i t="into an FPGA">
        <j l="25" />
      </i>
      <i t="optional input ports">
        <j l="25#533162" />
      </i>
      <i t="parameterizable accumulator">
        <j l="25#308338" />
      </i>
      <i t="passing parameters into the MCode block">
        <j l="25#308272" />
      </i>
      <i t="RPN calculator">
        <j l="25#308372" />
      </i>
      <i t="shift operation">
        <j l="25#308256" />
      </i>
      <i t="simple arithmetic operation">
        <j l="25#308238" />
      </i>
      <i t="simple selector">
        <j l="25#274413" />
      </i>
    </i>
    <i t="Compiling Shared Memories">
      <i t="for HW Co-Sim">
        <j l="49#270900" />
      </i>
    </i>
    <i t="Complex Multiplier 3.1 block">
      <j l="87" />
    </i>
    <i t="Complex Multiplier 5.0 block">
      <j l="88" />
    </i>
    <i t="Concat block">
      <j l="89" />
    </i>
    <i t="Configurable Subsystem Manager block">
      <j l="90" />
    </i>
    <i t="Configurable Subsystems and System Generator">
      <j l="28" />
    </i>
    <i t="Configuring">
      <i t="the Sysgen cache">
        <j l="11#272067" />
      </i>
    </i>
    <i t="Configuring and Installing the Compilation Target">
      <j l="69#276554" />
    </i>
    <i t="Constant block">
      <j l="91" />
    </i>
    <i t="Constraints File">
      <i t="System Generator">
        <j l="24#284785" />
      </i>
    </i>
    <i t="Control Logic blocks">
      <j l="71#453498" />
    </i>
    <i t="Controls">
      <i t="hierarchical">
        <j l="24#273620" />
      </i>
    </i>
    <i t="Convert block">
      <j l="92" />
    </i>
    <i t="Convolution Encoder 7.0 block">
      <j l="93" />
    </i>
    <i t="Convolution Encoder 8.0 block">
      <j l="94" />
    </i>
    <i t="Convolutional Encoder Reference Design">
      <j l="197" />
    </i>
    <i t="CORDIC 4.0 block">
      <j l="95" />
    </i>
    <i t="CORDIC 5.0 block">
      <j l="96" />
    </i>
    <i t="CORDIC ATAN Reference Design">
      <j l="198" />
    </i>
    <i t="CORDIC DIVIDER Reference Design">
      <j l="199" />
    </i>
    <i t="CORDIC LOG Reference Design">
      <j l="200" />
    </i>
    <i t="CORDIC SINCOS Reference Design">
      <j l="201" />
    </i>
    <i t="CORDIC SQRT Reference Design">
      <j l="202" />
    </i>
    <i t="Counter block">
      <j l="97" />
    </i>
    <i t="Creating Compilation Targets">
      <j l="69" />
    </i>
    <i t="Crossing Clock Domains">
      <j l="34#312919" />
    </i>
    <i t="Custom Bus Interfaces">
      <i t="for exported pcore">
        <j l="66#279853" />
      </i>
    </i>
    <i t="Cycle-Accurate">
      <j l="23#271605" />
    </i>
    <i t="Cycle-True Clock Islands">
      <j l="34" />
    </i>
    <i t="Cycle-True Modeling">
      <j l="23#542269" />
    </i>
  </g>
  <g t="D" o="002">
    <i t="Data Type blocks">
      <j l="71#638670" />
    </i>
    <i t="DCM locked pin">
      <j l="24#484677" />
      <j l="174#1306645" />
    </i>
    <i t="DCM reset pin">
      <j l="24#484677" />
      <j l="174#1306645" />
    </i>
    <i t="DDS Compiler 4.0 block">
      <j l="98" />
    </i>
    <i t="DDS Compiler 5.0 block">
      <j l="99" />
    </i>
    <i t="Debugging">
      <i t="using ChipScope Pro">
        <j l="35" />
      </i>
    </i>
    <i t="Defining New Compilation Targets">
      <j l="69#276493" />
      <i t="Target Info functions">
        <i t="xltools_target">
          <j l="69#276523" />
        </i>
      </i>
      <i t="the xltarget Function">
        <j l="69#276828" />
      </i>
    </i>
    <i t="Delay block">
      <j l="100" />
    </i>
    <i t="Depuncture block">
      <j l="101" />
    </i>
    <i t="Discrete Time Systems">
      <j l="23#272424" />
    </i>
    <i t="Disregard Subsystem block">
      <j l="102" />
    </i>
    <i t="Distinct Clocks">
      <i t="generating multiple cycle-true islands">
        <j l="34" />
      </i>
    </i>
    <i t="Divide block">
      <j l="103" />
    </i>
    <i t="Divider Generator 3.0 block">
      <j l="104" />
    </i>
    <i t="Divider Generator 4.0 block">
      <j l="105" />
    </i>
    <i t="Down Sample block">
      <j l="106" />
    </i>
    <i t="Downloading">
      <i t="System Generator">
        <j l="9#270940" />
      </i>
    </i>
    <i t="DSP Blocks">
      <j l="71#456043" />
    </i>
    <i t="DSP48">
      <i t="design styles for">
        <j l="32" />
      </i>
      <i t="design techniques">
        <j l="32#497692" />
      </i>
      <i t="mapping from the DSP48 block">
        <j l="32#312670" />
      </i>
      <i t="mapping standard components to">
        <j l="32#312640" />
      </i>
      <i t="mapping to from logic synthesis tools">
        <j l="32#312650" />
      </i>
      <i t="physical planning for">
        <j l="32#312732" />
      </i>
    </i>
    <i t="DSP48 block">
      <j l="107" />
    </i>
    <i t="DSP48 macro 2.0 block">
      <j l="109" />
    </i>
    <i t="DSP48 Macro 2.1 block">
      <j l="110" />
    </i>
    <i t="DSP48 Macro block">
      <j l="32#312697" />
      <j l="108" />
    </i>
    <i t="DSP48A block">
      <j l="111" />
    </i>
    <i t="DSP48E block">
      <j l="112" />
    </i>
    <i t="DSP48E1 block">
      <j l="113" />
    </i>
    <i t="Dual Port Memory Interpolation MAC FIR Filter Reference Design">
      <j l="203" />
    </i>
    <i t="Dual Port RAM block">
      <j l="114" />
    </i>
  </g>
  <g t="E" o="002">
    <i t="EDK">
      <i t="generating software drivers">
        <j l="39#270968" />
      </i>
      <i t="support from System Generator">
        <j l="40" />
      </i>
      <i t="writing a software program">
        <j l="39#270982" />
      </i>
    </i>
    <i t="EDK Export Tool">
      <j l="66" />
      <i t="exporting a pcore">
        <j l="40#270812" />
      </i>
    </i>
    <i t="EDK Import Wizard">
      <j l="40#272581" />
    </i>
    <i t="EDK Processor">
      <i t="exposing processor ports">
        <j l="40#270811" />
      </i>
      <i t="importing">
        <j l="40#275569" />
      </i>
    </i>
    <i t="EDK Processor block">
      <j l="115" />
    </i>
    <i t="Encrypted VHDL File">
      <i t="how to import as a Black Box">
        <j l="61#296988" />
      </i>
    </i>
    <i t="Ethernet-based HW Co-Sim">
      <j l="53#318504" />
    </i>
    <i t="Examples">
      <i t="M-Hwcosin">
        <j l="252#312028" />
      </i>
    </i>
    <i t="Export pcore">
      <i t="enable Custom Bus Interfaces">
        <j l="66#279853" />
      </i>
    </i>
    <i t="Exporting">
      <i t="a pcore">
        <j l="40#270812" />
      </i>
      <i t="a System Generator model as a pcore">
        <j l="39#270929" />
      </i>
    </i>
    <i t="Expose Clock Ports Option">
      <i t="tutorial">
        <j l="23#429874" />
      </i>
    </i>
    <i t="Expression block">
      <j l="116" />
    </i>
  </g>
  <g t="F" o="002">
    <i t="Fanout Reduction">
      <i t="for Clock Enable">
        <j l="29#407365" />
      </i>
    </i>
    <i t="Fast Fourier Transform 7.1 block">
      <j l="117" />
    </i>
    <i t="Fast Fourier Transform 8.0 block">
      <j l="118" />
    </i>
    <i t="FDATool">
      <i t="using in digital filter applications">
        <j l="33" />
      </i>
    </i>
    <i t="FDATool block">
      <j l="119" />
    </i>
    <i t="FIFO block">
      <j l="120" />
    </i>
    <i t="FIR Compiler 5.0 block">
      <j l="121" />
    </i>
    <i t="FIR Compiler 6.2 block">
      <j l="122" />
    </i>
    <i t="FIR Compiler 6.3 block">
      <j l="123" />
    </i>
    <i t="Floating-Point Blocks">
      <j l="71#2989105" />
    </i>
    <i t="Floating-Point Data Type">
      <i t="signal Groups">
        <j l="23#541381" />
      </i>
    </i>
    <i t="FPGA">
      <i t="a brief introduction">
        <j l="21" />
      </i>
      <i t="generating a bitstream">
        <j l="30#270796" />
      </i>
      <i t="notes for higher performance">
        <j l="29" />
      </i>
    </i>
    <i t="Frame-Based Acceleration">
      <i t="using Hardware Co-Sim">
        <j l="51" />
      </i>
    </i>
    <i t="From FIFO block">
      <j l="124" />
    </i>
    <i t="From Register block">
      <j l="125" />
    </i>
    <i t="Full Precision signal type">
      <j l="23#289622" />
    </i>
  </g>
  <g t="G" o="002">
    <i t="Gateway In block">
      <j l="126" />
    </i>
    <i t="Gateway Out block">
      <j l="127" />
    </i>
    <i t="Generating">
      <i t="an FPGA bitstream">
        <j l="30#270796" />
      </i>
      <i t="EDK software drivers">
        <j l="39#270968" />
      </i>
    </i>
    <i t="Generating an FPGA Bitstream">
      <i t="Generating an FPGA Bitstream">
        <j l="30#270796" />
      </i>
    </i>
  </g>
  <g t="H" o="002">
    <i t="Hardware">
      <i t="oversampling">
        <j l="23#272453" />
      </i>
    </i>
    <i t="Hardware Co-Sim">
      <j l="42#327121" />
      <i t="blocks">
        <j l="45" />
      </i>
      <i t="choosing a compilation target">
        <j l="44#271134" />
      </i>
      <i t="compiling shared memories">
        <j l="49#270900" />
      </i>
      <i t="co-simulating lockable shared memories">
        <j l="49#286614" />
      </i>
      <i t="co-simulating shared FIFOs">
        <j l="49#292187" />
      </i>
      <i t="co-simulating shared registers">
        <j l="49#270904" />
      </i>
      <i t="co-simulating unprotected shared memories">
        <j l="49#280046" />
      </i>
      <i t="installation">
        <j l="11#278808" />
      </i>
      <i t="Installing Software on the Host PC">
        <j l="53#347033" />
      </i>
      <i t="Installing the Proxy Executable for Linux Users">
        <j l="53#351668" />
      </i>
      <i t="invoking the code generator">
        <j l="44#271260" />
      </i>
      <i t="JTAG hardware requirements">
        <j l="55#315374" />
      </i>
      <i t="Loading the Sysgen HW Co-Sim Configuration Files">
        <j l="53#348001" />
      </i>
      <i t="M-code access to">
        <j l="252" />
      </i>
      <i t="Network-Based Ethernet">
        <j l="48#311776" />
      </i>
      <i t="Point-to-Point Ethernet">
        <j l="48#270898" />
      </i>
      <i t="processor integration">
        <j l="39#270948" />
      </i>
      <i t="restrictions on shared memories">
        <j l="49#280654" />
      </i>
      <i t="selecting the target clock  frequency">
        <j l="46#294725" />
      </i>
      <i t="Setting Up the Local Area Network on the PC">
        <j l="53#343195" />
      </i>
      <i t="shared memory support">
        <j l="49" />
      </i>
      <i t="using for frame-based acceleration">
        <j l="51" />
      </i>
      <i t="using for real-time signal processing">
        <j l="52" />
      </i>
      <i t="Xilinx tool flow settings">
        <j l="50" />
      </i>
    </i>
    <i t="Hardware Co-Simulation">
      <i t="M-code access toM-code access">
        <i t="to hardware co-simulation">
          <j l="252" />
        </i>
      </i>
    </i>
    <i t="Hardware Co-Simulation Compilation">
      <j l="67" />
    </i>
    <i t="Hardware Debugging">
      <i t="using ChipScope Pro">
        <j l="35" />
      </i>
    </i>
    <i t="Hardware Generation">
      <j l="39#270929" />
    </i>
    <i t="Hardware Generation Mode">
      <i t="EDK pcore">
        <j l="39#270929" />
      </i>
      <i t="HDL netlist">
        <j l="39#270941" />
      </i>
    </i>
    <i t="Hardware/Software Co-Design">
      <j l="38" />
      <i t="Examples">
        <i t="creating a MicroBlaze Peripheral in System Generator">
          <j l="41#337440" />
        </i>
        <i t="designing and simulating MicroBlaze Processor Systems">
          <j l="41#340448" />
        </i>
        <i t="using EDK">
          <j l="41#277534" />
        </i>
        <i t="using PicoBlase in System Generator">
          <j l="41#273115" />
        </i>
      </i>
    </i>
    <i t="HDL Co-Sim">
      <i t="configuring the HDL simulator">
        <j l="60#270770" />
      </i>
      <i t="co-simulating multiple black boxes">
        <j l="60#270771" />
      </i>
    </i>
    <i t="HDL Netlist Compilation">
      <j l="63" />
    </i>
    <i t="HDL Testbench">
      <j l="24#284113" />
    </i>
    <i t="Hierarchical Controls">
      <j l="24#273620" />
    </i>
    <i t="Histogram Charts">
      <i t="from Timing Analyzer">
        <j l="68#273607" />
        <j l="68#275593" />
      </i>
    </i>
    <i t="Hybrid DCM-CE  Option">
      <i t="reset pin">
        <j l="23#433245" />
      </i>
    </i>
    <i t="Hybrid DCM-CE Option">
      <i t="locked pin">
        <j l="23#433245" />
      </i>
      <i t="tutorial">
        <j l="23#419319" />
      </i>
    </i>
  </g>
  <g t="I" o="002">
    <i t="Implementing">
      <i t="a complete design">
        <j l="22#308106" />
      </i>
      <i t="part of a design">
        <j l="22#271303" />
      </i>
    </i>
    <i t="Importing">
      <i t="a System Generator design">
        <j l="26" />
      </i>
      <i t="an EDK processor">
        <j l="40#275569" />
      </i>
      <i t="an EDK project">
        <j l="39#270941" />
      </i>
    </i>
    <i t="Importing a System Generator Design">
      <j l="26" />
      <i t="integration design rules">
        <j l="26#410200" />
      </i>
      <i t="integration flow with Project Navigator">
        <j l="26#410203" />
      </i>
      <i t="step-by-step example">
        <j l="26#410429" />
      </i>
    </i>
    <i t="Indeterminate Probe block">
      <j l="128" />
    </i>
    <i t="Index Blocks">
      <j l="71#453674" />
    </i>
    <i t="Installation">
      <i t="Hardware Co-Sim">
        <j l="11#278808" />
      </i>
      <i t="Installing a KC705 Board for JTAG Hardware Co-Sim">
        <j l="54#357434" />
      </i>
      <i t="Installing a Spartan-3A DSP 1800A Starter Board for Hardware Co-Sim">
        <j l="53#318504" />
      </i>
      <i t="Installing am ML402 Board for JTAG Hardware Co-Sim">
        <j l="54#316300" />
      </i>
      <i t="Installing an ML605 Board for JTAG Hardware Co-Sim">
        <j l="54#329154" />
      </i>
      <i t="Installing an SP601/SP605 Board for Ethernet Hardware Co-Sim">
        <j l="53#338486" />
      </i>
      <i t="Installing an SP601/SP605 Board for JTAG Hardware Co-Sim">
        <j l="54#329846" />
      </i>
      <i t="software prerequisites">
        <j l="10" />
      </i>
    </i>
    <i t="Interleaver Deinterleaver 6.0 block">
      <j l="129" />
    </i>
    <i t="Interleaver Deinterleaver 7.0 block">
      <j l="130" />
    </i>
    <i t="Interpolation Filter Reference Design">
      <j l="204" />
    </i>
    <i t="Introduction">
      <i t="to FPGAs">
        <j l="21" />
      </i>
    </i>
    <i t="Inverter block">
      <j l="131" />
    </i>
    <i t="ISE Design Suite Installer">
      <j l="10" />
    </i>
  </g>
  <g t="J" o="002">
    <i t="JTAG Co-Simulation block">
      <j l="132" />
    </i>
    <i t="JTAG Hardware Co-Sim">
      <i t="board support package files">
        <j l="55#310173" />
      </i>
      <i t="Detecting New Board Packages">
        <j l="55#310455" />
      </i>
      <i t="installing board-support packages">
        <j l="55#310430" />
      </i>
      <i t="manually specifying board-specific ports">
        <j l="55#310332" />
      </i>
      <i t="obtaining platform information">
        <j l="55#310185" />
      </i>
      <i t="providing your own top-level">
        <j l="55#310404" />
      </i>
      <i t="supporting new boards">
        <j l="55" />
        <j l="55#315382" />
      </i>
    </i>
    <i t="JTAG-based HW Co-Sim">
      <j l="53#338486" />
      <j l="54#316300" />
      <j l="54#329154" />
      <j l="54#329846" />
      <j l="54#357434" />
    </i>
  </g>
  <g t="K" o="002">
    <i t="KC705 Board">
      <i t="Installation for JTAG HW Co-Sim">
        <j l="54#357434" />
      </i>
    </i>
  </g>
  <g t="L" o="002">
    <i t="LFSR block">
      <j l="133" />
    </i>
    <i t="Linux">
      <i t="Installing the Proxy Executable for Linux Users">
        <j l="53#351668" />
      </i>
    </i>
    <i t="Locked pin">
      <i t="Hybrid DCM-CE Option">
        <j l="23#433245" />
      </i>
    </i>
    <i t="Logical block">
      <j l="134" />
    </i>
    <i t="LogiCORE Versions">
      <j l="186" />
    </i>
  </g>
  <g t="M" o="002">
    <i t="Math blocks">
      <j l="71#456217" />
    </i>
    <i t="MATLAB">
      <i t="compiling into an FPGA">
        <j l="25" />
      </i>
      <i t="complex multiplier with latency">
        <j l="25#308247" />
      </i>
      <i t="disp function">
        <j l="25#308397" />
      </i>
      <i t="finite state machines">
        <j l="25#308313" />
      </i>
      <i t="FIR example">
        <j l="25#308347" />
      </i>
      <i t="optional input ports">
        <j l="25#533162" />
      </i>
      <i t="parameterizable accumulator">
        <j l="25#308338" />
      </i>
      <i t="passing parameters into the MCode block">
        <j l="25#308272" />
      </i>
      <i t="RPN calculator">
        <j l="25#308372" />
      </i>
      <i t="simple arithmetic operation">
        <j l="25#308238" />
      </i>
      <i t="simple selector">
        <j l="25#274413" />
      </i>
      <i t="simple shift operation">
        <j l="25#308256" />
      </i>
    </i>
    <i t="MATLAB Class">
      <i t="Hwcosim">
        <j l="252#290927" />
      </i>
      <i t="Shfifo">
        <j l="252#295921" />
      </i>
      <i t="Shmem">
        <j l="252#294925" />
      </i>
    </i>
    <i t="m-channel n-tap Transpose FIR Filter Reference Design">
      <j l="205" />
    </i>
    <i t="M-Code">
      <i t="access to Hardware Co-Sim">
        <j l="252" />
      </i>
      <i t="interfacing to hardware">
        <j l="252#287854" />
      </i>
    </i>
    <i t="MCode block">
      <j l="135" />
    </i>
    <i t="Mealy State Machine Reference Design">
      <j l="206" />
    </i>
    <i t="Memory blocks">
      <j l="71#456524" />
    </i>
    <i t="Memory Map Creation">
      <i t="for processor integration">
        <j l="39#270890" />
      </i>
    </i>
    <i t="Memory Map View">
      <i t="EDK Processor Block">
        <j l="115#551785" />
      </i>
    </i>
    <i t="Memory Stitching">
      <i t="From FIFO block">
        <j l="124#2982410" />
      </i>
      <i t="From Register block">
        <j l="125#2983158" />
      </i>
      <i t="Shared Memory block">
        <j l="165#2987970" />
      </i>
      <i t="To FIFO block">
        <j l="178#2988259" />
      </i>
      <i t="To Register block">
        <j l="179#2988577" />
      </i>
    </i>
    <i t="M-Function">
      <i t="black box configuration">
        <j l="59" />
      </i>
    </i>
    <i t="M-Hwcosim">
      <i t="automatic generation of testbench">
        <j l="252#289249" />
      </i>
      <i t="compiling hardware for">
        <j l="252#287833" />
      </i>
      <i t="data representation">
        <j l="252#287849" />
      </i>
      <i t="examples">
        <j l="252#312028" />
      </i>
      <i t="MATLAB class">
        <j l="252#290927" />
      </i>
      <i t="shared FIFO MATLAB class">
        <j l="252#295921" />
      </i>
      <i t="shared memory MATLAB Class">
        <j l="252#294925" />
      </i>
      <i t="simulation semantics">
        <j l="252#287843" />
      </i>
      <i t="utility functions">
        <j l="252#298689" />
      </i>
    </i>
    <i t="MicroBlaze">
      <i t="in System Generator tutorial">
        <j l="41#337440" />
      </i>
      <i t="System Design and Simulation">
        <j l="41#340448" />
      </i>
    </i>
    <i t="ML402 Board">
      <i t="Installation for JTAG HW Co-Sim">
        <j l="54#316300" />
      </i>
    </i>
    <i t="ML605 Board">
      <i t="Installation for JTAG HW Co-Sim">
        <j l="54#329154" />
      </i>
    </i>
    <i t="Modeling">
      <i t="bit-true and cycle-true">
        <j l="23#542269" />
      </i>
    </i>
    <i t="ModelSim block">
      <j l="136" />
    </i>
    <i t="Moore State Machine Reference Design">
      <j l="207" />
    </i>
    <i t="Mult block">
      <j l="137" />
    </i>
    <i t="Multipath Fading Channel Model Reference Design">
      <j l="208" />
    </i>
    <i t="Multiple Clock Applications">
      <j l="34#312903" />
    </i>
    <i t="Multiple Subsystem Generator block">
      <j l="138" />
    </i>
    <i t="Multirate Designs">
      <i t="color shading by signal rate">
        <j l="23#289634" />
      </i>
    </i>
    <i t="Multirate Models">
      <j l="23#272437" />
    </i>
    <i t="Mux block">
      <j l="139" />
    </i>
  </g>
  <g t="N" o="002">
    <i t="Negate block">
      <j l="140" />
    </i>
    <i t="Netlisting">
      <i t="multiple clock designs">
        <j l="34#312950" />
      </i>
    </i>
    <i t="Network Ethernet Co-simulation block">
      <j l="141" />
    </i>
    <i t="Network-Based Ethernet Hardware Co-Sim">
      <j l="48#311776" />
    </i>
    <i t="NGC Netlist Compilation">
      <j l="64" />
      <j l="64" />
    </i>
    <i t="Notes">
      <i t="for higher performance FPGA design">
        <j l="29" />
      </i>
    </i>
    <i t="n-tap Dual Port Memory MAC FIR Filter Reference Design">
      <j l="209" />
    </i>
    <i t="n-tap MAC FIR Filter Reference Design">
      <j l="210" />
    </i>
  </g>
  <g t="O" o="002">
    <i t="Opmode block">
      <j l="142" />
    </i>
    <i t="OutputFiles">
      <i t="produced by System Generator">
        <j l="24#283507" />
      </i>
    </i>
    <i t="Oversampling">
      <j l="23#272453" />
    </i>
  </g>
  <g t="P" o="002">
    <i t="Parallel to Serial block">
      <j l="143" />
    </i>
    <i t="Parameter Passing">
      <j l="23#273326" />
    </i>
    <i t="Parameters">
      <i t="common options">
        <j l="72" />
      </i>
    </i>
    <i t="Pause Simulation block">
      <j l="144" />
    </i>
    <i t="pcore">
      <i t="exporting">
        <j l="40#270812" />
      </i>
      <i t="exporting a System Generator model as a peripheral">
        <j l="39#270929" />
      </i>
    </i>
    <i t="Pcore">
      <i t="export as under development">
        <j l="66#279656" />
      </i>
    </i>
    <i t="PDF Documentation">
      <i t="for System Generator">
        <j l="0#275816" />
      </i>
    </i>
    <i t="PG API">
      <j l="249#282653" />
      <i t="Error/Warning Messages">
        <j l="251" />
      </i>
      <i t="Introduction">
        <j l="249#282731" />
      </i>
      <i t="xBlock">
        <j l="249#299991" />
      </i>
      <i t="xBlockHelp">
        <j l="249#307852" />
      </i>
      <i t="xInput">
        <j l="249#300242" />
      </i>
      <i t="xlsub2script">
        <j l="249#300302" />
      </i>
      <i t="xOutput">
        <j l="249#300259" />
      </i>
      <i t="xSignal">
        <j l="249#300279" />
      </i>
    </i>
    <i t="PG API Examples">
      <i t="Hello World">
        <j l="250" />
      </i>
      <i t="MACC">
        <j l="250#301428" />
      </i>
      <i t="MACC in a Masked Sybsystem">
        <j l="250#301680" />
      </i>
    </i>
    <i t="PicoBlaze">
      <i t="designing within System Generator">
        <j l="41#270767" />
      </i>
      <i t="in System Generator tutorial">
        <j l="41#273115" />
      </i>
      <i t="overview">
        <j l="41#272953" />
      </i>
    </i>
    <i t="PicoBlaze Instruction Display block">
      <j l="145" />
    </i>
    <i t="PicoBlaze Microcontroller block">
      <j l="146" />
    </i>
    <i t="Pipelining">
      <i t="saturation and rounding logic">
        <i t="multipliers">
          <j l="137#2983498" />
        </i>
      </i>
    </i>
    <i t="PlanAhead">
      <i t="generating a PPR file from System Generator">
        <j l="27" />
      </i>
    </i>
    <i t="PLB v4.6 Support">
      <i t="EDK Processor Block">
        <j l="115#1278815" />
      </i>
      <i t="Setting the Base Memory Space Address">
        <j l="115#2614681" />
      </i>
    </i>
    <i t="PLB-based pcore">
      <j l="38#292762" />
    </i>
    <i t="Point-to-Point Ethernet Co-Simulation block">
      <j l="147" />
    </i>
    <i t="Point-to-Point Ethernet HW Co-Sim">
      <j l="48#270898" />
    </i>
    <i t="Power Analysis">
      <i t="using XPower">
        <j l="68" />
      </i>
    </i>
    <i t="Processor Integration">
      <i t="Hardware Co-Sim">
        <j l="39#270948" />
      </i>
      <i t="hardware generation">
        <j l="39#270914" />
      </i>
      <i t="memory map creation">
        <j l="39#270890" />
      </i>
      <i t="using custom logic">
        <j l="39" />
      </i>
    </i>
    <i t="Programmatic Generation">
      <i t="of System Generator block diagrams">
        <j l="249#282653" />
      </i>
    </i>
    <i t="Project File">
      <i t="Generating a PlanAhead project file from System Generator">
        <j l="27" />
      </i>
    </i>
    <i t="Project Navigator">
      <i t="integration flow with System Generator">
        <j l="26#410203" />
      </i>
    </i>
    <i t="Puncture block">
      <j l="148" />
    </i>
  </g>
  <g t="R" o="002">
    <i t="Rate-Changing Blocks">
      <j l="23#272440" />
    </i>
    <i t="Real-Time Signal Processing">
      <i t="using Hardware Co-Sim">
        <j l="52" />
      </i>
    </i>
    <i t="Reciprocal block">
      <j l="149" />
    </i>
    <i t="Reciprocal SquareRoot block">
      <j l="150" />
    </i>
    <i t="Reducing">
      <i t="Clock Enable Fannout">
        <j l="29#407365" />
      </i>
    </i>
    <i t="Reed-Solomon Decoder 7.1 block">
      <j l="151" />
    </i>
    <i t="Reed-Solomon Decoder 8.0 block">
      <j l="152" />
    </i>
    <i t="Reed-Solomon Encoder 7.1 block">
      <j l="153" />
    </i>
    <i t="Reed-Solomon Encoder 8.0 block">
      <j l="154" />
    </i>
    <i t="Reference Blockset">
      <i t="Xilinx">
        <j l="23#319486" />
      </i>
    </i>
    <i t="Register block">
      <j l="155" />
      <j l="161" />
    </i>
    <i t="Registered Moore State Machine Reference Design">
      <j l="212" />
    </i>
    <i t="Reinterpret block">
      <j l="156" />
    </i>
    <i t="Relational block">
      <j l="157" />
    </i>
    <i t="Reset Generator block">
      <j l="158" />
    </i>
    <i t="Reset pin">
      <i t="Hybrid DCM-CE Option">
        <j l="23#433245" />
      </i>
    </i>
    <i t="Resource Estimation">
      <j l="23#270827" />
    </i>
    <i t="Resource Estimator block">
      <j l="159" />
    </i>
    <i t="ROM block">
      <j l="160" />
    </i>
    <i t="Rounding logic">
      <i t="pipelining">
        <j l="137#2983498" />
      </i>
    </i>
  </g>
  <g t="S" o="002">
    <i t="Sample Time block">
      <j l="162" />
    </i>
    <i t="Saturation Logic">
      <i t="pipelining">
        <j l="137#2983498" />
      </i>
    </i>
    <i t="SBD Builder">
      <i t="saving plugin files">
        <j l="55#310150" />
      </i>
      <i t="specifying board-specific I/O ports">
        <j l="55#310116" />
      </i>
    </i>
    <i t="Scale block">
      <j l="163" />
    </i>
    <i t="SDK Standalone">
      <i t="Migrating a software project from XPS">
        <j l="41#298640" />
      </i>
    </i>
    <i t="Serial to Parallel block">
      <j l="164" />
    </i>
    <i t="Shared Memory block">
      <j l="165" />
    </i>
    <i t="Shared Memory blocks">
      <j l="71#457189" />
    </i>
    <i t="Shared Memory Read block">
      <j l="166" />
    </i>
    <i t="Shared Memory Stitching">
      <i t="From FIFO block">
        <j l="124#2982410" />
      </i>
      <i t="From Register block">
        <j l="125#2983158" />
      </i>
      <i t="Shared Memory block">
        <j l="165#2987970" />
      </i>
      <i t="To FIFO block">
        <j l="178#2988259" />
      </i>
      <i t="To Register block">
        <j l="179#2988577" />
      </i>
    </i>
    <i t="Shared Memory Support">
      <i t="for HW Co-Sim">
        <j l="49" />
      </i>
    </i>
    <i t="Shared Memory Write block">
      <j l="167" />
    </i>
    <i t="Shift block">
      <j l="168" />
    </i>
    <i t="Signal Groups">
      <i t="AXI">
        <j l="23#559055" />
      </i>
      <i t="Floating-Point Data Type">
        <j l="23#541381" />
      </i>
    </i>
    <i t="Signal Types">
      <j l="23#319540" />
      <i t="displaying data types">
        <j l="23#289626" />
      </i>
      <i t="full precision">
        <j l="23#289622" />
      </i>
      <i t="gateway blocks">
        <j l="23#289620" />
      </i>
      <i t="user-specified precision">
        <j l="23#289622" />
      </i>
    </i>
    <i t="Simulation Multiplexer block">
      <j l="169" />
    </i>
    <i t="Simulink Blocks">
      <i t="supported by System Generator">
        <j l="71#1676454" />
      </i>
    </i>
    <i t="Simulink System Period">
      <j l="24#418203" />
    </i>
    <i t="Single Port RAM block">
      <j l="170" />
    </i>
    <i t="Single-Step Simulation block">
      <j l="171" />
    </i>
    <i t="Slice block">
      <j l="172" />
    </i>
    <i t="Software Project">
      <i t="migrating from XPS to SDK">
        <j l="41#298640" />
      </i>
    </i>
    <i t="SP601/SP605 Board">
      <i t="Installation for Ethernet Hardware C-Sim Co-Sim">
        <j l="53#338486" />
      </i>
      <i t="Installation for JTAG Hardware Co-Sim">
        <j l="54#329846" />
      </i>
    </i>
    <i t="Spartan-3A DSP 1800A Starter Board">
      <i t="Installation for Ethernet HW Co-Sim">
        <j l="53#318504" />
      </i>
    </i>
    <i t="SquareRoot block">
      <j l="173" />
    </i>
    <i t="Synchronization Mechanisms">
      <i t="indeterminate data">
        <j l="23#273160" />
      </i>
      <i t="valid ports">
        <j l="23#273156" />
      </i>
    </i>
    <i t="Synchronous Clocking">
      <j l="23#272463" />
      <i t="Clock Enable option">
        <j l="23#418025" />
      </i>
      <i t="Expose Clock Ports option">
        <j l="23#417926" />
        <j l="174#1306168" />
      </i>
      <i t="Hybrid DCM-CE  option">
        <j l="24#418230" />
        <j l="174#1306167" />
      </i>
      <i t="Hybrid DCM-CE option">
        <j l="23#439078" />
      </i>
    </i>
    <i t="System Generator">
      <i t="adding a block to a Configurable Subsystem">
        <j l="28#280231" />
      </i>
      <i t="and Configurable Subsystems">
        <j l="28" />
      </i>
      <i t="blocksets">
        <j l="23#270820" />
      </i>
      <i t="Cache">
        <j l="11#272067" />
      </i>
      <i t="changing versions">
        <j l="11#272082" />
      </i>
      <i t="defining a Configurable Subsystem">
        <j l="28#280176" />
      </i>
      <i t="deleting a block from a Configurable Subsystem">
        <j l="28#280217" />
      </i>
      <i t="displaying versions">
        <j l="11#272082" />
      </i>
      <i t="downloading the software">
        <j l="9#270907" />
      </i>
      <i t="generating hardware from Configurable Subsystems">
        <j l="28#280245" />
      </i>
      <i t="ISE Design Suite Installer">
        <j l="10" />
      </i>
      <i t="output files">
        <j l="24#283507" />
      </i>
      <i t="PDF documentation">
        <j l="0#275816" />
      </i>
      <i t="processing a design with physical design tools">
        <j l="30" />
      </i>
      <i t="resetting auto-generated Clock Enable logic">
        <j l="31" />
      </i>
      <i t="system-level modeling">
        <j l="23" />
      </i>
      <i t="using a Configurable Subsystem">
        <j l="28#280200" />
      </i>
    </i>
    <i t="System Generator Constraints">
      <i t="constraints file">
        <j l="24#284785" />
      </i>
      <i t="example">
        <j l="24#285383" />
      </i>
      <i t="IOB timing and placement">
        <j l="24#311558" />
      </i>
      <i t="multicycle path">
        <j l="24#284811" />
      </i>
      <i t="system clock period">
        <j l="24#284805" />
      </i>
    </i>
    <i t="System Generator Design Flows">
      <i t="algorithm exploration">
        <j l="22#271295" />
      </i>
      <i t="implementing a complete design">
        <j l="22#308106" />
      </i>
      <i t="implementing part of a larger design">
        <j l="22#271303" />
      </i>
    </i>
    <i t="System Generator GUI Utilities">
      <i t="Xilinx BlockAdd">
        <j l="245" />
        <j l="247" />
      </i>
      <i t="Xilinx Tools &gt; Save as blockAdd default">
        <j l="246" />
      </i>
    </i>
    <i t="System Generator token">
      <j l="174" />
      <i t="compiling and simulating">
        <j l="24#273553" />
      </i>
    </i>
    <i t="System Generator Utilities">
      <i t="xlAddTerms">
        <j l="224" />
      </i>
      <i t="xlCache">
        <j l="225" />
      </i>
      <i t="xlconfiguresolver">
        <j l="226" />
      </i>
      <i t="xlfda_denominator">
        <j l="227" />
      </i>
      <i t="xlfda_numerator">
        <j l="228" />
      </i>
      <i t="xlGenerateButton">
        <j l="229" />
      </i>
      <i t="xlgetparam">
        <j l="230" />
        <j l="231" />
      </i>
      <i t="xlGetReloadOrder">
        <j l="232" />
      </i>
      <i t="xlInstallPlugin">
        <j l="233" />
      </i>
      <i t="xlLoadChipScopeData">
        <j l="234" />
      </i>
      <i t="xlSBDBuilder">
        <j l="235" />
      </i>
      <i t="xlSetNonMemMap">
        <j l="236" />
      </i>
      <i t="xlsetparam">
        <j l="230" />
      </i>
      <i t="xlSetUseHDL">
        <j l="237" />
      </i>
      <i t="xlSwitchLibrary">
        <j l="238" />
      </i>
      <i t="xlTBUtils">
        <j l="239" />
      </i>
      <i t="xlTimingAnalysis">
        <j l="240" />
      </i>
      <i t="xlUpdateModel">
        <j l="241" />
      </i>
      <i t="xlVDMACreateProject">
        <j l="242" />
      </i>
      <i t="xlVersion">
        <j l="243" />
      </i>
    </i>
    <i t="System-Level Modeling">
      <j l="23" />
    </i>
  </g>
  <g t="T" o="002">
    <i t="Tapped Delay Lines">
      <j l="21#270972" />
    </i>
    <i t="TDM data streams">
      <j l="21#270972" />
    </i>
    <i t="Testbench">
      <i t="HDL">
        <j l="24#284113" />
      </i>
    </i>
    <i t="Threshold block">
      <j l="175" />
    </i>
    <i t="Time Division Demultiplexer block">
      <j l="176" />
    </i>
    <i t="Time Division Multiplexer block">
      <j l="177" />
    </i>
    <i t="Time-Division Multiplexed">
      <j l="21#270972" />
    </i>
    <i t="Timing Analysis">
      <i t="clock skew and jitter">
        <j l="68#276016" />
      </i>
      <i t="concepts review">
        <j l="68#276000" />
      </i>
      <i t="cross-probing">
        <j l="68#273560" />
      </i>
      <i t="displaying low-level names">
        <j l="68#273569" />
      </i>
      <i t="histogram charts">
        <j l="68#273607" />
        <j l="68#275593" />
      </i>
      <i t="improving failing paths">
        <j l="68#275593" />
      </i>
      <i t="observing slow paths">
        <j l="68#273533" />
      </i>
      <i t="path analysis example">
        <j l="68#276012" />
      </i>
      <i t="period and slack">
        <j l="68#276002" />
      </i>
      <i t="statistics">
        <j l="68#273641" />
      </i>
      <i t="trace report">
        <j l="68#273645" />
      </i>
    </i>
    <i t="Timing Analyzer">
      <i t="invoking on previously-generated data">
        <j l="68#276153" />
      </i>
    </i>
    <i t="Timing and Clocking">
      <j l="23#270824" />
    </i>
    <i t="Timing and Power Analysis">
      <i t="compilation type">
        <i t="Compiling for">
          <i t="timing and power analysis">
            <j l="68" />
          </i>
        </i>
      </i>
    </i>
    <i t="To FIFO block">
      <j l="178" />
    </i>
    <i t="To Register block">
      <j l="179" />
    </i>
    <i t="Tool Blocks">
      <j l="71#457429" />
    </i>
    <i t="Toolbar block">
      <j l="180" />
    </i>
    <i t="Trace Report">
      <i t="timing analysis">
        <j l="68#273645" />
      </i>
    </i>
    <i t="Tutorials">
      <i t="Black Box">
        <i t="Dynamic Black Boxes">
          <j l="61#282523" />
        </i>
        <i t="Importing a Core Generator Module">
          <j l="61#274983" />
        </i>
        <i t="Importing a Core Generator Module that Needs a VHDL Wrapper">
          <j l="61#275339" />
        </i>
        <i t="Importing a Verilog Module">
          <j l="61#282770" />
        </i>
        <i t="Importing a VHDL Module">
          <j l="61#282397" />
        </i>
        <i t="Importing, Simulating, and Exporting an Encrypted VHDL Module">
          <j l="61#296979" />
        </i>
        <i t="Simulating Several Black Boxes Simultaneously">
          <j l="61#282530" />
        </i>
      </i>
      <i t="ChipScope">
        <i t="Using ChipScope in System Generator">
          <j l="35#486885" />
        </i>
      </i>
      <i t="Clocking">
        <i t="Using the Clock Generator(DCM) Option">
          <j l="23#419319" />
        </i>
        <i t="Using the Expose Clock Ports Option">
          <j l="23#429874" />
        </i>
      </i>
      <i t="Hardware/Software Co-Design">
        <i t="Creating a MicroBlaze Peripheral in System Generator">
          <j l="41#337440" />
        </i>
        <i t="Creating a New XPS Project">
          <j l="41#277534" />
        </i>
        <i t="Designing and Simulating MicroBlaze Processor Systems">
          <j l="41#340448" />
        </i>
        <i t="Using PicoBlaze in System Generator">
          <j l="41#273115" />
        </i>
      </i>
      <i t="M-Hwcosim">
        <i t="Using MATLAB Hardware Co-Simulation">
          <j l="252#312029" />
        </i>
      </i>
      <i t="Using System Generator and SDK to Co-Debug an Embedded DSP Design">
        <j l="41#307207" />
      </i>
    </i>
  </g>
  <g t="U" o="002">
    <i t="Underdevelopment">
      <i t="export pcore as">
        <j l="66#279656" />
      </i>
    </i>
    <i t="Up Sample block">
      <j l="181" />
    </i>
    <i t="Using XFLOW">
      <j l="69#276575" />
    </i>
    <i t="Utility Functions">
      <i t="for M-Hwcosim">
        <j l="252#298689" />
      </i>
    </i>
  </g>
  <g t="V" o="002">
    <i t="Variable Clock Frequency">
      <i t="selecting for Hardware Co-Sim">
        <j l="46#294725" />
      </i>
    </i>
    <i t="VDMA Interface 4.0 block">
      <j l="182" />
    </i>
    <i t="Virtex Line Buffer (Imaging) Reference Design">
      <j l="213" />
    </i>
    <i t="Virtex2 5 Line Buffer (Imaging) Reference Design">
      <j l="215" />
    </i>
    <i t="Virtex2 Line Buffer (Imaging) Reference Design">
      <j l="214" />
    </i>
    <i t="Viterbi Decoder 7.0 block">
      <j l="183" />
    </i>
    <i t="Viterbi Decoder 8.0 block">
      <j l="184" />
    </i>
  </g>
  <g t="W" o="002">
    <i t="WaveScope block">
      <j l="185" />
    </i>
    <i t="White Gaussian Noise Generator (Communication) Reference Design">
      <j l="216" />
    </i>
    <i t="Wizards">
      <i t="Base System Builder">
        <j l="41#277558" />
      </i>
      <i t="Black Box Configuration">
        <j l="58" />
        <j l="61#276085" />
      </i>
      <i t="EDK Import">
        <j l="40#272581" />
      </i>
      <i t="XPS Import">
        <j l="41#277231" />
      </i>
    </i>
  </g>
  <g t="X" o="002">
    <i t="xBlock">
      <j l="249#299991" />
    </i>
    <i t="Xilinx">
      <i t="Blockset">
        <j l="23#271609" />
      </i>
      <i t="LogiCORE Versions">
        <j l="186" />
      </i>
      <i t="Reference Blockset">
        <j l="23#319486" />
        <j l="23#319486" />
      </i>
    </i>
    <i t="Xilinx Block Libraries">
      <i t="Basic Element blocks">
        <j l="71#2583018" />
        <j l="71#430929" />
      </i>
      <i t="Communication blocks">
        <j l="71#436013" />
      </i>
      <i t="Control Logic blocks">
        <j l="71#453498" />
      </i>
      <i t="Data Type blocks">
        <j l="71#638670" />
      </i>
      <i t="DSP blocks">
        <j l="71#456043" />
      </i>
      <i t="Floating-Point blocks">
        <j l="71#2989105" />
      </i>
      <i t="Index blocks">
        <j l="71#453674" />
      </i>
      <i t="Math blocks">
        <j l="71#456217" />
      </i>
      <i t="Memory blocks">
        <j l="71#456524" />
      </i>
      <i t="Shared Memory blocks">
        <j l="71#457189" />
      </i>
      <i t="Tool blocks">
        <j l="71#457429" />
      </i>
    </i>
    <i t="Xilinx BlockAdd">
      <j l="245" />
      <j l="247" />
    </i>
    <i t="Xilinx Blockset">
      <i t="Accumulator">
        <j l="74" />
      </i>
      <i t="Addressable Shift Register">
        <j l="75" />
      </i>
      <i t="AddSub">
        <j l="76" />
      </i>
      <i t="Assert">
        <j l="77" />
      </i>
      <i t="AXI FIFO">
        <j l="78" />
      </i>
      <i t="BitBasher">
        <j l="79" />
      </i>
      <i t="Black Box">
        <j l="80" />
      </i>
      <i t="ChipScope">
        <j l="81" />
      </i>
      <i t="CIC Compiler 2.0">
        <j l="82" />
      </i>
      <i t="CIC Compiler 3.0">
        <j l="83" />
      </i>
      <i t="Clock Enable Probe">
        <j l="84" />
      </i>
      <i t="Clock Probe">
        <j l="85" />
      </i>
      <i t="CMult">
        <j l="86" />
      </i>
      <i t="Complex Multiplier 3.1">
        <j l="87" />
      </i>
      <i t="Complex Multiplier 5.0">
        <j l="88" />
      </i>
      <i t="Concat">
        <j l="89" />
      </i>
      <i t="Configurable Subsystem Manager">
        <j l="90" />
      </i>
      <i t="Constant">
        <j l="91" />
      </i>
      <i t="Convert">
        <j l="92" />
      </i>
      <i t="Convolution Encoder 7.0">
        <j l="93" />
      </i>
      <i t="Convolution Encoder 8.0">
        <j l="94" />
      </i>
      <i t="CORDIC 4.0">
        <j l="95" />
      </i>
      <i t="CORDIC 5.0">
        <j l="96" />
      </i>
      <i t="Counter">
        <j l="97" />
      </i>
      <i t="DDS Compiler 4.0">
        <j l="98" />
      </i>
      <i t="DDS Compiler 5.0">
        <j l="99" />
      </i>
      <i t="Delay">
        <j l="100" />
      </i>
      <i t="Depuncture">
        <j l="101" />
      </i>
      <i t="Disregard Subsystem">
        <j l="102" />
      </i>
      <i t="Divide">
        <j l="103" />
      </i>
      <i t="Divider Generator 3.0">
        <j l="104" />
      </i>
      <i t="Divider Generator 4.0">
        <j l="105" />
      </i>
      <i t="Down Sample">
        <j l="106" />
      </i>
      <i t="DSP48">
        <j l="107" />
      </i>
      <i t="DSP48 Macro">
        <j l="108" />
      </i>
      <i t="DSP48 macro 2.0">
        <j l="109" />
      </i>
      <i t="DSP48 Macro 2.1">
        <j l="110" />
      </i>
      <i t="DSP48A">
        <j l="111" />
      </i>
      <i t="DSP48E">
        <j l="112" />
      </i>
      <i t="DSP48E1">
        <j l="113" />
      </i>
      <i t="Dual Port RAM">
        <j l="114" />
      </i>
      <i t="EDK Processor">
        <j l="115" />
      </i>
      <i t="Expression">
        <j l="116" />
      </i>
      <i t="Fast Fourier Transform 7.1">
        <j l="117" />
      </i>
      <i t="Fast Fourier Transform 8.0">
        <j l="118" />
      </i>
      <i t="FDATool">
        <j l="119" />
      </i>
      <i t="FIFO">
        <j l="120" />
      </i>
      <i t="FIR Compiler 5.0">
        <j l="121" />
      </i>
      <i t="FIR Compiler 6.2">
        <j l="122" />
      </i>
      <i t="FIR Compiler 6.3">
        <j l="123" />
      </i>
      <i t="From FIFO">
        <j l="124" />
      </i>
      <i t="From Register">
        <j l="125" />
      </i>
      <i t="Gateway In">
        <j l="126" />
      </i>
      <i t="Gateway Out">
        <j l="127" />
      </i>
      <i t="Indeterminate Probe">
        <j l="128" />
      </i>
      <i t="Interleaver Deinterleaver  6.0">
        <j l="129" />
      </i>
      <i t="Interleaver Deinterleaver  7.0">
        <j l="130" />
      </i>
      <i t="Inverter">
        <j l="131" />
      </i>
      <i t="JTAG Co-Simulation">
        <j l="132" />
      </i>
      <i t="LFSR">
        <j l="133" />
      </i>
      <i t="Logical">
        <j l="134" />
      </i>
      <i t="MCode">
        <j l="135" />
      </i>
      <i t="ModelSim">
        <j l="136" />
      </i>
      <i t="Mult">
        <j l="137" />
      </i>
      <i t="Multiple Subsystem Generator">
        <j l="138" />
      </i>
      <i t="Mux">
        <j l="139" />
      </i>
      <i t="Negate">
        <j l="140" />
      </i>
      <i t="Network Ethernet Co-simulation">
        <j l="141" />
      </i>
      <i t="Opmode">
        <j l="142" />
      </i>
      <i t="Parallel to Serial">
        <j l="143" />
      </i>
      <i t="Pause Simulation">
        <j l="144" />
      </i>
      <i t="PicoBlaze Instruction Display">
        <j l="145" />
      </i>
      <i t="PicoBlaze Microcontroller">
        <j l="146" />
      </i>
      <i t="Point-to-Point Ethernet Co-Simulation">
        <j l="147" />
      </i>
      <i t="Puncture">
        <j l="148" />
      </i>
      <i t="Reciprocal">
        <j l="149" />
      </i>
      <i t="Reciprocal SquareRoot">
        <j l="150" />
      </i>
      <i t="Reed-Solomon Decoder 7.1">
        <j l="151" />
      </i>
      <i t="Reed-Solomon Decoder 8.0">
        <j l="152" />
      </i>
      <i t="Reed-Solomon Encoder 7.1">
        <j l="153" />
      </i>
      <i t="Reed-Solomon Encoder 8.0">
        <j l="154" />
      </i>
      <i t="Register">
        <j l="155" />
        <j l="161" />
      </i>
      <i t="Reinterpret">
        <j l="156" />
      </i>
      <i t="Relational">
        <j l="157" />
      </i>
      <i t="Reset Generator">
        <j l="158" />
      </i>
      <i t="Resource Estimator">
        <j l="159" />
      </i>
      <i t="ROM">
        <j l="160" />
      </i>
      <i t="Sample Time">
        <j l="162" />
      </i>
      <i t="Scale">
        <j l="163" />
      </i>
      <i t="Serial to Parallel">
        <j l="164" />
      </i>
      <i t="Shared Memory">
        <j l="165" />
      </i>
      <i t="Shared Memory Read">
        <j l="166" />
      </i>
      <i t="Shared Memory Write">
        <j l="167" />
      </i>
      <i t="Shift">
        <j l="168" />
      </i>
      <i t="Simulation Multiplexer">
        <j l="169" />
      </i>
      <i t="Single Port RAM">
        <j l="170" />
      </i>
      <i t="Single-Step Simulation">
        <j l="171" />
      </i>
      <i t="Slice">
        <j l="172" />
      </i>
      <i t="SquareRoot">
        <j l="173" />
      </i>
      <i t="System Generator">
        <j l="174" />
      </i>
      <i t="Threshold">
        <j l="175" />
      </i>
      <i t="Time Division Demultiplexer">
        <j l="176" />
      </i>
      <i t="Time Division Multiplexer">
        <j l="177" />
      </i>
      <i t="To FIFO">
        <j l="178" />
      </i>
      <i t="To Register">
        <j l="179" />
      </i>
      <i t="Toolbar">
        <j l="180" />
      </i>
      <i t="Up Sample">
        <j l="181" />
      </i>
      <i t="VDMA Interface 4.0">
        <j l="182" />
      </i>
      <i t="Viterbi Decoder 7.0">
        <j l="183" />
      </i>
      <i t="Viterbi Decoder 8.0">
        <j l="184" />
      </i>
      <i t="WaveScope">
        <j l="185" />
      </i>
      <i t="XtremeDSP Analog to Digital Converter">
        <j l="218" />
      </i>
      <i t="XtremeDSP Co-Simulation">
        <j l="219" />
      </i>
      <i t="XtremeDSP Digital to Analog Converter">
        <j l="220" />
      </i>
      <i t="XtremeDSP External RAM">
        <j l="221" />
      </i>
      <i t="XtremeDSP LED Flasher">
        <j l="222" />
      </i>
    </i>
    <i t="Xilinx Blockset Libraries">
      <i t="organization of blocks">
        <j l="71" />
      </i>
    </i>
    <i t="Xilinx HDL Libraries">
      <i t="compiling">
        <j l="11#284751" />
      </i>
    </i>
    <i t="Xilinx Reference Design Library">
      <i t="2 Channel Decimate by 2 MAC FIR Filter">
        <j l="188" />
      </i>
      <i t="2n+1-tap Linear Phase MAC FIR Filter">
        <j l="189" />
      </i>
      <i t="2n-tap Linear Phase  MAC FIR Filter">
        <j l="190" />
      </i>
      <i t="2n-tap MAC FIR Filter">
        <j l="191" />
      </i>
      <i t="4-channel 8-tap Transpose FIR Filter">
        <j l="192" />
      </i>
      <i t="4n-tap MAC FIR Filter">
        <j l="193" />
      </i>
      <i t="5x5Filter">
        <j l="194" />
      </i>
      <i t="BPSK AWGN Channel">
        <j l="195" />
      </i>
      <i t="CIC Filter">
        <j l="196" />
      </i>
      <i t="Communication Designs">
        <j l="187#631815" />
      </i>
      <i t="Control Logic Designs">
        <j l="187#631840" />
      </i>
      <i t="Convolutional Encoder">
        <j l="197" />
      </i>
      <i t="CORDIC ATAN">
        <j l="198" />
      </i>
      <i t="CORDIC DIVIDER">
        <j l="199" />
      </i>
      <i t="CORDIC LOG">
        <j l="200" />
      </i>
      <i t="CORDIC SINCOS">
        <j l="201" />
      </i>
      <i t="CORDIC SQRT">
        <j l="202" />
      </i>
      <i t="DSP Designs">
        <j l="187#631865" />
      </i>
      <i t="Dual Port Memory Interpolation MAC FIR Filter">
        <j l="203" />
      </i>
      <i t="Imaging Designs">
        <j l="187#631930" />
      </i>
      <i t="Interpolation Filter">
        <j l="204" />
      </i>
      <i t="Math Designs">
        <j l="187#631955" />
      </i>
      <i t="m-channel n-tap Transpose FIR Filter">
        <j l="205" />
      </i>
      <i t="Mealy State Machine">
        <j l="206" />
      </i>
      <i t="Moore State Machine">
        <j l="207" />
      </i>
      <i t="Multipath Fading Channel Model">
        <j l="208" />
      </i>
      <i t="n-tap Dual Port Memory MAC FIR Filter">
        <j l="209" />
      </i>
      <i t="n-tap MAC FIR Filter">
        <j l="210" />
      </i>
      <i t="Registered Mealy State Machine">
        <j l="211" />
      </i>
      <i t="Registered Moore State Machine">
        <j l="212" />
      </i>
      <i t="Virtex Line Buffer (Imaging)">
        <j l="213" />
      </i>
      <i t="Virtex2 5 Line Buffer (Imaging)">
        <j l="215" />
      </i>
      <i t="Virtex2 Line Buffer (Imaging)">
        <j l="214" />
      </i>
      <i t="White Gaussian Noise Generator (Communication)">
        <j l="216" />
      </i>
    </i>
    <i t="Xilinx Tool Flow Settings">
      <i t="for HW Co-Sim">
        <j l="50" />
      </i>
    </i>
    <i t="Xilinx Tools &gt; Save as blockAdd default">
      <j l="246" />
    </i>
    <i t="xInput">
      <j l="249#300242" />
    </i>
    <i t="xlAddTerms">
      <j l="224" />
    </i>
    <i t="xlBlockHelp">
      <j l="249#307852" />
    </i>
    <i t="xlCache">
      <j l="225" />
    </i>
    <i t="xlCallChipScopeAnalyzer">
      <j l="69#276552" />
    </i>
    <i t="xlconfiguresolver">
      <j l="226" />
    </i>
    <i t="xlfda_denominator">
      <j l="227" />
    </i>
    <i t="xlfda_numerator">
      <j l="228" />
    </i>
    <i t="xlGenerateButton">
      <j l="229" />
    </i>
    <i t="xlgetparam">
      <j l="230" />
      <j l="231" />
    </i>
    <i t="xlGetReloadOrder">
      <j l="232" />
    </i>
    <i t="xlInstallPlugin">
      <j l="233" />
    </i>
    <i t="xlLoadChipScopeData">
      <j l="234" />
    </i>
    <i t="xlmax">
      <j l="25#274520" />
    </i>
    <i t="xlSBDBuilder">
      <j l="235" />
    </i>
    <i t="xlSetNonMemMap">
      <j l="236" />
    </i>
    <i t="xlsetparam">
      <j l="230" />
    </i>
    <i t="xlSetUseHDL">
      <j l="237" />
    </i>
    <i t="xlSimpleArith">
      <j l="25#308231" />
    </i>
    <i t="xlsub2script">
      <j l="249#300302" />
    </i>
    <i t="xlSwitchLibrary">
      <j l="238" />
    </i>
    <i t="xltarget">
      <i t="defining new Compilation Targets">
        <j l="69#276828" />
      </i>
    </i>
    <i t="xlTBUtils">
      <j l="239" />
    </i>
    <i t="xlTimingAnalysis">
      <j l="68#276153" />
      <j l="240" />
    </i>
    <i t="xltools_postgeneration">
      <j l="69#276528" />
      <j l="69#276533" />
      <j l="69#276542" />
    </i>
    <i t="xltools_target">
      <j l="69#276527" />
    </i>
    <i t="xlUpdateModel">
      <j l="241" />
    </i>
    <i t="xlVDMACreateProject">
      <j l="242" />
    </i>
    <i t="xlVersion">
      <j l="243" />
    </i>
    <i t="xOutput">
      <j l="249#300259" />
    </i>
    <i t="XPower">
      <i t="power analysis">
        <j l="68" />
      </i>
    </i>
    <i t="XPS Import Wizard">
      <j l="41#277231" />
    </i>
    <i t="xSignal">
      <j l="249#300279" />
    </i>
    <i t="XtremeDSP Analog to Digital Converter block">
      <j l="218" />
    </i>
    <i t="XtremeDSP Co-Simulation block">
      <j l="219" />
    </i>
    <i t="XtremeDSP Digital to Analog Converter block">
      <j l="220" />
    </i>
    <i t="XtremeDSP External RAM block">
      <j l="221" />
    </i>
    <i t="XtremeDSP LED Flasher block">
      <j l="222" />
    </i>
  </g>
</WebWorksHelpIX>