Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct  4 15:54:36 2022
| Host         : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 114
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-2    | Warning  | Asynchronous driver check     | 110        |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-2#1 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_0/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_0/inst/pm_wrapper/xysf_12/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_1/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_1/inst/pm_wrapper/xysf_12/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#25 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#26 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#27 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#28 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#29 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#30 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#31 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#32 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#33 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#34 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#35 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#36 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_2/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_2/inst/pm_wrapper/xysf_12/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#37 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#38 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#39 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#40 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#41 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#42 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#43 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#44 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_4/inst/pm_wrapper/addra_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#45 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#46 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#47 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#48 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#49 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#50 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#51 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#52 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#53 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#54 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_4/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_4/inst/pm_wrapper/xysf_12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#55 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#56 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#57 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#58 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#59 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#60 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#61 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#62 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_5/inst/pm_wrapper/addra_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#63 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#64 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#65 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#66 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#67 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#68 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#69 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#70 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#71 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#72 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_5/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_5/inst/pm_wrapper/xysf_12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#73 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#74 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#75 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#76 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#77 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#78 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#79 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#80 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_7/inst/pm_wrapper/addra_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#81 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#82 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#83 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#84 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#85 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#86 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#87 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#88 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#89 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#90 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#91 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_7/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_7/inst/pm_wrapper/xysf_12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#92 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#93 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#94 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#95 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#96 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#97 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#98 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#99 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/addra_reg input pin design_1_i/zcu104_8/inst/pm_wrapper/addra_reg/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#100 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#101 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#102 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#103 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#104 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#105 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_1 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_1/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#106 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_12/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#107 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_12/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#108 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_12/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#109 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_12/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#110 Warning
Asynchronous driver check  
DSP design_1_i/zcu104_8/inst/pm_wrapper/xysf_12 input pin design_1_i/zcu104_8/inst/pm_wrapper/xysf_12/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ser_rx_0 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ser_rx_1 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on ser_tx_0 relative to clock(s) clk_pl_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ser_tx_1 relative to clock(s) clk_pl_0
Related violations: <none>


