{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749586818815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749586818822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 17:20:18 2025 " "Processing started: Tue Jun 10 17:20:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749586818822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586818822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586818822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749586819026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749586819026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/TopDE.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluControl aluControl Uniciclo.v(27) " "Verilog HDL Declaration information at Uniciclo.v(27): object \"AluControl\" differs only in case from object \"aluControl\" in the same scope" {  } { { "Uniciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Uniciclo.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749586823738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file uniciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uniciclo " "Found entity 1: Uniciclo" {  } { { "Uniciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Uniciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiciclo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiciclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiciclo " "Found entity 1: Multiciclo" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Pipeline.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(37) " "Verilog HDL information at Registers.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Registers.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Registers.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Registers.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rami.v 1 1 " "Found 1 design units, including 1 entities, in source file rami.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramI " "Found entity 1: ramI" {  } { { "ramI.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramd.v 1 1 " "Found 1 design units, including 1 entities, in source file ramd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramD " "Found entity 1: ramD" {  } { { "ramD.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ramD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUControl " "Found entity 1: CPUControl" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749586823742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wOrigAUla Multiciclo.v(97) " "Verilog HDL Implicit Net warning at Multiciclo.v(97): created implicit net for \"wOrigAUla\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wOrigBUla Multiciclo.v(98) " "Verilog HDL Implicit Net warning at Multiciclo.v(98): created implicit net for \"wOrigBUla\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wSaidaULA Multiciclo.v(141) " "Verilog HDL Implicit Net warning at Multiciclo.v(141): created implicit net for \"wSaidaULA\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiciclo " "Elaborating entity \"Multiciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749586823764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OPCODE Multiciclo.v(20) " "Verilog HDL or VHDL warning at Multiciclo.v(20): object \"OPCODE\" assigned a value but never read" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749586823764 "|Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FUNCT7 Multiciclo.v(21) " "Verilog HDL or VHDL warning at Multiciclo.v(21): object \"FUNCT7\" assigned a value but never read" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749586823764 "|Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FUNCT3 Multiciclo.v(22) " "Verilog HDL or VHDL warning at Multiciclo.v(22): object \"FUNCT3\" assigned a value but never read" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749586823764 "|Multiciclo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wEndereco Multiciclo.v(32) " "Verilog HDL or VHDL warning at Multiciclo.v(32): object \"wEndereco\" assigned a value but never read" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749586823764 "|Multiciclo"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wDadoMem Multiciclo.v(32) " "Verilog HDL warning at Multiciclo.v(32): object wDadoMem used but never assigned" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749586823764 "|Multiciclo"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wOrigAULA Multiciclo.v(35) " "Verilog HDL warning at Multiciclo.v(35): object wOrigAULA used but never assigned" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749586823766 "|Multiciclo"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wOrigBULA Multiciclo.v(35) " "Verilog HDL warning at Multiciclo.v(35): object wOrigBULA used but never assigned" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1749586823766 "|Multiciclo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado Multiciclo.v(57) " "Verilog HDL Always Construct warning at Multiciclo.v(57): inferring latch(es) for variable \"estado\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749586823766 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wDadoMem 0 Multiciclo.v(32) " "Net \"wDadoMem\" at Multiciclo.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749586823768 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigAULA.01 0 Multiciclo.v(35) " "Net \"wOrigAULA.01\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749586823768 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigAULA.10 0 Multiciclo.v(35) " "Net \"wOrigAULA.10\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749586823768 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigBULA.01 0 Multiciclo.v(35) " "Net \"wOrigBULA.01\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749586823768 "|Multiciclo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wOrigBULA.10 0 Multiciclo.v(35) " "Net \"wOrigBULA.10\" at Multiciclo.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749586823768 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[0\] Multiciclo.v(57) " "Inferred latch for \"estado\[0\]\" at Multiciclo.v(57)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823770 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[1\] Multiciclo.v(57) " "Inferred latch for \"estado\[1\]\" at Multiciclo.v(57)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823770 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[2\] Multiciclo.v(57) " "Inferred latch for \"estado\[2\]\" at Multiciclo.v(57)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823770 "|Multiciclo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado\[3\] Multiciclo.v(57) " "Inferred latch for \"estado\[3\]\" at Multiciclo.v(57)" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586823770 "|Multiciclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUControl CPUControl:controle_multiciclo " "Elaborating entity \"CPUControl\" for hierarchy \"CPUControl:controle_multiciclo\"" {  } { { "Multiciclo.v" "controle_multiciclo" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mem2Reg CPUControl.v(10) " "Output port \"Mem2Reg\" at CPUControl.v(10) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUOp CPUControl.v(10) " "Output port \"ALUOp\" at CPUControl.v(10) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OrigAUla CPUControl.v(10) " "Output port \"OrigAUla\" at CPUControl.v(10) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OrigBUla CPUControl.v(11) " "Output port \"OrigBUla\" at CPUControl.v(11) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscrevePCCond CPUControl.v(8) " "Output port \"EscrevePCCond\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscrevePC CPUControl.v(8) " "Output port \"EscrevePC\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IouD CPUControl.v(8) " "Output port \"IouD\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscreveMem CPUControl.v(8) " "Output port \"EscreveMem\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LeMem CPUControl.v(8) " "Output port \"LeMem\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscreveIR CPUControl.v(8) " "Output port \"EscreveIR\" at CPUControl.v(8) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OrigPC CPUControl.v(9) " "Output port \"OrigPC\" at CPUControl.v(9) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscrevePCB CPUControl.v(9) " "Output port \"EscrevePCB\" at CPUControl.v(9) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EscreveReg CPUControl.v(9) " "Output port \"EscreveReg\" at CPUControl.v(9) has no driver" {  } { { "CPUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/CPUControl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|CPUControl:controle_multiciclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:aluControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:aluControl\"" {  } { { "Multiciclo.v" "aluControl" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(30) " "Verilog HDL assignment warning at ALUControl.v(30): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALUControl.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|ALUControl:aluControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ALUControl.v(33) " "Verilog HDL assignment warning at ALUControl.v(33): truncated value with size 32 to match size of target (5)" {  } { { "ALUControl.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/ALUControl.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 "|Multiciclo|ALUControl:aluControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:bancoRegister " "Elaborating entity \"Registers\" for hierarchy \"Registers:bancoRegister\"" {  } { { "Multiciclo.v" "bancoRegister" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:imGerador " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:imGerador\"" {  } { { "Multiciclo.v" "imGerador" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula\"" {  } { { "Multiciclo.v" "ula" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586823790 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749586824100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[2\] GND " "Pin \"PC\[2\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[3\] GND " "Pin \"PC\[3\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[4\] GND " "Pin \"PC\[4\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[5\] GND " "Pin \"PC\[5\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[6\] GND " "Pin \"PC\[6\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[7\] GND " "Pin \"PC\[7\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[8\] GND " "Pin \"PC\[8\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[9\] GND " "Pin \"PC\[9\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[10\] GND " "Pin \"PC\[10\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[11\] GND " "Pin \"PC\[11\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[12\] GND " "Pin \"PC\[12\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[13\] GND " "Pin \"PC\[13\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[14\] GND " "Pin \"PC\[14\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[15\] GND " "Pin \"PC\[15\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[16\] GND " "Pin \"PC\[16\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[17\] GND " "Pin \"PC\[17\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[18\] GND " "Pin \"PC\[18\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[19\] GND " "Pin \"PC\[19\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[20\] GND " "Pin \"PC\[20\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[21\] GND " "Pin \"PC\[21\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[22\] VCC " "Pin \"PC\[22\]\" is stuck at VCC" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[23\] GND " "Pin \"PC\[23\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[24\] GND " "Pin \"PC\[24\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[25\] GND " "Pin \"PC\[25\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[26\] GND " "Pin \"PC\[26\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[27\] GND " "Pin \"PC\[27\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[28\] GND " "Pin \"PC\[28\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[29\] GND " "Pin \"PC\[29\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[30\] GND " "Pin \"PC\[30\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[31\] GND " "Pin \"PC\[31\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|PC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[0\] GND " "Pin \"Instr\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[1\] GND " "Pin \"Instr\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[2\] GND " "Pin \"Instr\[2\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[3\] GND " "Pin \"Instr\[3\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[4\] GND " "Pin \"Instr\[4\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[5\] GND " "Pin \"Instr\[5\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[6\] GND " "Pin \"Instr\[6\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[7\] GND " "Pin \"Instr\[7\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[8\] GND " "Pin \"Instr\[8\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[9\] GND " "Pin \"Instr\[9\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[10\] GND " "Pin \"Instr\[10\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[11\] GND " "Pin \"Instr\[11\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[12\] GND " "Pin \"Instr\[12\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[13\] GND " "Pin \"Instr\[13\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[14\] GND " "Pin \"Instr\[14\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[15\] GND " "Pin \"Instr\[15\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[16\] GND " "Pin \"Instr\[16\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[17\] GND " "Pin \"Instr\[17\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[18\] GND " "Pin \"Instr\[18\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[19\] GND " "Pin \"Instr\[19\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[20\] GND " "Pin \"Instr\[20\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[21\] GND " "Pin \"Instr\[21\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[22\] GND " "Pin \"Instr\[22\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[23\] GND " "Pin \"Instr\[23\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[24\] GND " "Pin \"Instr\[24\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[25\] GND " "Pin \"Instr\[25\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[26\] GND " "Pin \"Instr\[26\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[27\] GND " "Pin \"Instr\[27\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[28\] GND " "Pin \"Instr\[28\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[29\] GND " "Pin \"Instr\[29\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[30\] GND " "Pin \"Instr\[30\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instr\[31\] GND " "Pin \"Instr\[31\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|Instr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[0\] GND " "Pin \"regout\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[1\] GND " "Pin \"regout\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[10\] GND " "Pin \"regout\[10\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[11\] GND " "Pin \"regout\[11\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[12\] GND " "Pin \"regout\[12\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[13\] GND " "Pin \"regout\[13\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[14\] GND " "Pin \"regout\[14\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[15\] GND " "Pin \"regout\[15\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[17\] GND " "Pin \"regout\[17\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[18\] GND " "Pin \"regout\[18\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[19\] GND " "Pin \"regout\[19\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[20\] GND " "Pin \"regout\[20\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[21\] GND " "Pin \"regout\[21\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[22\] GND " "Pin \"regout\[22\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[23\] GND " "Pin \"regout\[23\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[24\] GND " "Pin \"regout\[24\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[25\] GND " "Pin \"regout\[25\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[26\] GND " "Pin \"regout\[26\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[27\] GND " "Pin \"regout\[27\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[29\] GND " "Pin \"regout\[29\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[30\] GND " "Pin \"regout\[30\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regout\[31\] GND " "Pin \"regout\[31\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|regout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[0\] GND " "Pin \"estado\[0\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|estado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[1\] GND " "Pin \"estado\[1\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[2\] GND " "Pin \"estado\[2\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[3\] GND " "Pin \"estado\[3\]\" is stuck at GND" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749586824105 "|Multiciclo|estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749586824105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749586824162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749586824390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586824412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749586824473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749586824473 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clockCPU " "No output dependent on input pin \"clockCPU\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749586824502 "|Multiciclo|clockCPU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clockMem " "No output dependent on input pin \"clockMem\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749586824502 "|Multiciclo|clockMem"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Multiciclo.v" "" { Text "C:/Users/willyanmarques/Documents/Dev/OAC-2025.1/Lab3/TopDE_restored/Multiciclo.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749586824502 "|Multiciclo|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749586824502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749586824502 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749586824502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749586824502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749586824502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749586824512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 17:20:24 2025 " "Processing ended: Tue Jun 10 17:20:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749586824512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749586824512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749586824512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749586824512 ""}
