Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 824e2c52fee14aeeb0c23e19c6ea2648 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sram_tb_behav xil_defaultlib.sram_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_types
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.sram [sram_default]
Compiling architecture behavioral of entity xil_defaultlib.sram_tb
Built simulation snapshot sram_tb_behav
