Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug  6 13:52:52 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            2 |
|      5 |            1 |
|      6 |            2 |
|      7 |            1 |
|     10 |            1 |
|     11 |            1 |
|     12 |            3 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              97 |           26 |
| Yes          | No                    | No                     |              59 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             155 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|   Clock Signal   |               Enable Signal              |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+
|  JC_IBUF_BUFG[2] |                                          |                                           |                1 |              1 |
|  clk_IBUF_BUFG   | Uultrasonic_proximity/outtogg            | Uultrasonic_proximity/outcnt[9]_i_1_n_0   |                1 |              1 |
|  clk_IBUF_BUFG   |                                          | led_OBUF[8]                               |                1 |              2 |
|  clk_IBUF_BUFG   | us_state                                 |                                           |                3 |              4 |
|  clk_IBUF_BUFG   | FSM_onehot_brk_state[3]_i_1_n_0          |                                           |                1 |              4 |
|  clk_IBUF_BUFG   | FSM_onehot_st_state[4]_i_1_n_0           |                                           |                1 |              5 |
|  clk_IBUF_BUFG   | rev_state                                |                                           |                3 |              6 |
|  clk_IBUF_BUFG   | tur_state                                |                                           |                3 |              6 |
|  clk_IBUF_BUFG   | Uultrasonic_proximity/outupreg           |                                           |                2 |              7 |
|  clk_IBUF_BUFG   |                                          | Uultrasonic_proximity/outcnt[9]_i_1_n_0   |                3 |             10 |
|  clk_IBUF_BUFG   | Directions/update                        |                                           |                5 |             11 |
|  clk_IBUF_BUFG   | FSM_onehot_tur_state_reg_n_0_[2]         | FSM_onehot_tur_state_reg_n_0_[1]          |                5 |             12 |
|  clk_IBUF_BUFG   | FSM_onehot_brk_state_reg_n_0_[2]         | FSM_onehot_brk_state_reg_n_0_[1]          |                4 |             12 |
|  clk_IBUF_BUFG   | FSM_onehot_rev_state_reg_n_0_[2]         | FSM_onehot_rev_state_reg_n_0_[1]          |                5 |             12 |
|  clk_IBUF_BUFG   |                                          | Directions/countLeft[0]_i_1_n_0           |                4 |             16 |
|  clk_IBUF_BUFG   |                                          | Directions/countRight[0]_i_1_n_0          |                4 |             16 |
|  clk_IBUF_BUFG   | brk_cnt                                  | brk_cnt[27]_i_1_n_0                       |                8 |             16 |
|  clk_IBUF_BUFG   | rev_cnt                                  | rev_cnt[27]_i_1_n_0                       |                8 |             16 |
|  clk_IBUF_BUFG   | tur_cnt                                  | tur_cnt[27]_i_1_n_0                       |                8 |             16 |
|  clk_IBUF_BUFG   | Uultrasonic_proximity/countf[15]_i_1_n_0 |                                           |                4 |             16 |
|  clk_IBUF_BUFG   | Uultrasonic_proximity/count              | Uultrasonic_proximity/count[0]_i_1__1_n_0 |                6 |             22 |
|  clk_IBUF_BUFG   | Ucarriage/count0                         | Ucarriage/count                           |                6 |             23 |
|  clk_IBUF_BUFG   |                                          | Surface/stall_detect/count[0]_i_1__0_n_0  |                7 |             25 |
|  clk_IBUF_BUFG   | Ucarriage/magcnt                         | Ucarriage/magcnt[23]_i_1_n_0              |                7 |             25 |
|  clk_IBUF_BUFG   |                                          | Ucarriage/safreg[0]_i_1_n_0               |                7 |             28 |
|  clk_IBUF_BUFG   |                                          |                                           |               37 |             99 |
+------------------+------------------------------------------+-------------------------------------------+------------------+----------------+


