Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Sep 30 07:22:13 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_multicore_multicycle_wrapper_control_sets_placed.rpt
| Design       : design_1_multicore_multicycle_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   213 |
|    Minimum number of control sets                        |   213 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   489 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   213 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     7 |
| >= 16              |   114 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             315 |          148 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             239 |          109 |
| Yes          | No                    | No                     |            3061 |          970 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2736 |          852 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                                                                     Enable Signal                                                                                     |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                 |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                              |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/i_safe_d_i_rd_2_reg_20045_reg[1]                                                |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rd_2_reg_20045_reg[0]_0                                 |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/i_safe_d_i_rd_2_reg_20045_reg[0]                                                |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/i_safe_d_i_rd_2_reg_20045_reg[1]_0                                              |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                              | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                            |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/push                                                                                    | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_predicate_pred5449_state9_reg                                                        | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_32                                     |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                     |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                          |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                             | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                                             |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                          | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rd_2_reg_20045_reg[1]_1                                 |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rd_2_reg_20045_reg[1]_0                                 |                2 |              4 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                          | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              4 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter1_reg_0[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/SS[0]                                                              |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/i_to_e_is_valid_1_reg_20105_reg[0][0]                                                    |                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                1 |              5 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              5 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]_0                                                                       |                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/trunc_ln100_reg_19911_reg[1]_0                                     |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/trunc_ln100_reg_19911_reg[0]                                       |                4 |              8 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/trunc_ln100_reg_19911_reg[1]                                       |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                    | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                3 |              8 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Read_Reg_Rst                                                                                                             |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                        | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                2 |              8 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                4 |              9 |         2.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                  |                2 |             10 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                |                2 |             10 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_condition_6057                                                                        | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_phi_reg_pp0_iter1_d_i_type_reg_11445_reg[1]                                  |                6 |             11 |         1.83 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/d_i_func7_1_fu_6580                                                                      |                                                                                                                                                                              |                6 |             11 |         1.83 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             12 |         1.71 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0[0]                                                                |                                                                                                                                                                              |                7 |             15 |         2.14 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               12 |             15 |         1.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/i_safe_is_full_3_reg_20026_reg[0]_0[0]                                                   |                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/f_to_d_is_jal_reg_20174_reg[0][0]                                                        |                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/E[0]                                                                                        |                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/m_to_w_rd_reg_20166_pp0_iter2_reg_reg[0]_0                                      |                6 |             16 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/trunc_ln90_reg_19937_reg[1]_0                                      |                6 |             16 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/m_to_w_rd_reg_20166_reg[0]                                                      |                6 |             16 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/m_to_w_is_load_reg_20162_reg[0]                                                 |                7 |             16 |         2.29 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/m_to_w_rd_reg_20166_pp0_iter2_reg_reg[0]                                        |                9 |             16 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/trunc_ln90_reg_19937_reg[1]                                        |                5 |             16 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/i_to_e_is_valid_reg_1382_pp0_iter1_reg_reg[0][0]                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_enable_reg_pp0_iter1_reg_0[0]                                                |                7 |             17 |         2.43 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                7 |             20 |         2.86 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                          |                8 |             20 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                              |               10 |             21 |         2.10 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/d_to_i_is_valid_1_fu_822_reg[0]                                             |                                                                                                                                                                              |                8 |             23 |         2.88 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                              |               10 |             24 |         2.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_predicate_pred5449_state9_reg                                                        |                                                                                                                                                                              |               17 |             28 |         1.65 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/i_to_e_is_valid_reg_1382_pp0_iter1_reg_reg[0][0]                                         |                                                                                                                                                                              |                6 |             30 |         5.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_condition_6057                                                                        |                                                                                                                                                                              |               12 |             30 |         2.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/reg_file_11_fu_506                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/int_ap_start_reg                                                                   |               12 |             31 |         2.58 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_9[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                8 |             32 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/e_to_m_is_valid_reg_987_reg[0][0]                                           |                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               14 |             32 |         2.29 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               13 |             32 |         2.46 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_enable_reg_pp0_iter3_reg[0]                                                           |                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_enable_reg_pp0_iter2_reg[0]                                                           |                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_17[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_26[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               10 |             32 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_25[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_24[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               10 |             32 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_23[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               10 |             32 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_22[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               12 |             32 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_21[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                6 |             32 |         5.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_2[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               13 |             32 |         2.46 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_19[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_18[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               10 |             32 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_8[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               12 |             32 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_16[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                8 |             32 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_15[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               11 |             32 |         2.91 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_14[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_13[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               12 |             32 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_12[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                7 |             32 |         4.57 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_11[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               11 |             32 |         2.91 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_10[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_1[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               12 |             32 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_0[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               13 |             32 |         2.46 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_7[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               15 |             32 |         2.13 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_27[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg[0]                                              | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               11 |             32 |         2.91 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_28[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               10 |             32 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_29[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               13 |             32 |         2.46 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_6[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               16 |             32 |         2.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_3[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               12 |             32 |         2.67 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_20[0]                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |                9 |             32 |         3.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_4[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               14 |             32 |         2.29 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_enable_reg_pp0_iter3_reg_5[0]                                            | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               18 |             32 |         1.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                                              |               12 |             33 |         2.75 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                              |               11 |             33 |         3.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                                              |               13 |             33 |         2.54 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/E[0]                                                                        |                                                                                                                                                                              |               10 |             35 |         3.50 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                              |               15 |             35 |         2.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                                              |               11 |             35 |         3.18 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                              |               15 |             35 |         2.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_enable_reg_pp0_iter1_reg_2[0]                                                         |                                                                                                                                                                              |               25 |             36 |         1.44 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                5 |             37 |         7.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push_1                                                           |                                                                                                                                                                              |                5 |             37 |         7.40 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/e_to_m_is_load_reg_19884_reg[0][0]                                          |                                                                                                                                                                              |                9 |             38 |         4.22 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_CS_fsm_reg[0]_rep[0]                                                                 |                                                                                                                                                                              |               11 |             40 |         3.64 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_has_no_dest_2_reg_20097_reg[0][0]                                |                                                                                                                                                                              |               13 |             44 |         3.38 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                              |                9 |             47 |         5.22 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                              |                9 |             47 |         5.22 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               12 |             52 |         4.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               12 |             52 |         4.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                              |               16 |             52 |         3.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                              |               11 |             52 |         4.73 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               10 |             53 |         5.30 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               10 |             53 |         5.30 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/sel                                                                         |                                                                                                                                                                              |               19 |             56 |         2.95 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push_0                                                                       |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                9 |             63 |         7.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                9 |             63 |         7.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               26 |             64 |         2.46 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                      |                                                                                                                                                                              |               22 |             64 |         2.91 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                    | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               20 |             64 |         3.20 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_2[0]                                                                         |                                                                                                                                                                              |               41 |             64 |         1.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                |                                                                                                                                                                              |               21 |             64 |         3.05 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/sel                                                                         | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/flow_control_loop_delay_pipe_U/d_to_i_is_valid_1_fu_8220                                                          |               16 |             64 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                       |                                                                                                                                                                              |               25 |             64 |         2.56 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/and_ln41_1_reg_20115_pp0_iter5_reg_reg[0]__0[0]                                          | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               15 |             64 |         4.27 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                 |                                                                                                                                                                              |               22 |             64 |         2.91 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               27 |             64 |         2.37 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                                              |               23 |             66 |         2.87 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |                9 |             66 |         7.33 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                                              |               20 |             66 |         3.30 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                                              |               13 |             68 |         5.23 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                              |               17 |             68 |         4.00 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               19 |             68 |         3.58 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                              |               14 |             68 |         4.86 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               19 |             71 |         3.74 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               19 |             71 |         3.74 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               19 |             77 |         4.05 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               16 |             77 |         4.81 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                     | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               35 |            104 |         2.97 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                      | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               32 |            104 |         3.25 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                               |               51 |            113 |         2.22 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[1]                                                                         |                                                                                                                                                                              |               61 |            158 |         2.59 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                       |                                                                                                                                                                              |              149 |            318 |         2.13 |
|  design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK0 | design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/f_from_d_is_valid_fu_8301                                                   |                                                                                                                                                                              |              213 |           1139 |         5.35 |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


