
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000582c  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08005a84  08005a84  00006a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f10  08005f10  0000702c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f10  08005f10  00006f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f18  08005f18  0000702c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f18  08005f18  00006f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f1c  08005f1c  00006f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  08005f20  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006280  20000030  08005f4c  00007030  2**4
                  ALLOC
 10 ._user_heap_stack 00000600  200062b0  08005f4c  000072b0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000702c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d134  00000000  00000000  00007062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f3c  00000000  00000000  00024196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  000280d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b60  00000000  00000000  00028de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020c1d  00000000  00000000  0002a940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f6d0  00000000  00000000  0004b55d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c37ce  00000000  00000000  0006ac2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012e3fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000268c  00000000  00000000  0012e440  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000e81f  00000000  00000000  00130acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0013f2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000030 	.word	0x20000030
 8000274:	00000000 	.word	0x00000000
 8000278:	08005a6c 	.word	0x08005a6c

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000034 	.word	0x20000034
 8000294:	08005a6c 	.word	0x08005a6c

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ac:	f000 b9b0 	b.w	8000610 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	4688      	mov	r8, r1
 80002d0:	4604      	mov	r4, r0
 80002d2:	468e      	mov	lr, r1
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d14a      	bne.n	800036e <__udivmoddi4+0xa6>
 80002d8:	428a      	cmp	r2, r1
 80002da:	4617      	mov	r7, r2
 80002dc:	d95f      	bls.n	800039e <__udivmoddi4+0xd6>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	b14e      	cbz	r6, 80002f8 <__udivmoddi4+0x30>
 80002e4:	f1c6 0320 	rsb	r3, r6, #32
 80002e8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002ec:	40b7      	lsls	r7, r6
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002f8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	0c23      	lsrs	r3, r4, #16
 8000302:	fbbe f1f8 	udiv	r1, lr, r8
 8000306:	fb08 ee11 	mls	lr, r8, r1, lr
 800030a:	fb01 f20c 	mul.w	r2, r1, ip
 800030e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x5e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x5c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 8154 	bhi.w	80005cc <__udivmoddi4+0x304>
 8000324:	4601      	mov	r1, r0
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	b2a2      	uxth	r2, r4
 800032a:	fbb3 f0f8 	udiv	r0, r3, r8
 800032e:	fb08 3310 	mls	r3, r8, r0, r3
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800033a:	4594      	cmp	ip, r2
 800033c:	d90b      	bls.n	8000356 <__udivmoddi4+0x8e>
 800033e:	18ba      	adds	r2, r7, r2
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000344:	bf2c      	ite	cs
 8000346:	2401      	movcs	r4, #1
 8000348:	2400      	movcc	r4, #0
 800034a:	4594      	cmp	ip, r2
 800034c:	d902      	bls.n	8000354 <__udivmoddi4+0x8c>
 800034e:	2c00      	cmp	r4, #0
 8000350:	f000 813f 	beq.w	80005d2 <__udivmoddi4+0x30a>
 8000354:	4618      	mov	r0, r3
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	eba2 020c 	sub.w	r2, r2, ip
 800035e:	2100      	movs	r1, #0
 8000360:	b11d      	cbz	r5, 800036a <__udivmoddi4+0xa2>
 8000362:	40f2      	lsrs	r2, r6
 8000364:	2300      	movs	r3, #0
 8000366:	e9c5 2300 	strd	r2, r3, [r5]
 800036a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800036e:	428b      	cmp	r3, r1
 8000370:	d905      	bls.n	800037e <__udivmoddi4+0xb6>
 8000372:	b10d      	cbz	r5, 8000378 <__udivmoddi4+0xb0>
 8000374:	e9c5 0100 	strd	r0, r1, [r5]
 8000378:	2100      	movs	r1, #0
 800037a:	4608      	mov	r0, r1
 800037c:	e7f5      	b.n	800036a <__udivmoddi4+0xa2>
 800037e:	fab3 f183 	clz	r1, r3
 8000382:	2900      	cmp	r1, #0
 8000384:	d14e      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000386:	4543      	cmp	r3, r8
 8000388:	f0c0 8112 	bcc.w	80005b0 <__udivmoddi4+0x2e8>
 800038c:	4282      	cmp	r2, r0
 800038e:	f240 810f 	bls.w	80005b0 <__udivmoddi4+0x2e8>
 8000392:	4608      	mov	r0, r1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e8      	beq.n	800036a <__udivmoddi4+0xa2>
 8000398:	e9c5 4e00 	strd	r4, lr, [r5]
 800039c:	e7e5      	b.n	800036a <__udivmoddi4+0xa2>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f000 80ac 	beq.w	80004fc <__udivmoddi4+0x234>
 80003a4:	fab2 f682 	clz	r6, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	f040 80bb 	bne.w	8000524 <__udivmoddi4+0x25c>
 80003ae:	1a8b      	subs	r3, r1, r2
 80003b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b4:	b2bc      	uxth	r4, r7
 80003b6:	2101      	movs	r1, #1
 80003b8:	0c02      	lsrs	r2, r0, #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003c8:	fb04 f20c 	mul.w	r2, r4, ip
 80003cc:	429a      	cmp	r2, r3
 80003ce:	d90e      	bls.n	80003ee <__udivmoddi4+0x126>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	429a      	cmp	r2, r3
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80ec 	beq.w	80005c4 <__udivmoddi4+0x2fc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003f8:	fb04 f408 	mul.w	r4, r4, r8
 80003fc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000400:	4294      	cmp	r4, r2
 8000402:	d90b      	bls.n	800041c <__udivmoddi4+0x154>
 8000404:	18ba      	adds	r2, r7, r2
 8000406:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800040a:	bf2c      	ite	cs
 800040c:	2001      	movcs	r0, #1
 800040e:	2000      	movcc	r0, #0
 8000410:	4294      	cmp	r4, r2
 8000412:	d902      	bls.n	800041a <__udivmoddi4+0x152>
 8000414:	2800      	cmp	r0, #0
 8000416:	f000 80d1 	beq.w	80005bc <__udivmoddi4+0x2f4>
 800041a:	4698      	mov	r8, r3
 800041c:	1b12      	subs	r2, r2, r4
 800041e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa08 f401 	lsl.w	r4, r8, r1
 800042e:	fa00 f901 	lsl.w	r9, r0, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	fa28 f806 	lsr.w	r8, r8, r6
 800043a:	408a      	lsls	r2, r1
 800043c:	431f      	orrs	r7, r3
 800043e:	fa20 f306 	lsr.w	r3, r0, r6
 8000442:	0c38      	lsrs	r0, r7, #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fa1f fc87 	uxth.w	ip, r7
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fbb8 fef0 	udiv	lr, r8, r0
 8000450:	fb00 881e 	mls	r8, r0, lr, r8
 8000454:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000458:	fb0e f80c 	mul.w	r8, lr, ip
 800045c:	45a0      	cmp	r8, r4
 800045e:	d90e      	bls.n	800047e <__udivmoddi4+0x1b6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000466:	bf2c      	ite	cs
 8000468:	f04f 0b01 	movcs.w	fp, #1
 800046c:	f04f 0b00 	movcc.w	fp, #0
 8000470:	45a0      	cmp	r8, r4
 8000472:	d903      	bls.n	800047c <__udivmoddi4+0x1b4>
 8000474:	f1bb 0f00 	cmp.w	fp, #0
 8000478:	f000 80b8 	beq.w	80005ec <__udivmoddi4+0x324>
 800047c:	46d6      	mov	lr, sl
 800047e:	eba4 0408 	sub.w	r4, r4, r8
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	fbb4 f3f0 	udiv	r3, r4, r0
 800048a:	fb00 4413 	mls	r4, r0, r3, r4
 800048e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000492:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000496:	45a4      	cmp	ip, r4
 8000498:	d90e      	bls.n	80004b8 <__udivmoddi4+0x1f0>
 800049a:	193c      	adds	r4, r7, r4
 800049c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004a0:	bf2c      	ite	cs
 80004a2:	f04f 0801 	movcs.w	r8, #1
 80004a6:	f04f 0800 	movcc.w	r8, #0
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d903      	bls.n	80004b6 <__udivmoddi4+0x1ee>
 80004ae:	f1b8 0f00 	cmp.w	r8, #0
 80004b2:	f000 809f 	beq.w	80005f4 <__udivmoddi4+0x32c>
 80004b6:	4603      	mov	r3, r0
 80004b8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004bc:	eba4 040c 	sub.w	r4, r4, ip
 80004c0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c4:	4564      	cmp	r4, ip
 80004c6:	4673      	mov	r3, lr
 80004c8:	46e0      	mov	r8, ip
 80004ca:	d302      	bcc.n	80004d2 <__udivmoddi4+0x20a>
 80004cc:	d107      	bne.n	80004de <__udivmoddi4+0x216>
 80004ce:	45f1      	cmp	r9, lr
 80004d0:	d205      	bcs.n	80004de <__udivmoddi4+0x216>
 80004d2:	ebbe 0302 	subs.w	r3, lr, r2
 80004d6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	46e0      	mov	r8, ip
 80004de:	b15d      	cbz	r5, 80004f8 <__udivmoddi4+0x230>
 80004e0:	ebb9 0203 	subs.w	r2, r9, r3
 80004e4:	eb64 0408 	sbc.w	r4, r4, r8
 80004e8:	fa04 f606 	lsl.w	r6, r4, r6
 80004ec:	fa22 f301 	lsr.w	r3, r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	431e      	orrs	r6, r3
 80004f4:	e9c5 6400 	strd	r6, r4, [r5]
 80004f8:	2100      	movs	r1, #0
 80004fa:	e736      	b.n	800036a <__udivmoddi4+0xa2>
 80004fc:	fbb1 fcf2 	udiv	ip, r1, r2
 8000500:	0c01      	lsrs	r1, r0, #16
 8000502:	4614      	mov	r4, r2
 8000504:	b280      	uxth	r0, r0
 8000506:	4696      	mov	lr, r2
 8000508:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800050c:	2620      	movs	r6, #32
 800050e:	4690      	mov	r8, r2
 8000510:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000514:	4610      	mov	r0, r2
 8000516:	fbb1 f1f2 	udiv	r1, r1, r2
 800051a:	eba3 0308 	sub.w	r3, r3, r8
 800051e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000522:	e74b      	b.n	80003bc <__udivmoddi4+0xf4>
 8000524:	40b7      	lsls	r7, r6
 8000526:	f1c6 0320 	rsb	r3, r6, #32
 800052a:	fa01 f206 	lsl.w	r2, r1, r6
 800052e:	fa21 f803 	lsr.w	r8, r1, r3
 8000532:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000536:	fa20 f303 	lsr.w	r3, r0, r3
 800053a:	b2bc      	uxth	r4, r7
 800053c:	40b0      	lsls	r0, r6
 800053e:	4313      	orrs	r3, r2
 8000540:	0c02      	lsrs	r2, r0, #16
 8000542:	0c19      	lsrs	r1, r3, #16
 8000544:	b280      	uxth	r0, r0
 8000546:	fbb8 f9fe 	udiv	r9, r8, lr
 800054a:	fb0e 8819 	mls	r8, lr, r9, r8
 800054e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	4588      	cmp	r8, r1
 8000558:	d951      	bls.n	80005fe <__udivmoddi4+0x336>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000560:	bf2c      	ite	cs
 8000562:	f04f 0a01 	movcs.w	sl, #1
 8000566:	f04f 0a00 	movcc.w	sl, #0
 800056a:	4588      	cmp	r8, r1
 800056c:	d902      	bls.n	8000574 <__udivmoddi4+0x2ac>
 800056e:	f1ba 0f00 	cmp.w	sl, #0
 8000572:	d031      	beq.n	80005d8 <__udivmoddi4+0x310>
 8000574:	eba1 0108 	sub.w	r1, r1, r8
 8000578:	fbb1 f9fe 	udiv	r9, r1, lr
 800057c:	fb09 f804 	mul.w	r8, r9, r4
 8000580:	fb0e 1119 	mls	r1, lr, r9, r1
 8000584:	b29b      	uxth	r3, r3
 8000586:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058a:	4543      	cmp	r3, r8
 800058c:	d235      	bcs.n	80005fa <__udivmoddi4+0x332>
 800058e:	18fb      	adds	r3, r7, r3
 8000590:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000594:	bf2c      	ite	cs
 8000596:	f04f 0a01 	movcs.w	sl, #1
 800059a:	f04f 0a00 	movcc.w	sl, #0
 800059e:	4543      	cmp	r3, r8
 80005a0:	d2bb      	bcs.n	800051a <__udivmoddi4+0x252>
 80005a2:	f1ba 0f00 	cmp.w	sl, #0
 80005a6:	d1b8      	bne.n	800051a <__udivmoddi4+0x252>
 80005a8:	f1a9 0102 	sub.w	r1, r9, #2
 80005ac:	443b      	add	r3, r7
 80005ae:	e7b4      	b.n	800051a <__udivmoddi4+0x252>
 80005b0:	1a84      	subs	r4, r0, r2
 80005b2:	eb68 0203 	sbc.w	r2, r8, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	4696      	mov	lr, r2
 80005ba:	e6eb      	b.n	8000394 <__udivmoddi4+0xcc>
 80005bc:	443a      	add	r2, r7
 80005be:	f1a8 0802 	sub.w	r8, r8, #2
 80005c2:	e72b      	b.n	800041c <__udivmoddi4+0x154>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	443b      	add	r3, r7
 80005ca:	e710      	b.n	80003ee <__udivmoddi4+0x126>
 80005cc:	3902      	subs	r1, #2
 80005ce:	443b      	add	r3, r7
 80005d0:	e6a9      	b.n	8000326 <__udivmoddi4+0x5e>
 80005d2:	443a      	add	r2, r7
 80005d4:	3802      	subs	r0, #2
 80005d6:	e6be      	b.n	8000356 <__udivmoddi4+0x8e>
 80005d8:	eba7 0808 	sub.w	r8, r7, r8
 80005dc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e0:	4441      	add	r1, r8
 80005e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e6:	fb09 f804 	mul.w	r8, r9, r4
 80005ea:	e7c9      	b.n	8000580 <__udivmoddi4+0x2b8>
 80005ec:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f0:	443c      	add	r4, r7
 80005f2:	e744      	b.n	800047e <__udivmoddi4+0x1b6>
 80005f4:	3b02      	subs	r3, #2
 80005f6:	443c      	add	r4, r7
 80005f8:	e75e      	b.n	80004b8 <__udivmoddi4+0x1f0>
 80005fa:	4649      	mov	r1, r9
 80005fc:	e78d      	b.n	800051a <__udivmoddi4+0x252>
 80005fe:	eba1 0108 	sub.w	r1, r1, r8
 8000602:	46cc      	mov	ip, r9
 8000604:	fbb1 f9fe 	udiv	r9, r1, lr
 8000608:	fb09 f804 	mul.w	r8, r9, r4
 800060c:	e7b8      	b.n	8000580 <__udivmoddi4+0x2b8>
 800060e:	bf00      	nop

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <MX_GPDMA1_Init>:

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000614:	2200      	movs	r2, #0
{
 8000616:	b500      	push	{lr}
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000618:	4b0f      	ldr	r3, [pc, #60]	@ (8000658 <MX_GPDMA1_Init+0x44>)
{
 800061a:	b083      	sub	sp, #12
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800061c:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000620:	201b      	movs	r0, #27
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000622:	f041 0101 	orr.w	r1, r1, #1
 8000626:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
 800062a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 800062e:	4611      	mov	r1, r2
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000638:	f000 fbb2 	bl	8000da0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800063c:	201b      	movs	r0, #27
 800063e:	f000 fbeb 	bl	8000e18 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 0, 0);
 8000642:	2200      	movs	r2, #0
 8000644:	201c      	movs	r0, #28
 8000646:	4611      	mov	r1, r2
 8000648:	f000 fbaa 	bl	8000da0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 800064c:	201c      	movs	r0, #28
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 800064e:	b003      	add	sp, #12
 8000650:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 8000654:	f000 bbe0 	b.w	8000e18 <HAL_NVIC_EnableIRQ>
 8000658:	44020c00 	.word	0x44020c00

0800065c <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800065c:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_GPIO_Init+0x38>)
{
 800065e:	b082      	sub	sp, #8
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000660:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000664:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000668:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800066c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000670:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000674:	9200      	str	r2, [sp, #0]
 8000676:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000678:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800067c:	f042 0201 	orr.w	r2, r2, #1
 8000680:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8000684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000688:	f003 0301 	and.w	r3, r3, #1
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	9b01      	ldr	r3, [sp, #4]

}
 8000690:	b002      	add	sp, #8
 8000692:	4770      	bx	lr
 8000694:	44020c00 	.word	0x44020c00

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800069a:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069c:	2220      	movs	r2, #32
 800069e:	2100      	movs	r1, #0
 80006a0:	a80a      	add	r0, sp, #40	@ 0x28
 80006a2:	f005 f9a9 	bl	80059f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a6:	2300      	movs	r3, #0
 80006a8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80006ac:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80006b0:	e9cd 3306 	strd	r3, r3, [sp, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b4:	4a21      	ldr	r2, [pc, #132]	@ (800073c <SystemClock_Config+0xa4>)
 80006b6:	6913      	ldr	r3, [r2, #16]
 80006b8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80006bc:	f043 0320 	orr.w	r3, r3, #32
 80006c0:	6113      	str	r3, [r2, #16]
 80006c2:	6913      	ldr	r3, [r2, #16]
 80006c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80006c8:	9301      	str	r3, [sp, #4]
 80006ca:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006cc:	6953      	ldr	r3, [r2, #20]
 80006ce:	071b      	lsls	r3, r3, #28
 80006d0:	d5fc      	bpl.n	80006cc <SystemClock_Config+0x34>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 6;
 80006d2:	2206      	movs	r2, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d4:	2001      	movs	r0, #1
 80006d6:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006da:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLM = 6;
 80006dc:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80006de:	2503      	movs	r5, #3
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006e0:	2264      	movs	r2, #100	@ 0x64
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80006e2:	2408      	movs	r4, #8
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80006e4:	2600      	movs	r6, #0
 80006e6:	2700      	movs	r7, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ec:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80006ee:	e9cd 3512 	strd	r3, r5, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006f2:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006f6:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80006f8:	e9cd 671a 	strd	r6, r7, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006fc:	9215      	str	r2, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80006fe:	9419      	str	r4, [sp, #100]	@ 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f001 fa60 	bl	8001bc4 <HAL_RCC_OscConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	b108      	cbz	r0, 800070c <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000708:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800070a:	e7fe      	b.n	800070a <SystemClock_Config+0x72>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070c:	e9cd 4304 	strd	r4, r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	231f      	movs	r3, #31
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000712:	2105      	movs	r1, #5
 8000714:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000716:	e9cd 6706 	strd	r6, r7, [sp, #24]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800071c:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800071e:	f001 fda7 	bl	8002270 <HAL_RCC_ClockConfig>
 8000722:	b108      	cbz	r0, 8000728 <SystemClock_Config+0x90>
 8000724:	b672      	cpsid	i
  while (1)
 8000726:	e7fe      	b.n	8000726 <SystemClock_Config+0x8e>
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000728:	4a05      	ldr	r2, [pc, #20]	@ (8000740 <SystemClock_Config+0xa8>)
 800072a:	6813      	ldr	r3, [r2, #0]
 800072c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000730:	f043 0320 	orr.w	r3, r3, #32
 8000734:	6013      	str	r3, [r2, #0]
}
 8000736:	b01d      	add	sp, #116	@ 0x74
 8000738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800073a:	bf00      	nop
 800073c:	44020800 	.word	0x44020800
 8000740:	40022000 	.word	0x40022000

08000744 <main>:
	SCB->VTOR = 0x08000000;
 8000744:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
{
 8000748:	b508      	push	{r3, lr}
	SCB->VTOR = 0x08000000;
 800074a:	4b0d      	ldr	r3, [pc, #52]	@ (8000780 <main+0x3c>)
 800074c:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 800074e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000752:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8000756:	f000 fac7 	bl	8000ce8 <HAL_Init>
  __ASM volatile ("cpsie i" : : : "memory");
 800075a:	b662      	cpsie	i
  SystemClock_Config();
 800075c:	f7ff ff9c 	bl	8000698 <SystemClock_Config>
  MX_GPIO_Init();
 8000760:	f7ff ff7c 	bl	800065c <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000764:	f7ff ff56 	bl	8000614 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 8000768:	f000 f8ca 	bl	8000900 <MX_USART1_UART_Init>
  IAP_Init();
 800076c:	f004 f954 	bl	8004a18 <IAP_Init>
	  if( !IAP_Update())
 8000770:	f004 f9ee 	bl	8004b50 <IAP_Update>
 8000774:	b908      	cbnz	r0, 800077a <main+0x36>
		  IAP_RunApp();
 8000776:	f004 f95f 	bl	8004a38 <IAP_RunApp>
	  IAP_RunApp();
 800077a:	f004 f95d 	bl	8004a38 <IAP_RunApp>
	  if( !IAP_Update())
 800077e:	e7f7      	b.n	8000770 <main+0x2c>
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000784:	b672      	cpsid	i
  while (1)
 8000786:	e7fe      	b.n	8000786 <Error_Handler+0x2>

08000788 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop

0800078c <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  volatile uint32_t nmi_source = 0;  // For debugging NMI source observation
 800078c:	2200      	movs	r2, #0
  
  // 1. Check HSE Clock Security System
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 800078e:	4b1e      	ldr	r3, [pc, #120]	@ (8000808 <NMI_Handler+0x7c>)
{
 8000790:	b082      	sub	sp, #8
  volatile uint32_t nmi_source = 0;  // For debugging NMI source observation
 8000792:	9200      	str	r2, [sp, #0]
  if (__HAL_RCC_GET_IT(RCC_IT_HSECSS))
 8000794:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000796:	0550      	lsls	r0, r2, #21
 8000798:	d424      	bmi.n	80007e4 <NMI_Handler+0x58>
//    nmi_source = 2;  // LSE CSS
//    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
//  }
  
  // 3. Check Flash ECC error (double-bit error triggers NMI)
  if (READ_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD) != 0U)
 800079a:	4b1c      	ldr	r3, [pc, #112]	@ (800080c <NMI_Handler+0x80>)
 800079c:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80007a0:	2a00      	cmp	r2, #0
 80007a2:	db11      	blt.n	80007c8 <NMI_Handler+0x3c>
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // Clear flag
    (void)ecc_addr;  // Prevent compiler optimization
  }
  
  // 4. Check SRAM ECC error
  if (READ_BIT(RAMCFG_SRAM1->IER, RAMCFG_IER_ECCNMI) != 0U)
 80007a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000810 <NMI_Handler+0x84>)
 80007a6:	685a      	ldr	r2, [r3, #4]
 80007a8:	0711      	lsls	r1, r2, #28
 80007aa:	d508      	bpl.n	80007be <NMI_Handler+0x32>
  {
    if (READ_BIT(RAMCFG_SRAM1->ISR, RAMCFG_ISR_DED) != 0U)
 80007ac:	689a      	ldr	r2, [r3, #8]
 80007ae:	0792      	lsls	r2, r2, #30
 80007b0:	d505      	bpl.n	80007be <NMI_Handler+0x32>
    {
      nmi_source = 4;  // SRAM ECC error
 80007b2:	2204      	movs	r2, #4
 80007b4:	9200      	str	r2, [sp, #0]
      SET_BIT(RAMCFG_SRAM1->ICR, RAMCFG_ICR_CDED);  // Clear flag
 80007b6:	695a      	ldr	r2, [r3, #20]
 80007b8:	f042 0202 	orr.w	r2, r2, #2
 80007bc:	615a      	str	r2, [r3, #20]
    }
  }
  
  // 5. If no explicit NMI source found, could be hardware issue or stack overflow
  if (nmi_source == 0)
 80007be:	9b00      	ldr	r3, [sp, #0]
 80007c0:	b90b      	cbnz	r3, 80007c6 <NMI_Handler+0x3a>
  {
    nmi_source = 99;  // Unknown NMI source
 80007c2:	2363      	movs	r3, #99	@ 0x63
 80007c4:	9300      	str	r3, [sp, #0]
  
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  // 在调试器中设置断点查看 nmi_source 的值
  // 1 = HSE CSS, 2 = LSE CSS, 3 = Flash ECC, 4 = SRAM ECC, 99 = 未知
  while (1)
 80007c6:	e7fe      	b.n	80007c6 <NMI_Handler+0x3a>
    nmi_source = 3;  // Flash ECC Double Detection
 80007c8:	2203      	movs	r2, #3
 80007ca:	9200      	str	r2, [sp, #0]
    volatile uint32_t ecc_addr = FLASH->ECCDR & FLASH_ECCR_ADDR_ECC;
 80007cc:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80007d0:	b292      	uxth	r2, r2
 80007d2:	9201      	str	r2, [sp, #4]
    SET_BIT(FLASH->ECCDETR, FLASH_ECCR_ECCD);  // Clear flag
 80007d4:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80007d8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80007dc:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    (void)ecc_addr;  // Prevent compiler optimization
 80007e0:	9b01      	ldr	r3, [sp, #4]
 80007e2:	e7df      	b.n	80007a4 <NMI_Handler+0x18>
    nmi_source = 1;  // HSE CSS
 80007e4:	2101      	movs	r1, #1
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 80007e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    nmi_source = 1;  // HSE CSS
 80007ea:	9100      	str	r1, [sp, #0]
    __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS);
 80007ec:	659a      	str	r2, [r3, #88]	@ 0x58
  __ASM volatile ("dsb 0xF":::"memory");
 80007ee:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80007f2:	4908      	ldr	r1, [pc, #32]	@ (8000814 <NMI_Handler+0x88>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80007f4:	4b08      	ldr	r3, [pc, #32]	@ (8000818 <NMI_Handler+0x8c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80007f6:	68ca      	ldr	r2, [r1, #12]
 80007f8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80007fc:	4313      	orrs	r3, r2
 80007fe:	60cb      	str	r3, [r1, #12]
 8000800:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000804:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8000806:	e7fd      	b.n	8000804 <NMI_Handler+0x78>
 8000808:	44020c00 	.word	0x44020c00
 800080c:	40022000 	.word	0x40022000
 8000810:	40026000 	.word	0x40026000
 8000814:	e000ed00 	.word	0xe000ed00
 8000818:	05fa0004 	.word	0x05fa0004

0800081c <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
	   uint32_t cfsr = SCB->CFSR;    // 配置错误状态寄存器
 800081c:	4b02      	ldr	r3, [pc, #8]	@ (8000828 <HardFault_Handler+0xc>)
 800081e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
	    uint32_t hfsr = SCB->HFSR;    // HardFault状态寄存器
 8000820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
	    uint32_t mmfar = SCB->MMFAR;  // 内存管理fault地址
 8000822:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
	    uint32_t bfar = SCB->BFAR;    // 总线fault地址
 8000824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000826:	e7fe      	b.n	8000826 <HardFault_Handler+0xa>
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800082c:	e7fe      	b.n	800082c <MemManage_Handler>
 800082e:	bf00      	nop

08000830 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <BusFault_Handler>
 8000832:	bf00      	nop

08000834 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000834:	e7fe      	b.n	8000834 <UsageFault_Handler>
 8000836:	bf00      	nop

08000838 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop

0800083c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000844:	f000 ba76 	b.w	8000d34 <HAL_IncTick>

08000848 <GPDMA1_Channel0_IRQHandler>:
void GPDMA1_Channel0_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8000848:	4801      	ldr	r0, [pc, #4]	@ (8000850 <GPDMA1_Channel0_IRQHandler+0x8>)
 800084a:	f000 bd47 	b.w	80012dc <HAL_DMA_IRQHandler>
 800084e:	bf00      	nop
 8000850:	20000050 	.word	0x20000050

08000854 <GPDMA1_Channel1_IRQHandler>:
void GPDMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 8000854:	4801      	ldr	r0, [pc, #4]	@ (800085c <GPDMA1_Channel1_IRQHandler+0x8>)
 8000856:	f000 bd41 	b.w	80012dc <HAL_DMA_IRQHandler>
 800085a:	bf00      	nop
 800085c:	200000c8 	.word	0x200000c8

08000860 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000860:	4801      	ldr	r0, [pc, #4]	@ (8000868 <USART1_IRQHandler+0x8>)
 8000862:	f003 bab7 	b.w	8003dd4 <HAL_UART_IRQHandler>
 8000866:	bf00      	nop
 8000868:	20000140 	.word	0x20000140

0800086c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800086c:	b4f0      	push	{r4, r5, r6, r7}
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800086e:	2200      	movs	r2, #0
  RCC->CR = RCC_CR_HSION;
 8000870:	2701      	movs	r7, #1

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000872:	f04f 6600 	mov.w	r6, #134217728	@ 0x8000000
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000876:	491b      	ldr	r1, [pc, #108]	@ (80008e4 <SystemInit+0x78>)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000878:	481b      	ldr	r0, [pc, #108]	@ (80008e8 <SystemInit+0x7c>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800087a:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
  RCC->PLL1DIVR = 0x01010280U;
 800087e:	4d1b      	ldr	r5, [pc, #108]	@ (80008ec <SystemInit+0x80>)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000884:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  RCC->CR = RCC_CR_HSION;
 8000888:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <SystemInit+0x84>)
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800088a:	4c1a      	ldr	r4, [pc, #104]	@ (80008f4 <SystemInit+0x88>)
  RCC->CR = RCC_CR_HSION;
 800088c:	601f      	str	r7, [r3, #0]
  RCC->CFGR1 = 0U;
 800088e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000890:	621a      	str	r2, [r3, #32]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000892:	681f      	ldr	r7, [r3, #0]
 8000894:	4038      	ands	r0, r7
 8000896:	6018      	str	r0, [r3, #0]
  RCC->PLL1CFGR = 0U;
 8000898:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800089a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280U;
 800089c:	635d      	str	r5, [r3, #52]	@ 0x34
  RCC->PLL1FRACR = 0x00000000U;
 800089e:	639a      	str	r2, [r3, #56]	@ 0x38
  RCC->PLL2DIVR = 0x01010280U;
 80008a0:	63dd      	str	r5, [r3, #60]	@ 0x3c
  RCC->PLL2FRACR = 0x00000000U;
 80008a2:	641a      	str	r2, [r3, #64]	@ 0x40
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80008a4:	6818      	ldr	r0, [r3, #0]
 80008a6:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 80008aa:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0U;
 80008ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80008ae:	608e      	str	r6, [r1, #8]
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80008b0:	69a3      	ldr	r3, [r4, #24]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80008b2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80008b6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80008ba:	d001      	beq.n	80008c0 <SystemInit+0x54>
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
  }
}
 80008bc:	bcf0      	pop	{r4, r5, r6, r7}
 80008be:	4770      	bx	lr
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80008c0:	69e3      	ldr	r3, [r4, #28]
 80008c2:	07db      	lsls	r3, r3, #31
 80008c4:	d503      	bpl.n	80008ce <SystemInit+0x62>
      FLASH->OPTKEYR = 0x08192A3BU;
 80008c6:	4a0c      	ldr	r2, [pc, #48]	@ (80008f8 <SystemInit+0x8c>)
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <SystemInit+0x90>)
      FLASH->OPTKEYR = 0x08192A3BU;
 80008ca:	60e2      	str	r2, [r4, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80008cc:	60e3      	str	r3, [r4, #12]
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <SystemInit+0x88>)
}
 80008d0:	bcf0      	pop	{r4, r5, r6, r7}
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80008d2:	69da      	ldr	r2, [r3, #28]
 80008d4:	f042 0202 	orr.w	r2, r2, #2
 80008d8:	61da      	str	r2, [r3, #28]
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80008da:	69da      	ldr	r2, [r3, #28]
 80008dc:	f042 0201 	orr.w	r2, r2, #1
 80008e0:	61da      	str	r2, [r3, #28]
}
 80008e2:	4770      	bx	lr
 80008e4:	e000ed00 	.word	0xe000ed00
 80008e8:	fae2eae3 	.word	0xfae2eae3
 80008ec:	01010280 	.word	0x01010280
 80008f0:	44020c00 	.word	0x44020c00
 80008f4:	40022000 	.word	0x40022000
 80008f8:	08192a3b 	.word	0x08192a3b
 80008fc:	4c5d6e7f 	.word	0x4c5d6e7f

08000900 <MX_USART1_UART_Init>:
  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000900:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 8000902:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000906:	220c      	movs	r2, #12
{
 8000908:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 800090a:	481f      	ldr	r0, [pc, #124]	@ (8000988 <MX_USART1_UART_Init+0x88>)
 800090c:	4c1f      	ldr	r4, [pc, #124]	@ (800098c <MX_USART1_UART_Init+0x8c>)
  huart1.Init.BaudRate = 115200;
 800090e:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000912:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000916:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800091e:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart1.Instance = USART1;
 8000922:	6004      	str	r4, [r0, #0]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000924:	f003 fe02 	bl	800452c <HAL_UART_Init>
 8000928:	b980      	cbnz	r0, 800094c <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 800092a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800092e:	4816      	ldr	r0, [pc, #88]	@ (8000988 <MX_USART1_UART_Init+0x88>)
 8000930:	f003 ffca 	bl	80048c8 <HAL_UARTEx_SetTxFifoThreshold>
 8000934:	b998      	cbnz	r0, 800095e <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000936:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800093a:	4813      	ldr	r0, [pc, #76]	@ (8000988 <MX_USART1_UART_Init+0x88>)
 800093c:	f004 f806 	bl	800494c <HAL_UARTEx_SetRxFifoThreshold>
 8000940:	b9b0      	cbnz	r0, 8000970 <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000942:	4811      	ldr	r0, [pc, #68]	@ (8000988 <MX_USART1_UART_Init+0x88>)
 8000944:	f003 ff82 	bl	800484c <HAL_UARTEx_EnableFifoMode>
 8000948:	b9c8      	cbnz	r0, 800097e <MX_USART1_UART_Init+0x7e>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800094a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800094c:	f7ff ff1a 	bl	8000784 <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000950:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000954:	480c      	ldr	r0, [pc, #48]	@ (8000988 <MX_USART1_UART_Init+0x88>)
 8000956:	f003 ffb7 	bl	80048c8 <HAL_UARTEx_SetTxFifoThreshold>
 800095a:	2800      	cmp	r0, #0
 800095c:	d0eb      	beq.n	8000936 <MX_USART1_UART_Init+0x36>
    Error_Handler();
 800095e:	f7ff ff11 	bl	8000784 <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 8000962:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000966:	4808      	ldr	r0, [pc, #32]	@ (8000988 <MX_USART1_UART_Init+0x88>)
 8000968:	f003 fff0 	bl	800494c <HAL_UARTEx_SetRxFifoThreshold>
 800096c:	2800      	cmp	r0, #0
 800096e:	d0e8      	beq.n	8000942 <MX_USART1_UART_Init+0x42>
    Error_Handler();
 8000970:	f7ff ff08 	bl	8000784 <Error_Handler>
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8000974:	4804      	ldr	r0, [pc, #16]	@ (8000988 <MX_USART1_UART_Init+0x88>)
 8000976:	f003 ff69 	bl	800484c <HAL_UARTEx_EnableFifoMode>
 800097a:	2800      	cmp	r0, #0
 800097c:	d0e5      	beq.n	800094a <MX_USART1_UART_Init+0x4a>
}
 800097e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8000982:	f7ff beff 	b.w	8000784 <Error_Handler>
 8000986:	bf00      	nop
 8000988:	20000140 	.word	0x20000140
 800098c:	40013800 	.word	0x40013800

08000990 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000990:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000992:	2100      	movs	r1, #0
{
 8000994:	4604      	mov	r4, r0
 8000996:	b0ab      	sub	sp, #172	@ 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000998:	2288      	movs	r2, #136	@ 0x88
 800099a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	e9cd 1103 	strd	r1, r1, [sp, #12]
 80009a0:	e9cd 1105 	strd	r1, r1, [sp, #20]
 80009a4:	9107      	str	r1, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009a6:	f005 f827 	bl	80059f8 <memset>
  if(uartHandle->Instance==USART1)
 80009aa:	4b53      	ldr	r3, [pc, #332]	@ (8000af8 <HAL_UART_MspInit+0x168>)
 80009ac:	6822      	ldr	r2, [r4, #0]
 80009ae:	429a      	cmp	r2, r3
 80009b0:	d001      	beq.n	80009b6 <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009b2:	b02b      	add	sp, #172	@ 0xac
 80009b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009b6:	2201      	movs	r2, #1
 80009b8:	2300      	movs	r3, #0
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 80009ba:	2103      	movs	r1, #3
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 6;
 80009c0:	2206      	movs	r2, #6
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 80009c2:	2324      	movs	r3, #36	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 80009c4:	910a      	str	r1, [sp, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 80009c6:	e9cd 230b 	strd	r2, r3, [sp, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80009ca:	2102      	movs	r1, #2
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80009cc:	2202      	movs	r2, #2
 80009ce:	2302      	movs	r3, #2
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80009d0:	910d      	str	r1, [sp, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80009d2:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 80009d6:	2108      	movs	r1, #8
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 80009d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 80009dc:	2301      	movs	r3, #1
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009de:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 80009e0:	9110      	str	r1, [sp, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 80009e2:	9213      	str	r2, [sp, #76]	@ 0x4c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 80009e4:	9315      	str	r3, [sp, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009e6:	f001 ff4d 	bl	8002884 <HAL_RCCEx_PeriphCLKConfig>
 80009ea:	2800      	cmp	r0, #0
 80009ec:	d174      	bne.n	8000ad8 <HAL_UART_MspInit+0x148>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80009ee:	2506      	movs	r5, #6
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f0:	2002      	movs	r0, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2600      	movs	r6, #0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 80009f4:	2708      	movs	r7, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80009f6:	4b41      	ldr	r3, [pc, #260]	@ (8000afc <HAL_UART_MspInit+0x16c>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	a903      	add	r1, sp, #12
    __HAL_RCC_USART1_CLK_ENABLE();
 80009fa:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 80009fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000a02:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8000a06:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8000a0a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000a0e:	9201      	str	r2, [sp, #4]
 8000a10:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a12:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000a16:	f042 0201 	orr.w	r2, r2, #1
 8000a1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8000a1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a22:	e9cd 5003 	strd	r5, r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2a:	4835      	ldr	r0, [pc, #212]	@ (8000b00 <HAL_UART_MspInit+0x170>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2c:	9302      	str	r3, [sp, #8]
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000a2e:	4d35      	ldr	r5, [pc, #212]	@ (8000b04 <HAL_UART_MspInit+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a30:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a32:	e9cd 6605 	strd	r6, r6, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000a36:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	f000 ff00 	bl	800183c <HAL_GPIO_Init>
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000a3c:	4b32      	ldr	r3, [pc, #200]	@ (8000b08 <HAL_UART_MspInit+0x178>)
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_USART1_TX;
 8000a3e:	2216      	movs	r2, #22
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 8000a40:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 8000a42:	2301      	movs	r3, #1
    handle_GPDMA1_Channel1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a44:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    handle_GPDMA1_Channel1.Init.DestBurstLength = 1;
 8000a48:	e9c5 3309 	strd	r3, r3, [r5, #36]	@ 0x24
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000a4c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000a50:	4628      	mov	r0, r5
    handle_GPDMA1_Channel1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a52:	e9c5 1703 	strd	r1, r7, [r5, #12]
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000a56:	e9c5 2601 	strd	r2, r6, [r5, #4]
    handle_GPDMA1_Channel1.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8000a5a:	e9c5 6605 	strd	r6, r6, [r5, #20]
    handle_GPDMA1_Channel1.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000a5e:	e9c5 660b 	strd	r6, r6, [r5, #44]	@ 0x2c
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000a62:	61ee      	str	r6, [r5, #28]
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 8000a64:	636e      	str	r6, [r5, #52]	@ 0x34
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
 8000a66:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 8000a68:	f000 fa5e 	bl	8000f28 <HAL_DMA_Init>
 8000a6c:	2800      	cmp	r0, #0
 8000a6e:	d13f      	bne.n	8000af0 <HAL_UART_MspInit+0x160>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000a70:	2110      	movs	r1, #16
 8000a72:	4824      	ldr	r0, [pc, #144]	@ (8000b04 <HAL_UART_MspInit+0x174>)
    __HAL_LINKDMA(uartHandle, hdmatx, handle_GPDMA1_Channel1);
 8000a74:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8000a76:	65ec      	str	r4, [r5, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000a78:	f000 fcf2 	bl	8001460 <HAL_DMA_ConfigChannelAttributes>
 8000a7c:	bba8      	cbnz	r0, 8000aea <HAL_UART_MspInit+0x15a>
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 8000a7e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000a82:	4d22      	ldr	r5, [pc, #136]	@ (8000b0c <HAL_UART_MspInit+0x17c>)
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000a84:	2300      	movs	r3, #0
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8000a86:	2015      	movs	r0, #21
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8000a88:	2201      	movs	r2, #1
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 8000a8a:	6169      	str	r1, [r5, #20]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000a8c:	f44f 0140 	mov.w	r1, #12582912	@ 0xc00000
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000a90:	e9c5 0301 	strd	r0, r3, [r5, #4]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8000a94:	e9c5 3303 	strd	r3, r3, [r5, #12]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8000a98:	e9c5 3306 	strd	r3, r3, [r5, #24]
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000a9c:	e9c5 330b 	strd	r3, r3, [r5, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8000aa0:	636b      	str	r3, [r5, #52]	@ 0x34
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b10 <HAL_UART_MspInit+0x180>)
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000aa4:	4628      	mov	r0, r5
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8000aa6:	e9c5 2209 	strd	r2, r2, [r5, #36]	@ 0x24
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000aaa:	602b      	str	r3, [r5, #0]
    handle_GPDMA1_Channel0.Init.Priority = DMA_HIGH_PRIORITY;
 8000aac:	6229      	str	r1, [r5, #32]
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000aae:	f000 fa3b 	bl	8000f28 <HAL_DMA_Init>
 8000ab2:	b9b8      	cbnz	r0, 8000ae4 <HAL_UART_MspInit+0x154>
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000ab4:	2110      	movs	r1, #16
 8000ab6:	4815      	ldr	r0, [pc, #84]	@ (8000b0c <HAL_UART_MspInit+0x17c>)
    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel0);
 8000ab8:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
 8000abc:	65ec      	str	r4, [r5, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000abe:	f000 fccf 	bl	8001460 <HAL_DMA_ConfigChannelAttributes>
 8000ac2:	b960      	cbnz	r0, 8000ade <HAL_UART_MspInit+0x14e>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	203a      	movs	r0, #58	@ 0x3a
 8000ac8:	4611      	mov	r1, r2
 8000aca:	f000 f969 	bl	8000da0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ace:	203a      	movs	r0, #58	@ 0x3a
 8000ad0:	f000 f9a2 	bl	8000e18 <HAL_NVIC_EnableIRQ>
}
 8000ad4:	b02b      	add	sp, #172	@ 0xac
 8000ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8000ad8:	f7ff fe54 	bl	8000784 <Error_Handler>
 8000adc:	e787      	b.n	80009ee <HAL_UART_MspInit+0x5e>
      Error_Handler();
 8000ade:	f7ff fe51 	bl	8000784 <Error_Handler>
 8000ae2:	e7ef      	b.n	8000ac4 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8000ae4:	f7ff fe4e 	bl	8000784 <Error_Handler>
 8000ae8:	e7e4      	b.n	8000ab4 <HAL_UART_MspInit+0x124>
      Error_Handler();
 8000aea:	f7ff fe4b 	bl	8000784 <Error_Handler>
 8000aee:	e7c6      	b.n	8000a7e <HAL_UART_MspInit+0xee>
      Error_Handler();
 8000af0:	f7ff fe48 	bl	8000784 <Error_Handler>
 8000af4:	e7bc      	b.n	8000a70 <HAL_UART_MspInit+0xe0>
 8000af6:	bf00      	nop
 8000af8:	40013800 	.word	0x40013800
 8000afc:	44020c00 	.word	0x44020c00
 8000b00:	42020000 	.word	0x42020000
 8000b04:	200000c8 	.word	0x200000c8
 8000b08:	400200d0 	.word	0x400200d0
 8000b0c:	20000050 	.word	0x20000050
 8000b10:	40020050 	.word	0x40020050

08000b14 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8000b14:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <HAL_UART_MspDeInit+0x3c>)
 8000b16:	6802      	ldr	r2, [r0, #0]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	d000      	beq.n	8000b1e <HAL_UART_MspDeInit+0xa>
 8000b1c:	4770      	bx	lr
{
 8000b1e:	b510      	push	{r4, lr}
 8000b20:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000b22:	4a0c      	ldr	r2, [pc, #48]	@ (8000b54 <HAL_UART_MspDeInit+0x40>)

    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000b24:	2106      	movs	r1, #6
    __HAL_RCC_USART1_CLK_DISABLE();
 8000b26:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000b2a:	480b      	ldr	r0, [pc, #44]	@ (8000b58 <HAL_UART_MspDeInit+0x44>)
    __HAL_RCC_USART1_CLK_DISABLE();
 8000b2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000b30:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000b34:	f000 ff46 	bl	80019c4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000b38:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8000b3a:	f000 fac7 	bl	80010cc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8000b3e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8000b42:	f000 fac3 	bl	80010cc <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8000b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000b4a:	203a      	movs	r0, #58	@ 0x3a
 8000b4c:	f000 b972 	b.w	8000e34 <HAL_NVIC_DisableIRQ>
 8000b50:	40013800 	.word	0x40013800
 8000b54:	44020c00 	.word	0x44020c00
 8000b58:	42020000 	.word	0x42020000

08000b5c <HAL_UARTEx_RxEventCallback>:
//extern uint8_t cmdStr[128];
uint16_t rx_len = 0;
extern uint8_t rx_buffer[MAX_FRAME_SIZE];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
	if (huart->Instance == USART1)
 8000b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b90 <HAL_UARTEx_RxEventCallback+0x34>)
 8000b5e:	6803      	ldr	r3, [r0, #0]
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d000      	beq.n	8000b66 <HAL_UARTEx_RxEventCallback+0xa>
 8000b64:	4770      	bx	lr
	{
		// Update mode processing
		if (UART1_in_update_mode)
 8000b66:	4a0b      	ldr	r2, [pc, #44]	@ (8000b94 <HAL_UARTEx_RxEventCallback+0x38>)
 8000b68:	7812      	ldrb	r2, [r2, #0]
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	d0fa      	beq.n	8000b64 <HAL_UARTEx_RxEventCallback+0x8>
		{
			// Only set flag, don't calculate rx_len in interrupt
			// rx_len will be calculated in main loop by reading DMA counter (more stable)
			UART1_Complete_flag = 1;
 8000b6e:	f04f 0c01 	mov.w	ip, #1
 8000b72:	4a09      	ldr	r2, [pc, #36]	@ (8000b98 <HAL_UARTEx_RxEventCallback+0x3c>)
{
 8000b74:	b410      	push	{r4}
			
			// Clear flags to prevent interference
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000b76:	2008      	movs	r0, #8
			UART1_Complete_flag = 1;
 8000b78:	f882 c000 	strb.w	ip, [r2]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000b7c:	2410      	movs	r4, #16
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000b7e:	2104      	movs	r1, #4
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000b80:	2202      	movs	r2, #2
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8000b82:	621c      	str	r4, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8000b84:	6218      	str	r0, [r3, #32]
//			__HAL_UART_CLEAR_IDLEFLAG(huart);
//			UART1_flag=1;
//		}
//		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
	}
}
 8000b86:	f85d 4b04 	ldr.w	r4, [sp], #4
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8000b8a:	6219      	str	r1, [r3, #32]
			__HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8000b8c:	621a      	str	r2, [r3, #32]
}
 8000b8e:	4770      	bx	lr
 8000b90:	40013800 	.word	0x40013800
 8000b94:	2000004f 	.word	0x2000004f
 8000b98:	2000004e 	.word	0x2000004e

08000b9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bd4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ba0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ba2:	e003      	b.n	8000bac <LoopCopyDataInit>

08000ba4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ba6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ba8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000baa:	3104      	adds	r1, #4

08000bac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000bac:	480b      	ldr	r0, [pc, #44]	@ (8000bdc <LoopForever+0xa>)
	ldr	r3, =_edata
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000bb0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bb2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000bb4:	d3f6      	bcc.n	8000ba4 <CopyDataInit>
	ldr	r2, =_sbss
 8000bb6:	4a0b      	ldr	r2, [pc, #44]	@ (8000be4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000bb8:	e002      	b.n	8000bc0 <LoopFillZerobss>

08000bba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bbc:	f842 3b04 	str.w	r3, [r2], #4

08000bc0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <LoopForever+0x16>)
	cmp	r2, r3
 8000bc2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bc4:	d3f9      	bcc.n	8000bba <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bc6:	f7ff fe51 	bl	800086c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bca:	f004 ff1d 	bl	8005a08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bce:	f7ff fdb9 	bl	8000744 <main>

08000bd2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bd2:	e7fe      	b.n	8000bd2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000bd4:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000bd8:	08005f20 	.word	0x08005f20
	ldr	r0, =_sdata
 8000bdc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000be0:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8000be4:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8000be8:	200062b0 	.word	0x200062b0

08000bec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bec:	e7fe      	b.n	8000bec <ADC1_IRQHandler>
	...

08000bf0 <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <HAL_DeInit>:
{
 8000bf4:	b538      	push	{r3, r4, r5, lr}
  __HAL_RCC_APB1_RELEASE_RESET();
 8000bf6:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <HAL_DeInit+0x38>)
 8000bfa:	490d      	ldr	r1, [pc, #52]	@ (8000c30 <HAL_DeInit+0x3c>)
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c34 <HAL_DeInit+0x40>)
 8000bfe:	6759      	str	r1, [r3, #116]	@ 0x74
  __HAL_RCC_APB3_FORCE_RESET();
 8000c00:	480d      	ldr	r0, [pc, #52]	@ (8000c38 <HAL_DeInit+0x44>)
  __HAL_RCC_APB1_FORCE_RESET();
 8000c02:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_AHB1_FORCE_RESET();
 8000c04:	490d      	ldr	r1, [pc, #52]	@ (8000c3c <HAL_DeInit+0x48>)
  __HAL_RCC_AHB2_FORCE_RESET();
 8000c06:	4a0e      	ldr	r2, [pc, #56]	@ (8000c40 <HAL_DeInit+0x4c>)
  __HAL_RCC_APB2_FORCE_RESET();
 8000c08:	4d0e      	ldr	r5, [pc, #56]	@ (8000c44 <HAL_DeInit+0x50>)
  __HAL_RCC_APB1_RELEASE_RESET();
 8000c0a:	675c      	str	r4, [r3, #116]	@ 0x74
 8000c0c:	679c      	str	r4, [r3, #120]	@ 0x78
  __HAL_RCC_APB2_FORCE_RESET();
 8000c0e:	67dd      	str	r5, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000c10:	67dc      	str	r4, [r3, #124]	@ 0x7c
  __HAL_RCC_APB3_FORCE_RESET();
 8000c12:	f8c3 0080 	str.w	r0, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000c16:	f8c3 4080 	str.w	r4, [r3, #128]	@ 0x80
  __HAL_RCC_AHB1_FORCE_RESET();
 8000c1a:	6619      	str	r1, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000c1c:	661c      	str	r4, [r3, #96]	@ 0x60
  __HAL_RCC_AHB2_FORCE_RESET();
 8000c1e:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000c20:	665c      	str	r4, [r3, #100]	@ 0x64
  HAL_MspDeInit();
 8000c22:	f7ff ffe5 	bl	8000bf0 <HAL_MspDeInit>
}
 8000c26:	4620      	mov	r0, r4
 8000c28:	bd38      	pop	{r3, r4, r5, pc}
 8000c2a:	bf00      	nop
 8000c2c:	44020c00 	.word	0x44020c00
 8000c30:	dffec1ff 	.word	0xdffec1ff
 8000c34:	4080062b 	.word	0x4080062b
 8000c38:	001008e0 	.word	0x001008e0
 8000c3c:	010ad003 	.word	0x010ad003
 8000c40:	001f1dff 	.word	0x001f1dff
 8000c44:	017f7800 	.word	0x017f7800

08000c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c48:	b570      	push	{r4, r5, r6, lr}
  uint32_t ticknumber = 0U;
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000c4a:	4e24      	ldr	r6, [pc, #144]	@ (8000cdc <HAL_InitTick+0x94>)
 8000c4c:	7832      	ldrb	r2, [r6, #0]
 8000c4e:	b1ea      	cbz	r2, 8000c8c <HAL_InitTick+0x44>
  {
    return HAL_ERROR;
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000c50:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000c54:	691c      	ldr	r4, [r3, #16]
 8000c56:	4605      	mov	r5, r0
 8000c58:	f014 0404 	ands.w	r4, r4, #4
 8000c5c:	d018      	beq.n	8000c90 <HAL_InitTick+0x48>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000c5e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c62:	fbb1 f2f2 	udiv	r2, r1, r2
 8000c66:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce0 <HAL_InitTick+0x98>)
 8000c68:	681c      	ldr	r4, [r3, #0]
 8000c6a:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000c6e:	4620      	mov	r0, r4
 8000c70:	f000 f8f2 	bl	8000e58 <HAL_SYSTICK_Config>
 8000c74:	4604      	mov	r4, r0
 8000c76:	b948      	cbnz	r0, 8000c8c <HAL_InitTick+0x44>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c78:	4602      	mov	r2, r0
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c80:	f000 f88e 	bl	8000da0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000c84:	4b17      	ldr	r3, [pc, #92]	@ (8000ce4 <HAL_InitTick+0x9c>)
 8000c86:	4620      	mov	r0, r4
 8000c88:	601d      	str	r5, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8000c8a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000c8c:	2001      	movs	r0, #1
}
 8000c8e:	bd70      	pop	{r4, r5, r6, pc}
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000c90:	f000 f930 	bl	8000ef4 <HAL_SYSTICK_GetCLKSourceConfig>
    switch (systicksel)
 8000c94:	2801      	cmp	r0, #1
 8000c96:	d00d      	beq.n	8000cb4 <HAL_InitTick+0x6c>
 8000c98:	2802      	cmp	r0, #2
 8000c9a:	d015      	beq.n	8000cc8 <HAL_InitTick+0x80>
 8000c9c:	2800      	cmp	r0, #0
 8000c9e:	d1e6      	bne.n	8000c6e <HAL_InitTick+0x26>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000ca0:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000ca4:	7831      	ldrb	r1, [r6, #0]
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <HAL_InitTick+0x98>)
 8000ca8:	fbb2 f2f1 	udiv	r2, r2, r1
 8000cac:	681c      	ldr	r4, [r3, #0]
 8000cae:	fbb4 f4f2 	udiv	r4, r4, r2
        break;
 8000cb2:	e7dc      	b.n	8000c6e <HAL_InitTick+0x26>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000cb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cb8:	7831      	ldrb	r1, [r6, #0]
 8000cba:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8000cbe:	fbb2 f2f1 	udiv	r2, r2, r1
 8000cc2:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 8000cc6:	e7d2      	b.n	8000c6e <HAL_InitTick+0x26>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000cc8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ccc:	7831      	ldrb	r1, [r6, #0]
 8000cce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000cd2:	fbb2 f2f1 	udiv	r2, r2, r1
 8000cd6:	fbb3 f4f2 	udiv	r4, r3, r2
        break;
 8000cda:	e7c8      	b.n	8000c6e <HAL_InitTick+0x26>
 8000cdc:	20000004 	.word	0x20000004
 8000ce0:	20000000 	.word	0x20000000
 8000ce4:	20000008 	.word	0x20000008

08000ce8 <HAL_Init>:
{
 8000ce8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cea:	2003      	movs	r0, #3
 8000cec:	f000 f846 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000cf0:	f001 fc14 	bl	800251c <HAL_RCC_GetSysClockFreq>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	4a0c      	ldr	r2, [pc, #48]	@ (8000d28 <HAL_Init+0x40>)
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <HAL_Init+0x44>)
 8000cfa:	6a12      	ldr	r2, [r2, #32]
 8000cfc:	490c      	ldr	r1, [pc, #48]	@ (8000d30 <HAL_Init+0x48>)
 8000cfe:	f002 020f 	and.w	r2, r2, #15
 8000d02:	5c82      	ldrb	r2, [r0, r2]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d04:	2004      	movs	r0, #4
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d06:	40d3      	lsrs	r3, r2
 8000d08:	600b      	str	r3, [r1, #0]
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d0a:	f000 f8b5 	bl	8000e78 <HAL_SYSTICK_CLKSourceConfig>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d0e:	200f      	movs	r0, #15
 8000d10:	f7ff ff9a 	bl	8000c48 <HAL_InitTick>
 8000d14:	b110      	cbz	r0, 8000d1c <HAL_Init+0x34>
    return HAL_ERROR;
 8000d16:	2401      	movs	r4, #1
}
 8000d18:	4620      	mov	r0, r4
 8000d1a:	bd10      	pop	{r4, pc}
 8000d1c:	4604      	mov	r4, r0
  HAL_MspInit();
 8000d1e:	f7ff fd33 	bl	8000788 <HAL_MspInit>
}
 8000d22:	4620      	mov	r0, r4
 8000d24:	bd10      	pop	{r4, pc}
 8000d26:	bf00      	nop
 8000d28:	44020c00 	.word	0x44020c00
 8000d2c:	08005a8c 	.word	0x08005a8c
 8000d30:	20000000 	.word	0x20000000

08000d34 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000d34:	4a03      	ldr	r2, [pc, #12]	@ (8000d44 <HAL_IncTick+0x10>)
 8000d36:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <HAL_IncTick+0x14>)
 8000d38:	6811      	ldr	r1, [r2, #0]
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	440b      	add	r3, r1
 8000d3e:	6013      	str	r3, [r2, #0]
}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	200001d4 	.word	0x200001d4
 8000d48:	20000004 	.word	0x20000004

08000d4c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d4c:	4b01      	ldr	r3, [pc, #4]	@ (8000d54 <HAL_GetTick+0x8>)
 8000d4e:	6818      	ldr	r0, [r3, #0]
}
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	200001d4 	.word	0x200001d4

08000d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000d5c:	f7ff fff6 	bl	8000d4c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d60:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000d62:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000d64:	d002      	beq.n	8000d6c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d66:	4b04      	ldr	r3, [pc, #16]	@ (8000d78 <HAL_Delay+0x20>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d6c:	f7ff ffee 	bl	8000d4c <HAL_GetTick>
 8000d70:	1b40      	subs	r0, r0, r5
 8000d72:	42a0      	cmp	r0, r4
 8000d74:	d3fa      	bcc.n	8000d6c <HAL_Delay+0x14>
  {
  }
}
 8000d76:	bd38      	pop	{r3, r4, r5, pc}
 8000d78:	20000004 	.word	0x20000004

08000d7c <HAL_NVIC_SetPriorityGrouping>:
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d7c:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d80:	4906      	ldr	r1, [pc, #24]	@ (8000d9c <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d82:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d84:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d86:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8a:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000d98:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <HAL_NVIC_SetPriority+0x70>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da2:	b500      	push	{lr}
 8000da4:	68db      	ldr	r3, [r3, #12]
 8000da6:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000daa:	f1c3 0e07 	rsb	lr, r3, #7
 8000dae:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000db2:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db6:	bf28      	it	cs
 8000db8:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbc:	f1bc 0f06 	cmp.w	ip, #6
 8000dc0:	d91c      	bls.n	8000dfc <HAL_NVIC_SetPriority+0x5c>
 8000dc2:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dca:	fa03 f30c 	lsl.w	r3, r3, ip
 8000dce:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dd6:	fa03 f30e 	lsl.w	r3, r3, lr
 8000dda:	ea21 0303 	bic.w	r3, r1, r3
 8000dde:	fa03 f30c 	lsl.w	r3, r3, ip
 8000de2:	4313      	orrs	r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de4:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8000de6:	2800      	cmp	r0, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de8:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000dea:	db0a      	blt.n	8000e02 <HAL_NVIC_SetPriority+0x62>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000df0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000df4:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000df8:	f85d fb04 	ldr.w	pc, [sp], #4
 8000dfc:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfe:	4694      	mov	ip, r2
 8000e00:	e7e7      	b.n	8000dd2 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e02:	4a04      	ldr	r2, [pc, #16]	@ (8000e14 <HAL_NVIC_SetPriority+0x74>)
 8000e04:	f000 000f 	and.w	r0, r0, #15
 8000e08:	4402      	add	r2, r0
 8000e0a:	7613      	strb	r3, [r2, #24]
 8000e0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e10:	e000ed00 	.word	0xe000ed00
 8000e14:	e000ecfc 	.word	0xe000ecfc

08000e18 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e18:	2800      	cmp	r0, #0
 8000e1a:	db07      	blt.n	8000e2c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	f000 011f 	and.w	r1, r0, #31
 8000e22:	4a03      	ldr	r2, [pc, #12]	@ (8000e30 <HAL_NVIC_EnableIRQ+0x18>)
 8000e24:	0940      	lsrs	r0, r0, #5
 8000e26:	408b      	lsls	r3, r1
 8000e28:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	e000e100 	.word	0xe000e100

08000e34 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e34:	2800      	cmp	r0, #0
 8000e36:	db0c      	blt.n	8000e52 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e38:	2201      	movs	r2, #1
 8000e3a:	4906      	ldr	r1, [pc, #24]	@ (8000e54 <HAL_NVIC_DisableIRQ+0x20>)
 8000e3c:	0943      	lsrs	r3, r0, #5
 8000e3e:	f000 001f 	and.w	r0, r0, #31
 8000e42:	3320      	adds	r3, #32
 8000e44:	4082      	lsls	r2, r0
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000e4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e4e:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <HAL_SYSTICK_Config>:
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e58:	1e43      	subs	r3, r0, #1
 8000e5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e5e:	d209      	bcs.n	8000e74 <HAL_SYSTICK_Config+0x1c>
    /* Reload value impossible */
    return (1UL);
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000e60:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000e64:	2000      	movs	r0, #0
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000e66:	6153      	str	r3, [r2, #20]
  WRITE_REG(SysTick->VAL, 0UL);
 8000e68:	6190      	str	r0, [r2, #24]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000e6a:	6913      	ldr	r3, [r2, #16]
 8000e6c:	f043 0303 	orr.w	r3, r3, #3
 8000e70:	6113      	str	r3, [r2, #16]

  /* Function successful */
  return (0UL);
 8000e72:	4770      	bx	lr
    return (1UL);
 8000e74:	2001      	movs	r0, #1
}
 8000e76:	4770      	bx	lr

08000e78 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000e78:	2804      	cmp	r0, #4
 8000e7a:	d813      	bhi.n	8000ea4 <HAL_SYSTICK_CLKSourceConfig+0x2c>
 8000e7c:	e8df f000 	tbb	[pc, r0]
 8000e80:	12031a2a 	.word	0x12031a2a
 8000e84:	13          	.byte	0x13
 8000e85:	00          	.byte	0x00
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
      break;
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000e86:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8000e8a:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000e8c:	4a18      	ldr	r2, [pc, #96]	@ (8000ef0 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000e8e:	f023 0304 	bic.w	r3, r3, #4
 8000e92:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000e94:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000e98:	f023 030c 	bic.w	r3, r3, #12
 8000e9c:	f043 0308 	orr.w	r3, r3, #8
 8000ea0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
    default:
      /* Nothing to do */
      break;
  }
}
 8000ea4:	4770      	bx	lr
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ea6:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8000eaa:	6913      	ldr	r3, [r2, #16]
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	6113      	str	r3, [r2, #16]
      break;
 8000eb2:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000eb4:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8000eb8:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000eba:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef0 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ebc:	f023 0304 	bic.w	r3, r3, #4
 8000ec0:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000ec2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000ec6:	f023 030c 	bic.w	r3, r3, #12
 8000eca:	f043 0304 	orr.w	r3, r3, #4
 8000ece:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000ed2:	4770      	bx	lr
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ed4:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
 8000ed8:	690b      	ldr	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000eda:	4a05      	ldr	r2, [pc, #20]	@ (8000ef0 <HAL_SYSTICK_CLKSourceConfig+0x78>)
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000edc:	f023 0304 	bic.w	r3, r3, #4
 8000ee0:	610b      	str	r3, [r1, #16]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000ee2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8000ee6:	f023 030c 	bic.w	r3, r3, #12
 8000eea:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000eee:	4770      	bx	lr
 8000ef0:	44020c00 	.word	0x44020c00

08000ef4 <HAL_SYSTICK_GetCLKSourceConfig>:
{
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000ef4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000ef8:	691b      	ldr	r3, [r3, #16]
 8000efa:	075b      	lsls	r3, r3, #29
 8000efc:	d40f      	bmi.n	8000f1e <HAL_SYSTICK_GetCLKSourceConfig+0x2a>
    systick_source = SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <HAL_SYSTICK_GetCLKSourceConfig+0x30>)
 8000f00:	f8d3 00e4 	ldr.w	r0, [r3, #228]	@ 0xe4
 8000f04:	f000 000c 	and.w	r0, r0, #12

    switch (systick_rcc_source)
 8000f08:	2804      	cmp	r0, #4
 8000f0a:	d006      	beq.n	8000f1a <HAL_SYSTICK_GetCLKSourceConfig+0x26>
 8000f0c:	f1a0 0008 	sub.w	r0, r0, #8
 8000f10:	fab0 f080 	clz	r0, r0
 8000f14:	0940      	lsrs	r0, r0, #5
 8000f16:	0040      	lsls	r0, r0, #1
 8000f18:	4770      	bx	lr
 8000f1a:	2001      	movs	r0, #1
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
        break;
    }
  }
  return systick_source;
}
 8000f1c:	4770      	bx	lr
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000f1e:	2004      	movs	r0, #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	44020c00 	.word	0x44020c00

08000f28 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8000f28:	b570      	push	{r4, r5, r6, lr}
 8000f2a:	4604      	mov	r4, r0
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8000f2c:	f7ff ff0e 	bl	8000d4c <HAL_GetTick>

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8000f30:	2c00      	cmp	r4, #0
 8000f32:	f000 80b3 	beq.w	800109c <HAL_DMA_Init+0x174>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8000f36:	4605      	mov	r5, r0
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000f38:	2000      	movs	r0, #0

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8000f3a:	f894 1054 	ldrb.w	r1, [r4, #84]	@ 0x54
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8000f3e:	6823      	ldr	r3, [r4, #0]
  if (hdma->State == HAL_DMA_STATE_RESET)
 8000f40:	f001 02ff 	and.w	r2, r1, #255	@ 0xff
  __HAL_UNLOCK(hdma);
 8000f44:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
  if (hdma->State == HAL_DMA_STATE_RESET)
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	d066      	beq.n	800101a <HAL_DMA_Init+0xf2>
    hdma->XferAbortCallback    = NULL;
    hdma->XferSuspendCallback  = NULL;
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8000f52:	695a      	ldr	r2, [r3, #20]
 8000f54:	f042 0206 	orr.w	r2, r2, #6
 8000f58:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8000f5a:	e006      	b.n	8000f6a <HAL_DMA_Init+0x42>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8000f5c:	f7ff fef6 	bl	8000d4c <HAL_GetTick>
 8000f60:	1b43      	subs	r3, r0, r5
 8000f62:	2b05      	cmp	r3, #5
 8000f64:	f200 8095 	bhi.w	8001092 <HAL_DMA_Init+0x16a>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8000f68:	6823      	ldr	r3, [r4, #0]
 8000f6a:	695a      	ldr	r2, [r3, #20]
 8000f6c:	07d2      	lsls	r2, r2, #31
 8000f6e:	d4f5      	bmi.n	8000f5c <HAL_DMA_Init+0x34>

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000f70:	6959      	ldr	r1, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000f72:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000f74:	e9d4 5007 	ldrd	r5, r0, [r4, #28]
 8000f78:	f421 0143 	bic.w	r1, r1, #12779520	@ 0xc30000
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000f7c:	432a      	orrs	r2, r5
 8000f7e:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000f80:	4301      	orrs	r1, r0
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000f82:	69a0      	ldr	r0, [r4, #24]
 8000f84:	432a      	orrs	r2, r5
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8000f86:	6159      	str	r1, [r3, #20]
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8000f88:	4302      	orrs	r2, r0
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8000f8a:	68a1      	ldr	r1, [r4, #8]
 8000f8c:	6b20      	ldr	r0, [r4, #48]	@ 0x30

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f8e:	68e5      	ldr	r5, [r4, #12]
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8000f90:	4301      	orrs	r1, r0
 8000f92:	7920      	ldrb	r0, [r4, #4]
 8000f94:	4301      	orrs	r1, r0
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8000f96:	484a      	ldr	r0, [pc, #296]	@ (80010c0 <HAL_DMA_Init+0x198>)
 8000f98:	4283      	cmp	r3, r0
 8000f9a:	d044      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000f9c:	3080      	adds	r0, #128	@ 0x80
 8000f9e:	4283      	cmp	r3, r0
 8000fa0:	d041      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fa2:	3080      	adds	r0, #128	@ 0x80
 8000fa4:	4283      	cmp	r3, r0
 8000fa6:	d03e      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fa8:	3080      	adds	r0, #128	@ 0x80
 8000faa:	4283      	cmp	r3, r0
 8000fac:	d03b      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fae:	3080      	adds	r0, #128	@ 0x80
 8000fb0:	4283      	cmp	r3, r0
 8000fb2:	d038      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fb4:	3080      	adds	r0, #128	@ 0x80
 8000fb6:	4283      	cmp	r3, r0
 8000fb8:	d035      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fba:	3080      	adds	r0, #128	@ 0x80
 8000fbc:	4283      	cmp	r3, r0
 8000fbe:	d032      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fc0:	3080      	adds	r0, #128	@ 0x80
 8000fc2:	4283      	cmp	r3, r0
 8000fc4:	d02f      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fc6:	f500 6048 	add.w	r0, r0, #3200	@ 0xc80
 8000fca:	4283      	cmp	r3, r0
 8000fcc:	d02b      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fce:	3080      	adds	r0, #128	@ 0x80
 8000fd0:	4283      	cmp	r3, r0
 8000fd2:	d028      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fd4:	3080      	adds	r0, #128	@ 0x80
 8000fd6:	4283      	cmp	r3, r0
 8000fd8:	d025      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fda:	3080      	adds	r0, #128	@ 0x80
 8000fdc:	4283      	cmp	r3, r0
 8000fde:	d022      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fe0:	3080      	adds	r0, #128	@ 0x80
 8000fe2:	4283      	cmp	r3, r0
 8000fe4:	d01f      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fe6:	3080      	adds	r0, #128	@ 0x80
 8000fe8:	4283      	cmp	r3, r0
 8000fea:	d01c      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000fec:	3080      	adds	r0, #128	@ 0x80
 8000fee:	4283      	cmp	r3, r0
 8000ff0:	d019      	beq.n	8001026 <HAL_DMA_Init+0xfe>
 8000ff2:	3080      	adds	r0, #128	@ 0x80
 8000ff4:	4283      	cmp	r3, r0
 8000ff6:	d016      	beq.n	8001026 <HAL_DMA_Init+0xfe>
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ff8:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 8000ffc:	641a      	str	r2, [r3, #64]	@ 0x40
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ffe:	d055      	beq.n	80010ac <HAL_DMA_Init+0x184>
    {
      tmpreg |= DMA_CTR2_DREQ;
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8001000:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8001004:	d04c      	beq.n	80010a0 <HAL_DMA_Init+0x178>

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001006:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001008:	482e      	ldr	r0, [pc, #184]	@ (80010c4 <HAL_DMA_Init+0x19c>)
  tmpreg |= hdma->Init.Mode;
 800100a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 800100c:	4002      	ands	r2, r0
 800100e:	432a      	orrs	r2, r5
 8001010:	430a      	orrs	r2, r1
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001012:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001014:	645a      	str	r2, [r3, #68]	@ 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001016:	6499      	str	r1, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001018:	e033      	b.n	8001082 <HAL_DMA_Init+0x15a>
    hdma->XferCpltCallback     = NULL;
 800101a:	e9c4 2218 	strd	r2, r2, [r4, #96]	@ 0x60
 800101e:	e9c4 221a 	strd	r2, r2, [r4, #104]	@ 0x68
    hdma->XferSuspendCallback  = NULL;
 8001022:	6722      	str	r2, [r4, #112]	@ 0x70
 8001024:	e792      	b.n	8000f4c <HAL_DMA_Init+0x24>
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8001026:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001028:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800102a:	3801      	subs	r0, #1
 800102c:	0500      	lsls	r0, r0, #20
 800102e:	f000 707c 	and.w	r0, r0, #66060288	@ 0x3f00000
 8001032:	4302      	orrs	r2, r0
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8001034:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001036:	4332      	orrs	r2, r6
 8001038:	3801      	subs	r0, #1
 800103a:	0100      	lsls	r0, r0, #4
 800103c:	f400 707c 	and.w	r0, r0, #1008	@ 0x3f0
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8001040:	4302      	orrs	r2, r0
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001042:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
 8001046:	641a      	str	r2, [r3, #64]	@ 0x40
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001048:	d02d      	beq.n	80010a6 <HAL_DMA_Init+0x17e>
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800104a:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800104e:	d027      	beq.n	80010a0 <HAL_DMA_Init+0x178>
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001050:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001052:	481c      	ldr	r0, [pc, #112]	@ (80010c4 <HAL_DMA_Init+0x19c>)
  tmpreg |= hdma->Init.Mode;
 8001054:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8001056:	4002      	ands	r2, r0
 8001058:	432a      	orrs	r2, r5
 800105a:	430a      	orrs	r2, r1
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800105c:	2100      	movs	r1, #0
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 800105e:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001060:	4a19      	ldr	r2, [pc, #100]	@ (80010c8 <HAL_DMA_Init+0x1a0>)
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8001062:	6499      	str	r1, [r3, #72]	@ 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001064:	4293      	cmp	r3, r2
 8001066:	d009      	beq.n	800107c <HAL_DMA_Init+0x154>
 8001068:	3280      	adds	r2, #128	@ 0x80
 800106a:	4293      	cmp	r3, r2
 800106c:	d006      	beq.n	800107c <HAL_DMA_Init+0x154>
 800106e:	f502 6278 	add.w	r2, r2, #3968	@ 0xf80
 8001072:	4293      	cmp	r3, r2
 8001074:	d002      	beq.n	800107c <HAL_DMA_Init+0x154>
 8001076:	3280      	adds	r2, #128	@ 0x80
 8001078:	4293      	cmp	r3, r2
 800107a:	d102      	bne.n	8001082 <HAL_DMA_Init+0x15a>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 800107c:	2200      	movs	r2, #0
 800107e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8001080:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8001082:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001084:	2201      	movs	r2, #1
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8001086:	67d8      	str	r0, [r3, #124]	@ 0x7c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001088:	65a0      	str	r0, [r4, #88]	@ 0x58
  hdma->State = HAL_DMA_STATE_READY;
 800108a:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
  hdma->Mode = hdma->Init.Mode;
 800108e:	6525      	str	r5, [r4, #80]	@ 0x50
}
 8001090:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001092:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 8001094:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001096:	65a2      	str	r2, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 8001098:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 800109c:	2001      	movs	r0, #1
}
 800109e:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg |= DMA_CTR2_SWREQ;
 80010a0:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 80010a4:	e7d4      	b.n	8001050 <HAL_DMA_Init+0x128>
      tmpreg |= DMA_CTR2_DREQ;
 80010a6:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 80010aa:	e7d1      	b.n	8001050 <HAL_DMA_Init+0x128>
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80010ac:	2000      	movs	r0, #0
  tmpreg |= hdma->Init.Mode;
 80010ae:	6b65      	ldr	r5, [r4, #52]	@ 0x34
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80010b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010b2:	4e04      	ldr	r6, [pc, #16]	@ (80010c4 <HAL_DMA_Init+0x19c>)
 80010b4:	4329      	orrs	r1, r5
 80010b6:	4032      	ands	r2, r6
 80010b8:	430a      	orrs	r2, r1
 80010ba:	645a      	str	r2, [r3, #68]	@ 0x44
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80010bc:	6498      	str	r0, [r3, #72]	@ 0x48
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80010be:	e7e0      	b.n	8001082 <HAL_DMA_Init+0x15a>
 80010c0:	40020050 	.word	0x40020050
 80010c4:	3cc02100 	.word	0x3cc02100
 80010c8:	40020350 	.word	0x40020350

080010cc <HAL_DMA_DeInit>:
{
 80010cc:	b570      	push	{r4, r5, r6, lr}
 80010ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010d0:	f7ff fe3c 	bl	8000d4c <HAL_GetTick>
  if (hdma == NULL)
 80010d4:	2c00      	cmp	r4, #0
 80010d6:	d052      	beq.n	800117e <HAL_DMA_DeInit+0xb2>
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80010d8:	6826      	ldr	r6, [r4, #0]
 80010da:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 80010dc:	6973      	ldr	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80010de:	4632      	mov	r2, r6
  __HAL_DMA_DISABLE(hdma);
 80010e0:	f043 0306 	orr.w	r3, r3, #6
 80010e4:	6173      	str	r3, [r6, #20]
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80010e6:	e005      	b.n	80010f4 <HAL_DMA_DeInit+0x28>
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80010e8:	f7ff fe30 	bl	8000d4c <HAL_GetTick>
 80010ec:	1b43      	subs	r3, r0, r5
 80010ee:	2b05      	cmp	r3, #5
 80010f0:	d840      	bhi.n	8001174 <HAL_DMA_DeInit+0xa8>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80010f2:	6822      	ldr	r2, [r4, #0]
 80010f4:	6953      	ldr	r3, [r2, #20]
 80010f6:	f013 0301 	ands.w	r3, r3, #1
 80010fa:	d1f5      	bne.n	80010e8 <HAL_DMA_DeInit+0x1c>
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80010fc:	4921      	ldr	r1, [pc, #132]	@ (8001184 <HAL_DMA_DeInit+0xb8>)
  hdma->Instance->CLBAR = 0U;
 80010fe:	6013      	str	r3, [r2, #0]
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001100:	428a      	cmp	r2, r1
  hdma->Instance->CCR   = 0U;
 8001102:	6153      	str	r3, [r2, #20]
  hdma->Instance->CTR1  = 0U;
 8001104:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 8001106:	6453      	str	r3, [r2, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 8001108:	6493      	str	r3, [r2, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 800110a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 800110c:	6513      	str	r3, [r2, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 800110e:	67d3      	str	r3, [r2, #124]	@ 0x7c
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8001110:	d009      	beq.n	8001126 <HAL_DMA_DeInit+0x5a>
 8001112:	4b1d      	ldr	r3, [pc, #116]	@ (8001188 <HAL_DMA_DeInit+0xbc>)
 8001114:	429a      	cmp	r2, r3
 8001116:	d006      	beq.n	8001126 <HAL_DMA_DeInit+0x5a>
 8001118:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 800111c:	429a      	cmp	r2, r3
 800111e:	d002      	beq.n	8001126 <HAL_DMA_DeInit+0x5a>
 8001120:	3380      	adds	r3, #128	@ 0x80
 8001122:	429a      	cmp	r2, r3
 8001124:	d102      	bne.n	800112c <HAL_DMA_DeInit+0x60>
    hdma->Instance->CTR3 = 0U;
 8001126:	2300      	movs	r3, #0
 8001128:	6553      	str	r3, [r2, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 800112a:	6593      	str	r3, [r2, #88]	@ 0x58
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 800112c:	2001      	movs	r0, #1
 800112e:	f3c2 030b 	ubfx	r3, r2, #0, #12
 8001132:	3b50      	subs	r3, #80	@ 0x50
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001134:	f36f 060b 	bfc	r6, #0, #12
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8001138:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 800113c:	6871      	ldr	r1, [r6, #4]
 800113e:	fa00 f303 	lsl.w	r3, r0, r3
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001142:	f44f 40fe 	mov.w	r0, #32512	@ 0x7f00
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 8001146:	ea21 0103 	bic.w	r1, r1, r3
  hdma->XferCpltCallback     = NULL;
 800114a:	2300      	movs	r3, #0
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 800114c:	6071      	str	r1, [r6, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800114e:	60d0      	str	r0, [r2, #12]
  if (hdma->Parent != NULL)
 8001150:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
  hdma->XferCpltCallback     = NULL;
 8001152:	e9c4 3318 	strd	r3, r3, [r4, #96]	@ 0x60
 8001156:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
  hdma->LinkedListQueue = NULL;
 800115a:	e9c4 331c 	strd	r3, r3, [r4, #112]	@ 0x70
  if (hdma->Parent != NULL)
 800115e:	b102      	cbz	r2, 8001162 <HAL_DMA_DeInit+0x96>
    hdma->Parent = NULL;
 8001160:	65e3      	str	r3, [r4, #92]	@ 0x5c
  hdma->Mode = DMA_NORMAL;
 8001162:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001164:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hdma);
 8001166:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  hdma->State = HAL_DMA_STATE_RESET;
 800116a:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
  return HAL_OK;
 800116e:	4618      	mov	r0, r3
  hdma->Mode = DMA_NORMAL;
 8001170:	6523      	str	r3, [r4, #80]	@ 0x50
}
 8001172:	bd70      	pop	{r4, r5, r6, pc}
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001174:	2210      	movs	r2, #16
      hdma->State = HAL_DMA_STATE_ERROR;
 8001176:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001178:	65a2      	str	r2, [r4, #88]	@ 0x58
      hdma->State = HAL_DMA_STATE_ERROR;
 800117a:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 800117e:	2001      	movs	r0, #1
}
 8001180:	bd70      	pop	{r4, r5, r6, pc}
 8001182:	bf00      	nop
 8001184:	40020350 	.word	0x40020350
 8001188:	400203d0 	.word	0x400203d0

0800118c <HAL_DMA_Start_IT>:
  if (hdma == NULL)
 800118c:	2800      	cmp	r0, #0
 800118e:	d03f      	beq.n	8001210 <HAL_DMA_Start_IT+0x84>
{
 8001190:	b470      	push	{r4, r5, r6}
  if (hdma->Mode != DMA_NORMAL)
 8001192:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8001194:	2c00      	cmp	r4, #0
 8001196:	d136      	bne.n	8001206 <HAL_DMA_Start_IT+0x7a>
  __HAL_LOCK(hdma);
 8001198:	f890 c04c 	ldrb.w	ip, [r0, #76]	@ 0x4c
 800119c:	f1bc 0f01 	cmp.w	ip, #1
 80011a0:	d034      	beq.n	800120c <HAL_DMA_Start_IT+0x80>
 80011a2:	f04f 0c01 	mov.w	ip, #1
 80011a6:	f880 c04c 	strb.w	ip, [r0, #76]	@ 0x4c
  if (hdma->State == HAL_DMA_STATE_READY)
 80011aa:	f890 c054 	ldrb.w	ip, [r0, #84]	@ 0x54
 80011ae:	f1bc 0f01 	cmp.w	ip, #1
 80011b2:	d124      	bne.n	80011fe <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 80011b4:	2502      	movs	r5, #2
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80011b6:	f44f 46fe 	mov.w	r6, #32512	@ 0x7f00
    hdma->State = HAL_DMA_STATE_BUSY;
 80011ba:	f880 5054 	strb.w	r5, [r0, #84]	@ 0x54
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011be:	6584      	str	r4, [r0, #88]	@ 0x58
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 80011c0:	6804      	ldr	r4, [r0, #0]
 80011c2:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80011c4:	f363 050f 	bfi	r5, r3, #0, #16
 80011c8:	64a5      	str	r5, [r4, #72]	@ 0x48
    if (hdma->XferHalfCpltCallback != NULL)
 80011ca:	6e45      	ldr	r5, [r0, #100]	@ 0x64
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80011cc:	60e6      	str	r6, [r4, #12]
  hdma->Instance->CSAR = SrcAddress;
 80011ce:	64e1      	str	r1, [r4, #76]	@ 0x4c
  hdma->Instance->CDAR = DstAddress;
 80011d0:	6522      	str	r2, [r4, #80]	@ 0x50
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80011d2:	6963      	ldr	r3, [r4, #20]
 80011d4:	f443 43ba 	orr.w	r3, r3, #23808	@ 0x5d00
 80011d8:	6163      	str	r3, [r4, #20]
    if (hdma->XferHalfCpltCallback != NULL)
 80011da:	b11d      	cbz	r5, 80011e4 <HAL_DMA_Start_IT+0x58>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80011dc:	6963      	ldr	r3, [r4, #20]
 80011de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011e2:	6163      	str	r3, [r4, #20]
    if (hdma->XferSuspendCallback != NULL)
 80011e4:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 80011e6:	b11b      	cbz	r3, 80011f0 <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80011e8:	6963      	ldr	r3, [r4, #20]
 80011ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011ee:	6163      	str	r3, [r4, #20]
  return HAL_OK;
 80011f0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80011f2:	6963      	ldr	r3, [r4, #20]
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	6163      	str	r3, [r4, #20]
}
 80011fa:	bc70      	pop	{r4, r5, r6}
 80011fc:	4770      	bx	lr
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80011fe:	2340      	movs	r3, #64	@ 0x40
    __HAL_UNLOCK(hdma);
 8001200:	f880 404c 	strb.w	r4, [r0, #76]	@ 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001204:	6583      	str	r3, [r0, #88]	@ 0x58
    return HAL_ERROR;
 8001206:	2001      	movs	r0, #1
}
 8001208:	bc70      	pop	{r4, r5, r6}
 800120a:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800120c:	2002      	movs	r0, #2
 800120e:	e7f4      	b.n	80011fa <HAL_DMA_Start_IT+0x6e>
    return HAL_ERROR;
 8001210:	2001      	movs	r0, #1
}
 8001212:	4770      	bx	lr

08001214 <HAL_DMA_Abort>:
{
 8001214:	b538      	push	{r3, r4, r5, lr}
 8001216:	4604      	mov	r4, r0
  uint32_t tickstart =  HAL_GetTick();
 8001218:	f7ff fd98 	bl	8000d4c <HAL_GetTick>
  if (hdma == NULL)
 800121c:	2c00      	cmp	r4, #0
 800121e:	d034      	beq.n	800128a <HAL_DMA_Abort+0x76>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001220:	f894 3054 	ldrb.w	r3, [r4, #84]	@ 0x54
 8001224:	2b02      	cmp	r3, #2
 8001226:	d12b      	bne.n	8001280 <HAL_DMA_Abort+0x6c>
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001228:	2105      	movs	r1, #5
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800122a:	6823      	ldr	r3, [r4, #0]
 800122c:	4605      	mov	r5, r0
 800122e:	695a      	ldr	r2, [r3, #20]
 8001230:	f042 0204 	orr.w	r2, r2, #4
 8001234:	615a      	str	r2, [r3, #20]
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001236:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800123a:	e005      	b.n	8001248 <HAL_DMA_Abort+0x34>
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800123c:	f7ff fd86 	bl	8000d4c <HAL_GetTick>
 8001240:	1b43      	subs	r3, r0, r5
 8001242:	2b05      	cmp	r3, #5
 8001244:	d823      	bhi.n	800128e <HAL_DMA_Abort+0x7a>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001246:	6823      	ldr	r3, [r4, #0]
 8001248:	691a      	ldr	r2, [r3, #16]
 800124a:	0491      	lsls	r1, r2, #18
 800124c:	d5f6      	bpl.n	800123c <HAL_DMA_Abort+0x28>
    hdma->State = HAL_DMA_STATE_ABORT;
 800124e:	2504      	movs	r5, #4
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001250:	f44f 40fe 	mov.w	r0, #32512	@ 0x7f00
    hdma->State = HAL_DMA_STATE_READY;
 8001254:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001256:	695a      	ldr	r2, [r3, #20]
 8001258:	f042 0202 	orr.w	r2, r2, #2
 800125c:	615a      	str	r2, [r3, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800125e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hdma->State = HAL_DMA_STATE_ABORT;
 8001260:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001264:	0612      	lsls	r2, r2, #24
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001266:	60d8      	str	r0, [r3, #12]
    hdma->State = HAL_DMA_STATE_READY;
 8001268:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800126c:	d503      	bpl.n	8001276 <HAL_DMA_Abort+0x62>
      hdma->Instance->CBR1 = 0U;
 800126e:	2200      	movs	r2, #0
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001270:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8001272:	7301      	strb	r1, [r0, #12]
      hdma->Instance->CBR1 = 0U;
 8001274:	649a      	str	r2, [r3, #72]	@ 0x48
    __HAL_UNLOCK(hdma);
 8001276:	2300      	movs	r3, #0
 8001278:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
  return HAL_OK;
 800127c:	4618      	mov	r0, r3
}
 800127e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001280:	2220      	movs	r2, #32
    __HAL_UNLOCK(hdma);
 8001282:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001284:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8001286:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
    return HAL_ERROR;
 800128a:	2001      	movs	r0, #1
}
 800128c:	bd38      	pop	{r3, r4, r5, pc}
        hdma->State = HAL_DMA_STATE_ERROR;
 800128e:	2103      	movs	r1, #3
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001290:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001292:	6d22      	ldr	r2, [r4, #80]	@ 0x50
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001294:	f043 0310 	orr.w	r3, r3, #16
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001298:	0610      	lsls	r0, r2, #24
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800129a:	65a3      	str	r3, [r4, #88]	@ 0x58
        hdma->State = HAL_DMA_STATE_ERROR;
 800129c:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80012a0:	d502      	bpl.n	80012a8 <HAL_DMA_Abort+0x94>
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80012a2:	2201      	movs	r2, #1
 80012a4:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 80012a6:	731a      	strb	r2, [r3, #12]
        __HAL_UNLOCK(hdma);
 80012a8:	2300      	movs	r3, #0
 80012aa:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
        return HAL_ERROR;
 80012ae:	e7ec      	b.n	800128a <HAL_DMA_Abort+0x76>

080012b0 <HAL_DMA_Abort_IT>:
  if (hdma == NULL)
 80012b0:	4603      	mov	r3, r0
 80012b2:	b128      	cbz	r0, 80012c0 <HAL_DMA_Abort_IT+0x10>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012b4:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 80012b8:	2a02      	cmp	r2, #2
 80012ba:	d003      	beq.n	80012c4 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012bc:	2220      	movs	r2, #32
 80012be:	6582      	str	r2, [r0, #88]	@ 0x58
    return HAL_ERROR;
 80012c0:	2001      	movs	r0, #1
 80012c2:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80012c4:	2104      	movs	r1, #4
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80012c6:	681a      	ldr	r2, [r3, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80012c8:	f883 1054 	strb.w	r1, [r3, #84]	@ 0x54
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80012cc:	6953      	ldr	r3, [r2, #20]
  return HAL_OK;
 80012ce:	2000      	movs	r0, #0
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80012d0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80012d4:	430b      	orrs	r3, r1
 80012d6:	6153      	str	r3, [r2, #20]
}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop

080012dc <HAL_DMA_IRQHandler>:
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80012dc:	2101      	movs	r1, #1
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80012de:	6803      	ldr	r3, [r0, #0]
{
 80012e0:	b510      	push	{r4, lr}
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80012e2:	f3c3 020b 	ubfx	r2, r3, #0, #12
{
 80012e6:	4604      	mov	r4, r0
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 80012e8:	f423 607f 	bic.w	r0, r3, #4080	@ 0xff0
 80012ec:	f020 000f 	bic.w	r0, r0, #15
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80012f0:	3a50      	subs	r2, #80	@ 0x50
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 80012f2:	68c0      	ldr	r0, [r0, #12]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80012f4:	f3c2 12c4 	ubfx	r2, r2, #7, #5
 80012f8:	4091      	lsls	r1, r2
  if (global_active_flag_ns == 0U)
 80012fa:	4201      	tst	r1, r0
 80012fc:	f000 80a5 	beq.w	800144a <HAL_DMA_IRQHandler+0x16e>
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8001300:	691a      	ldr	r2, [r3, #16]
 8001302:	0552      	lsls	r2, r2, #21
 8001304:	d509      	bpl.n	800131a <HAL_DMA_IRQHandler+0x3e>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8001306:	695a      	ldr	r2, [r3, #20]
 8001308:	0550      	lsls	r0, r2, #21
 800130a:	d506      	bpl.n	800131a <HAL_DMA_IRQHandler+0x3e>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 800130c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001310:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8001312:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001314:	f042 0201 	orr.w	r2, r2, #1
 8001318:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 800131a:	691a      	ldr	r2, [r3, #16]
 800131c:	0511      	lsls	r1, r2, #20
 800131e:	d509      	bpl.n	8001334 <HAL_DMA_IRQHandler+0x58>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8001320:	695a      	ldr	r2, [r3, #20]
 8001322:	0512      	lsls	r2, r2, #20
 8001324:	d506      	bpl.n	8001334 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8001326:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800132a:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 800132c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800132e:	f042 0202 	orr.w	r2, r2, #2
 8001332:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8001334:	691a      	ldr	r2, [r3, #16]
 8001336:	04d0      	lsls	r0, r2, #19
 8001338:	d509      	bpl.n	800134e <HAL_DMA_IRQHandler+0x72>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 800133a:	695a      	ldr	r2, [r3, #20]
 800133c:	04d1      	lsls	r1, r2, #19
 800133e:	d506      	bpl.n	800134e <HAL_DMA_IRQHandler+0x72>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8001340:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001344:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8001346:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001348:	f042 0204 	orr.w	r2, r2, #4
 800134c:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 800134e:	691a      	ldr	r2, [r3, #16]
 8001350:	0452      	lsls	r2, r2, #17
 8001352:	d509      	bpl.n	8001368 <HAL_DMA_IRQHandler+0x8c>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8001354:	695a      	ldr	r2, [r3, #20]
 8001356:	0450      	lsls	r0, r2, #17
 8001358:	d506      	bpl.n	8001368 <HAL_DMA_IRQHandler+0x8c>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 800135a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800135e:	60da      	str	r2, [r3, #12]
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8001360:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001362:	f042 0208 	orr.w	r2, r2, #8
 8001366:	65a2      	str	r2, [r4, #88]	@ 0x58
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8001368:	691a      	ldr	r2, [r3, #16]
 800136a:	0591      	lsls	r1, r2, #22
 800136c:	d50a      	bpl.n	8001384 <HAL_DMA_IRQHandler+0xa8>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800136e:	695a      	ldr	r2, [r3, #20]
 8001370:	0592      	lsls	r2, r2, #22
 8001372:	d507      	bpl.n	8001384 <HAL_DMA_IRQHandler+0xa8>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8001374:	f44f 7100 	mov.w	r1, #512	@ 0x200
      if (hdma->XferHalfCpltCallback != NULL)
 8001378:	6e62      	ldr	r2, [r4, #100]	@ 0x64
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 800137a:	60d9      	str	r1, [r3, #12]
      if (hdma->XferHalfCpltCallback != NULL)
 800137c:	b112      	cbz	r2, 8001384 <HAL_DMA_IRQHandler+0xa8>
        hdma->XferHalfCpltCallback(hdma);
 800137e:	4620      	mov	r0, r4
 8001380:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8001382:	6823      	ldr	r3, [r4, #0]
 8001384:	691a      	ldr	r2, [r3, #16]
 8001386:	0490      	lsls	r0, r2, #18
 8001388:	d511      	bpl.n	80013ae <HAL_DMA_IRQHandler+0xd2>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 800138a:	695a      	ldr	r2, [r3, #20]
 800138c:	0491      	lsls	r1, r2, #18
 800138e:	d50e      	bpl.n	80013ae <HAL_DMA_IRQHandler+0xd2>
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8001390:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001394:	60da      	str	r2, [r3, #12]
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8001396:	f894 2054 	ldrb.w	r2, [r4, #84]	@ 0x54
 800139a:	2a04      	cmp	r2, #4
 800139c:	d03d      	beq.n	800141a <HAL_DMA_IRQHandler+0x13e>
        hdma->State = HAL_DMA_STATE_SUSPEND;
 800139e:	2105      	movs	r1, #5
        if (hdma->XferSuspendCallback != NULL)
 80013a0:	6f22      	ldr	r2, [r4, #112]	@ 0x70
        hdma->State = HAL_DMA_STATE_SUSPEND;
 80013a2:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
        if (hdma->XferSuspendCallback != NULL)
 80013a6:	b112      	cbz	r2, 80013ae <HAL_DMA_IRQHandler+0xd2>
          hdma->XferSuspendCallback(hdma);
 80013a8:	4620      	mov	r0, r4
 80013aa:	4790      	blx	r2
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 80013ac:	6823      	ldr	r3, [r4, #0]
 80013ae:	691a      	ldr	r2, [r3, #16]
 80013b0:	05d0      	lsls	r0, r2, #23
 80013b2:	d518      	bpl.n	80013e6 <HAL_DMA_IRQHandler+0x10a>
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80013b4:	695a      	ldr	r2, [r3, #20]
 80013b6:	05d1      	lsls	r1, r2, #23
 80013b8:	d515      	bpl.n	80013e6 <HAL_DMA_IRQHandler+0x10a>
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80013ba:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80013bc:	0612      	lsls	r2, r2, #24
 80013be:	d545      	bpl.n	800144c <HAL_DMA_IRQHandler+0x170>
        if (hdma->Instance->CLLR == 0U)
 80013c0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80013c2:	b932      	cbnz	r2, 80013d2 <HAL_DMA_IRQHandler+0xf6>
          if (hdma->Instance->CBR1 == 0U)
 80013c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80013c6:	b922      	cbnz	r2, 80013d2 <HAL_DMA_IRQHandler+0xf6>
            hdma->State = HAL_DMA_STATE_READY;
 80013c8:	2201      	movs	r2, #1
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80013ca:	6f61      	ldr	r1, [r4, #116]	@ 0x74
            hdma->State = HAL_DMA_STATE_READY;
 80013cc:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80013d0:	730a      	strb	r2, [r1, #12]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 80013d2:	f44f 7040 	mov.w	r0, #768	@ 0x300
      __HAL_UNLOCK(hdma);
 80013d6:	2100      	movs	r1, #0
      if (hdma->XferCpltCallback != NULL)
 80013d8:	6e22      	ldr	r2, [r4, #96]	@ 0x60
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 80013da:	60d8      	str	r0, [r3, #12]
      __HAL_UNLOCK(hdma);
 80013dc:	f884 104c 	strb.w	r1, [r4, #76]	@ 0x4c
      if (hdma->XferCpltCallback != NULL)
 80013e0:	b10a      	cbz	r2, 80013e6 <HAL_DMA_IRQHandler+0x10a>
        hdma->XferCpltCallback(hdma);
 80013e2:	4620      	mov	r0, r4
 80013e4:	4790      	blx	r2
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80013e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d02e      	beq.n	800144a <HAL_DMA_IRQHandler+0x16e>
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80013ec:	6822      	ldr	r2, [r4, #0]
    hdma->State = HAL_DMA_STATE_READY;
 80013ee:	2101      	movs	r1, #1
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80013f0:	6953      	ldr	r3, [r2, #20]
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80013f2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(hdma);
 80013fa:	2200      	movs	r2, #0
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80013fc:	0603      	lsls	r3, r0, #24
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80013fe:	bf48      	it	mi
 8001400:	6f63      	ldrmi	r3, [r4, #116]	@ 0x74
    hdma->State = HAL_DMA_STATE_READY;
 8001402:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001406:	bf48      	it	mi
 8001408:	7319      	strbmi	r1, [r3, #12]
    if (hdma->XferErrorCallback != NULL)
 800140a:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
    __HAL_UNLOCK(hdma);
 800140c:	f884 204c 	strb.w	r2, [r4, #76]	@ 0x4c
    if (hdma->XferErrorCallback != NULL)
 8001410:	b1db      	cbz	r3, 800144a <HAL_DMA_IRQHandler+0x16e>
      hdma->XferErrorCallback(hdma);
 8001412:	4620      	mov	r0, r4
}
 8001414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hdma->XferErrorCallback(hdma);
 8001418:	4718      	bx	r3
        hdma->State = HAL_DMA_STATE_READY;
 800141a:	2101      	movs	r1, #1
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 800141c:	695a      	ldr	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800141e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8001420:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001424:	615a      	str	r2, [r3, #20]
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8001426:	695a      	ldr	r2, [r3, #20]
 8001428:	f042 0202 	orr.w	r2, r2, #2
 800142c:	615a      	str	r2, [r3, #20]
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800142e:	0602      	lsls	r2, r0, #24
        hdma->State = HAL_DMA_STATE_READY;
 8001430:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001434:	d503      	bpl.n	800143e <HAL_DMA_IRQHandler+0x162>
          hdma->Instance->CBR1 = 0U;
 8001436:	2200      	movs	r2, #0
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001438:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800143a:	7301      	strb	r1, [r0, #12]
          hdma->Instance->CBR1 = 0U;
 800143c:	649a      	str	r2, [r3, #72]	@ 0x48
        __HAL_UNLOCK(hdma);
 800143e:	2200      	movs	r2, #0
        if (hdma->XferAbortCallback != NULL)
 8001440:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
        __HAL_UNLOCK(hdma);
 8001442:	f884 204c 	strb.w	r2, [r4, #76]	@ 0x4c
        if (hdma->XferAbortCallback != NULL)
 8001446:	2b00      	cmp	r3, #0
 8001448:	d1e3      	bne.n	8001412 <HAL_DMA_IRQHandler+0x136>
}
 800144a:	bd10      	pop	{r4, pc}
        if (hdma->Instance->CBR1 == 0U)
 800144c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800144e:	2a00      	cmp	r2, #0
 8001450:	d1bf      	bne.n	80013d2 <HAL_DMA_IRQHandler+0xf6>
          hdma->State = HAL_DMA_STATE_READY;
 8001452:	2201      	movs	r2, #1
 8001454:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
 8001458:	e7bb      	b.n	80013d2 <HAL_DMA_IRQHandler+0xf6>
 800145a:	bf00      	nop

0800145c <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 800145c:	6d80      	ldr	r0, [r0, #88]	@ 0x58
}
 800145e:	4770      	bx	lr

08001460 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 8001460:	b1c0      	cbz	r0, 8001494 <HAL_DMA_ConfigChannelAttributes+0x34>
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8001462:	06cb      	lsls	r3, r1, #27
 8001464:	d514      	bpl.n	8001490 <HAL_DMA_ConfigChannelAttributes+0x30>
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001466:	f04f 0c01 	mov.w	ip, #1
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 800146a:	6803      	ldr	r3, [r0, #0]
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 800146c:	f001 0111 	and.w	r1, r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001470:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8001474:	3a50      	subs	r2, #80	@ 0x50
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8001476:	f36f 030b 	bfc	r3, #0, #12
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 800147a:	2911      	cmp	r1, #17
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 800147c:	f3c2 12c4 	ubfx	r2, r2, #7, #5
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001480:	6859      	ldr	r1, [r3, #4]
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8001482:	fa0c f202 	lsl.w	r2, ip, r2
      p_dma_instance->PRIVCFGR |= channel_idx;
 8001486:	bf0c      	ite	eq
 8001488:	430a      	orreq	r2, r1
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 800148a:	ea21 0202 	bicne.w	r2, r1, r2
 800148e:	605a      	str	r2, [r3, #4]
  return HAL_OK;
 8001490:	2000      	movs	r0, #0
 8001492:	4770      	bx	lr
    return HAL_ERROR;
 8001494:	2001      	movs	r0, #1
}
 8001496:	4770      	bx	lr

08001498 <HAL_DMAEx_List_Start_IT>:
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8001498:	b1f0      	cbz	r0, 80014d8 <HAL_DMAEx_List_Start_IT+0x40>
 800149a:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 800149c:	b1e3      	cbz	r3, 80014d8 <HAL_DMAEx_List_Start_IT+0x40>
  {
    return HAL_ERROR;
  }

  /* Check the DMA Mode is not DMA_NORMAL */
  if (hdma->Mode == DMA_NORMAL)
 800149e:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 80014a0:	b1d2      	cbz	r2, 80014d8 <HAL_DMAEx_List_Start_IT+0x40>
{
 80014a2:	b410      	push	{r4}
  {
    return HAL_ERROR;
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 80014a4:	f890 1054 	ldrb.w	r1, [r0, #84]	@ 0x54
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80014a8:	6802      	ldr	r2, [r0, #0]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80014aa:	2901      	cmp	r1, #1
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 80014ac:	6954      	ldr	r4, [r2, #20]
  dma_state = hdma->State;
 80014ae:	fa5f fc81 	uxtb.w	ip, r1
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 80014b2:	d004      	beq.n	80014be <HAL_DMAEx_List_Start_IT+0x26>
 80014b4:	f1bc 0f02 	cmp.w	ip, #2
 80014b8:	d110      	bne.n	80014dc <HAL_DMAEx_List_Start_IT+0x44>
 80014ba:	03e1      	lsls	r1, r4, #15
 80014bc:	d50e      	bpl.n	80014dc <HAL_DMAEx_List_Start_IT+0x44>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 80014be:	f890 1054 	ldrb.w	r1, [r0, #84]	@ 0x54
 80014c2:	2901      	cmp	r1, #1
 80014c4:	b2cc      	uxtb	r4, r1
 80014c6:	d012      	beq.n	80014ee <HAL_DMAEx_List_Start_IT+0x56>
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80014c8:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80014ca:	6953      	ldr	r3, [r2, #20]
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6153      	str	r3, [r2, #20]
}
 80014d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80014d6:	4770      	bx	lr
    return HAL_ERROR;
 80014d8:	2001      	movs	r0, #1
}
 80014da:	4770      	bx	lr
    __HAL_UNLOCK(hdma);
 80014dc:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80014de:	2240      	movs	r2, #64	@ 0x40
    __HAL_UNLOCK(hdma);
 80014e0:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80014e4:	6582      	str	r2, [r0, #88]	@ 0x58
}
 80014e6:	f85d 4b04 	ldr.w	r4, [sp], #4
    return HAL_ERROR;
 80014ea:	2001      	movs	r0, #1
}
 80014ec:	4770      	bx	lr
      __HAL_LOCK(hdma);
 80014ee:	f890 104c 	ldrb.w	r1, [r0, #76]	@ 0x4c
 80014f2:	2901      	cmp	r1, #1
 80014f4:	d02b      	beq.n	800154e <HAL_DMAEx_List_Start_IT+0xb6>
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 80014f6:	2100      	movs	r1, #0
      hdma->State                  = HAL_DMA_STATE_BUSY;
 80014f8:	f04f 0c02 	mov.w	ip, #2
      __HAL_LOCK(hdma);
 80014fc:	f880 404c 	strb.w	r4, [r0, #76]	@ 0x4c
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8001500:	f880 c054 	strb.w	ip, [r0, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8001504:	f883 c00c 	strb.w	ip, [r3, #12]
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8001508:	6581      	str	r1, [r0, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800150a:	6119      	str	r1, [r3, #16]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800150c:	6951      	ldr	r1, [r2, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 800150e:	6e44      	ldr	r4, [r0, #100]	@ 0x64
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8001510:	f441 41ba 	orr.w	r1, r1, #23808	@ 0x5d00
 8001514:	6151      	str	r1, [r2, #20]
      if (hdma->XferHalfCpltCallback != NULL)
 8001516:	b11c      	cbz	r4, 8001520 <HAL_DMAEx_List_Start_IT+0x88>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8001518:	6951      	ldr	r1, [r2, #20]
 800151a:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800151e:	6151      	str	r1, [r2, #20]
      if (hdma->XferSuspendCallback != NULL)
 8001520:	6f01      	ldr	r1, [r0, #112]	@ 0x70
 8001522:	b119      	cbz	r1, 800152c <HAL_DMAEx_List_Start_IT+0x94>
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8001524:	6951      	ldr	r1, [r2, #20]
 8001526:	f441 5100 	orr.w	r1, r1, #8192	@ 0x2000
 800152a:	6151      	str	r1, [r2, #20]
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 800152c:	681b      	ldr	r3, [r3, #0]
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800152e:	4c09      	ldr	r4, [pc, #36]	@ (8001554 <HAL_DMAEx_List_Start_IT+0xbc>)
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8001530:	6a18      	ldr	r0, [r3, #32]
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8001532:	4909      	ldr	r1, [pc, #36]	@ (8001558 <HAL_DMAEx_List_Start_IT+0xc0>)
 8001534:	f010 0f02 	tst.w	r0, #2
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8001538:	f64f 70fc 	movw	r0, #65532	@ 0xfffc
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 800153c:	bf18      	it	ne
 800153e:	4621      	movne	r1, r4
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8001540:	0c1c      	lsrs	r4, r3, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8001542:	4003      	ands	r3, r0
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8001544:	0424      	lsls	r4, r4, #16
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8001546:	430b      	orrs	r3, r1
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8001548:	6014      	str	r4, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 800154a:	67d3      	str	r3, [r2, #124]	@ 0x7c
 800154c:	e7bc      	b.n	80014c8 <HAL_DMAEx_List_Start_IT+0x30>
      __HAL_LOCK(hdma);
 800154e:	2002      	movs	r0, #2
 8001550:	e7bf      	b.n	80014d2 <HAL_DMAEx_List_Start_IT+0x3a>
 8001552:	bf00      	nop
 8001554:	fe010000 	.word	0xfe010000
 8001558:	f8010000 	.word	0xf8010000

0800155c <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 800155c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001560:	2300      	movs	r3, #0
 8001562:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 800165c <HAL_FLASH_Program+0x100>
{
 8001566:	4606      	mov	r6, r0
 8001568:	460f      	mov	r7, r1
 800156a:	4690      	mov	r8, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800156c:	f8c9 3004 	str.w	r3, [r9, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 8001570:	f7ff fbec 	bl	8000d4c <HAL_GetTick>
#else
  reg_sr = &(FLASH_NS->NSSR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001574:	4c38      	ldr	r4, [pc, #224]	@ (8001658 <HAL_FLASH_Program+0xfc>)
  uint32_t tickstart = HAL_GetTick();
 8001576:	4605      	mov	r5, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001578:	e005      	b.n	8001586 <HAL_FLASH_Program+0x2a>
  {
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800157a:	f7ff fbe7 	bl	8000d4c <HAL_GetTick>
 800157e:	1b40      	subs	r0, r0, r5
 8001580:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001584:	d849      	bhi.n	800161a <HAL_FLASH_Program+0xbe>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001586:	6a23      	ldr	r3, [r4, #32]
 8001588:	f013 0f0b 	tst.w	r3, #11
 800158c:	d1f5      	bne.n	800157a <HAL_FLASH_Program+0x1e>
#else
  reg_ccr = &(FLASH_NS->NSCCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 800158e:	6a23      	ldr	r3, [r4, #32]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 8001590:	f413 031e 	ands.w	r3, r3, #10354688	@ 0x9e0000
 8001594:	d138      	bne.n	8001608 <HAL_FLASH_Program+0xac>

    return HAL_ERROR;
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8001596:	6a23      	ldr	r3, [r4, #32]
 8001598:	03da      	lsls	r2, r3, #15
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 800159a:	bf48      	it	mi
 800159c:	f44f 3380 	movmi.w	r3, #65536	@ 0x10000
#else
  reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80015a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001658 <HAL_FLASH_Program+0xfc>)
    (*reg_ccr) = FLASH_FLAG_EOP;
 80015a2:	bf48      	it	mi
 80015a4:	6323      	strmi	r3, [r4, #48]	@ 0x30
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80015a6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
    pFlash.ProcedureOnGoing = TypeProgram;
 80015aa:	f8c9 6008 	str.w	r6, [r9, #8]
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80015ae:	2b02      	cmp	r3, #2
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80015b0:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80015b2:	f043 0302 	orr.w	r3, r3, #2
 80015b6:	6293      	str	r3, [r2, #40]	@ 0x28
    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 80015b8:	d034      	beq.n	8001624 <HAL_FLASH_Program+0xc8>

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 80015ba:	f8b8 3000 	ldrh.w	r3, [r8]
 80015be:	b29b      	uxth	r3, r3
 80015c0:	803b      	strh	r3, [r7, #0]
  uint32_t tickstart = HAL_GetTick();
 80015c2:	f7ff fbc3 	bl	8000d4c <HAL_GetTick>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015c6:	4c24      	ldr	r4, [pc, #144]	@ (8001658 <HAL_FLASH_Program+0xfc>)
  uint32_t tickstart = HAL_GetTick();
 80015c8:	4605      	mov	r5, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015ca:	e005      	b.n	80015d8 <HAL_FLASH_Program+0x7c>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80015cc:	f7ff fbbe 	bl	8000d4c <HAL_GetTick>
 80015d0:	1b40      	subs	r0, r0, r5
 80015d2:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80015d6:	d823      	bhi.n	8001620 <HAL_FLASH_Program+0xc4>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80015d8:	6a23      	ldr	r3, [r4, #32]
 80015da:	f013 0f0b 	tst.w	r3, #11
 80015de:	d1f5      	bne.n	80015cc <HAL_FLASH_Program+0x70>
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 80015e0:	6a23      	ldr	r3, [r4, #32]
  if (errorflag != 0U)
 80015e2:	f413 031e 	ands.w	r3, r3, #10354688	@ 0x9e0000
 80015e6:	d12f      	bne.n	8001648 <HAL_FLASH_Program+0xec>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80015e8:	6a23      	ldr	r3, [r4, #32]
        return HAL_TIMEOUT;
 80015ea:	2000      	movs	r0, #0
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80015ec:	03db      	lsls	r3, r3, #15
    (*reg_ccr) = FLASH_FLAG_EOP;
 80015ee:	bf44      	itt	mi
 80015f0:	f44f 3380 	movmi.w	r3, #65536	@ 0x10000
 80015f4:	6323      	strmi	r3, [r4, #48]	@ 0x30
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 80015f6:	4a18      	ldr	r2, [pc, #96]	@ (8001658 <HAL_FLASH_Program+0xfc>)
 80015f8:	f026 4620 	bic.w	r6, r6, #2684354560	@ 0xa0000000
 80015fc:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80015fe:	ea23 0306 	bic.w	r3, r3, r6
 8001602:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001604:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    pFlash.ErrorCode |= errorflag;
 8001608:	f8d9 2004 	ldr.w	r2, [r9, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800160c:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 800160e:	431a      	orrs	r2, r3
 8001610:	f8c9 2004 	str.w	r2, [r9, #4]
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8001614:	6323      	str	r3, [r4, #48]	@ 0x30
}
 8001616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800161a:	2003      	movs	r0, #3
}
 800161c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8001620:	2003      	movs	r0, #3
 8001622:	e7e8      	b.n	80015f6 <HAL_FLASH_Program+0x9a>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001624:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001628:	b672      	cpsid	i
    *dest_addr = *src_addr;
 800162a:	f8d8 2000 	ldr.w	r2, [r8]
 800162e:	603a      	str	r2, [r7, #0]
 8001630:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8001634:	607a      	str	r2, [r7, #4]
 8001636:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800163a:	60ba      	str	r2, [r7, #8]
 800163c:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8001640:	60fa      	str	r2, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001642:	f383 8810 	msr	PRIMASK, r3
}
 8001646:	e7bc      	b.n	80015c2 <HAL_FLASH_Program+0x66>
    pFlash.ErrorCode |= errorflag;
 8001648:	f8d9 2004 	ldr.w	r2, [r9, #4]
    return HAL_ERROR;
 800164c:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 800164e:	431a      	orrs	r2, r3
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 8001650:	6323      	str	r3, [r4, #48]	@ 0x30
    pFlash.ErrorCode |= errorflag;
 8001652:	f8c9 2004 	str.w	r2, [r9, #4]
    return HAL_ERROR;
 8001656:	e7ce      	b.n	80015f6 <HAL_FLASH_Program+0x9a>
 8001658:	40022000 	.word	0x40022000
 800165c:	2000000c 	.word	0x2000000c

08001660 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_FLASH_Unlock+0x1c>)
 8001662:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001664:	f010 0001 	ands.w	r0, r0, #1
 8001668:	d006      	beq.n	8001678 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 800166a:	4905      	ldr	r1, [pc, #20]	@ (8001680 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 800166c:	4a05      	ldr	r2, [pc, #20]	@ (8001684 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 800166e:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8001670:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 8001672:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001674:	f000 0001 	and.w	r0, r0, #1
}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40022000 	.word	0x40022000
 8001680:	45670123 	.word	0x45670123
 8001684:	cdef89ab 	.word	0xcdef89ab

08001688 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 8001688:	4b04      	ldr	r3, [pc, #16]	@ (800169c <HAL_FLASH_Lock+0x14>)
 800168a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800168c:	f042 0201 	orr.w	r2, r2, #1
 8001690:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 8001692:	6a98      	ldr	r0, [r3, #40]	@ 0x28
  return status;
 8001694:	43c0      	mvns	r0, r0
}
 8001696:	f000 0001 	and.w	r0, r0, #1
 800169a:	4770      	bx	lr
 800169c:	40022000 	.word	0x40022000

080016a0 <FLASH_WaitForLastOperation>:
{
 80016a0:	b570      	push	{r4, r5, r6, lr}
 80016a2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80016a4:	f7ff fb52 	bl	8000d4c <HAL_GetTick>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80016a8:	1c62      	adds	r2, r4, #1
 80016aa:	d118      	bne.n	80016de <FLASH_WaitForLastOperation+0x3e>
 80016ac:	4a13      	ldr	r2, [pc, #76]	@ (80016fc <FLASH_WaitForLastOperation+0x5c>)
 80016ae:	6a13      	ldr	r3, [r2, #32]
 80016b0:	f013 0f0b 	tst.w	r3, #11
 80016b4:	d1fb      	bne.n	80016ae <FLASH_WaitForLastOperation+0xe>
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 80016b6:	4a11      	ldr	r2, [pc, #68]	@ (80016fc <FLASH_WaitForLastOperation+0x5c>)
 80016b8:	6a13      	ldr	r3, [r2, #32]
  if (errorflag != 0U)
 80016ba:	f413 031e 	ands.w	r3, r3, #10354688	@ 0x9e0000
 80016be:	d107      	bne.n	80016d0 <FLASH_WaitForLastOperation+0x30>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80016c0:	6a13      	ldr	r3, [r2, #32]
 80016c2:	03db      	lsls	r3, r3, #15
 80016c4:	d502      	bpl.n	80016cc <FLASH_WaitForLastOperation+0x2c>
    (*reg_ccr) = FLASH_FLAG_EOP;
 80016c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016ca:	6313      	str	r3, [r2, #48]	@ 0x30
{
 80016cc:	2000      	movs	r0, #0
}
 80016ce:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode |= errorflag;
 80016d0:	4c0b      	ldr	r4, [pc, #44]	@ (8001700 <FLASH_WaitForLastOperation+0x60>)
    return HAL_ERROR;
 80016d2:	2001      	movs	r0, #1
    pFlash.ErrorCode |= errorflag;
 80016d4:	6861      	ldr	r1, [r4, #4]
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 80016d6:	6313      	str	r3, [r2, #48]	@ 0x30
    pFlash.ErrorCode |= errorflag;
 80016d8:	4319      	orrs	r1, r3
 80016da:	6061      	str	r1, [r4, #4]
}
 80016dc:	bd70      	pop	{r4, r5, r6, pc}
 80016de:	4605      	mov	r5, r0
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 80016e0:	4e06      	ldr	r6, [pc, #24]	@ (80016fc <FLASH_WaitForLastOperation+0x5c>)
 80016e2:	6a33      	ldr	r3, [r6, #32]
 80016e4:	f013 0f0b 	tst.w	r3, #11
 80016e8:	d0e5      	beq.n	80016b6 <FLASH_WaitForLastOperation+0x16>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80016ea:	f7ff fb2f 	bl	8000d4c <HAL_GetTick>
 80016ee:	1b43      	subs	r3, r0, r5
 80016f0:	42a3      	cmp	r3, r4
 80016f2:	d801      	bhi.n	80016f8 <FLASH_WaitForLastOperation+0x58>
 80016f4:	2c00      	cmp	r4, #0
 80016f6:	d1f4      	bne.n	80016e2 <FLASH_WaitForLastOperation+0x42>
        return HAL_TIMEOUT;
 80016f8:	2003      	movs	r0, #3
}
 80016fa:	bd70      	pop	{r4, r5, r6, pc}
 80016fc:	40022000 	.word	0x40022000
 8001700:	2000000c 	.word	0x2000000c

08001704 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001704:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001708:	4e48      	ldr	r6, [pc, #288]	@ (800182c <HAL_FLASHEx_Erase+0x128>)
 800170a:	7833      	ldrb	r3, [r6, #0]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d062      	beq.n	80017d6 <HAL_FLASHEx_Erase+0xd2>
 8001710:	2201      	movs	r2, #1

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001712:	2300      	movs	r3, #0
 8001714:	4604      	mov	r4, r0

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001716:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800171a:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800171c:	7032      	strb	r2, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800171e:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001720:	f7ff ffbe 	bl	80016a0 <FLASH_WaitForLastOperation>

  if (status == HAL_OK)
 8001724:	4607      	mov	r7, r0
 8001726:	2800      	cmp	r0, #0
 8001728:	d150      	bne.n	80017cc <HAL_FLASHEx_Erase+0xc8>
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 800172a:	f248 0208 	movw	r2, #32776	@ 0x8008
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	60b3      	str	r3, [r6, #8]
    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8001732:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001736:	4293      	cmp	r3, r2
 8001738:	d051      	beq.n	80017de <HAL_FLASHEx_Erase+0xda>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 800173a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800173e:	f8c8 3000 	str.w	r3, [r8]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8001742:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 8001746:	442b      	add	r3, r5
 8001748:	429d      	cmp	r5, r3
 800174a:	d237      	bcs.n	80017bc <HAL_FLASHEx_Erase+0xb8>
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
  else
  {
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);
 800174c:	f8df b0e0 	ldr.w	fp, [pc, #224]	@ 8001830 <HAL_FLASHEx_Erase+0x12c>

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001750:	f8df a0e0 	ldr.w	sl, [pc, #224]	@ 8001834 <HAL_FLASHEx_Erase+0x130>
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 8001754:	f8df 90e0 	ldr.w	r9, [pc, #224]	@ 8001838 <HAL_FLASHEx_Erase+0x134>
 8001758:	e015      	b.n	8001786 <HAL_FLASHEx_Erase+0x82>
 800175a:	ea03 0309 	and.w	r3, r3, r9
 800175e:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001762:	f8db 3028 	ldr.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001766:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800176a:	4313      	orrs	r3, r2
 800176c:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 8001770:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001774:	f7ff ff94 	bl	80016a0 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8001778:	b9e8      	cbnz	r0, 80017b6 <HAL_FLASHEx_Erase+0xb2>
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 800177a:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
           sector_index++)
 800177e:	3501      	adds	r5, #1
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 8001780:	4413      	add	r3, r2
 8001782:	42ab      	cmp	r3, r5
 8001784:	d91a      	bls.n	80017bc <HAL_FLASHEx_Erase+0xb8>
  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001786:	6863      	ldr	r3, [r4, #4]
 8001788:	01aa      	lsls	r2, r5, #6
 800178a:	f013 0f01 	tst.w	r3, #1
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 800178e:	f8db 3028 	ldr.w	r3, [fp, #40]	@ 0x28
  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001792:	d1e2      	bne.n	800175a <HAL_FLASHEx_Erase+0x56>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 8001794:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 8001798:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800179c:	f8db 3028 	ldr.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 80017a4:	4313      	orrs	r3, r2
 80017a6:	ea43 030a 	orr.w	r3, r3, sl
 80017aa:	f8cb 3028 	str.w	r3, [fp, #40]	@ 0x28
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017ae:	f7ff ff77 	bl	80016a0 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 80017b2:	2800      	cmp	r0, #0
 80017b4:	d0e1      	beq.n	800177a <HAL_FLASHEx_Erase+0x76>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80017b6:	4607      	mov	r7, r0
          *SectorError = sector_index;
 80017b8:	f8c8 5000 	str.w	r5, [r8]
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 80017bc:	491c      	ldr	r1, [pc, #112]	@ (8001830 <HAL_FLASHEx_Erase+0x12c>)
 80017be:	6822      	ldr	r2, [r4, #0]
 80017c0:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80017c2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80017c6:	ea23 0302 	bic.w	r3, r3, r2
 80017ca:	628b      	str	r3, [r1, #40]	@ 0x28
  __HAL_UNLOCK(&pFlash);
 80017cc:	2300      	movs	r3, #0
 80017ce:	7033      	strb	r3, [r6, #0]
}
 80017d0:	4638      	mov	r0, r7
 80017d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 80017d6:	2702      	movs	r7, #2
}
 80017d8:	4638      	mov	r0, r7
 80017da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      FLASH_MassErase(pEraseInit->Banks);
 80017de:	6863      	ldr	r3, [r4, #4]
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 80017e0:	f003 0203 	and.w	r2, r3, #3
 80017e4:	2a03      	cmp	r2, #3
 80017e6:	d019      	beq.n	800181c <HAL_FLASHEx_Erase+0x118>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80017e8:	07da      	lsls	r2, r3, #31
 80017ea:	d508      	bpl.n	80017fe <HAL_FLASHEx_Erase+0xfa>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 80017ec:	4910      	ldr	r1, [pc, #64]	@ (8001830 <HAL_FLASHEx_Erase+0x12c>)
 80017ee:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80017f0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80017f4:	f022 0228 	bic.w	r2, r2, #40	@ 0x28
 80017f8:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 80017fc:	628a      	str	r2, [r1, #40]	@ 0x28
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80017fe:	079b      	lsls	r3, r3, #30
 8001800:	d506      	bpl.n	8001810 <HAL_FLASHEx_Erase+0x10c>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 8001802:	4a0b      	ldr	r2, [pc, #44]	@ (8001830 <HAL_FLASHEx_Erase+0x12c>)
 8001804:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8001806:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800180a:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800180e:	6293      	str	r3, [r2, #40]	@ 0x28
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001810:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001814:	f7ff ff44 	bl	80016a0 <FLASH_WaitForLastOperation>
 8001818:	4607      	mov	r7, r0
 800181a:	e7cf      	b.n	80017bc <HAL_FLASHEx_Erase+0xb8>
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 800181c:	4a04      	ldr	r2, [pc, #16]	@ (8001830 <HAL_FLASHEx_Erase+0x12c>)
 800181e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8001820:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001824:	f043 0320 	orr.w	r3, r3, #32
 8001828:	6293      	str	r3, [r2, #40]	@ 0x28
 800182a:	e7f1      	b.n	8001810 <HAL_FLASHEx_Erase+0x10c>
 800182c:	2000000c 	.word	0x2000000c
 8001830:	40022000 	.word	0x40022000
 8001834:	80000024 	.word	0x80000024
 8001838:	7fffe03f 	.word	0x7fffe03f

0800183c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800183c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001840:	680d      	ldr	r5, [r1, #0]
{
 8001842:	b085      	sub	sp, #20
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001844:	2d00      	cmp	r5, #0
 8001846:	f000 80b6 	beq.w	80019b6 <HAL_GPIO_Init+0x17a>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800184a:	4a5c      	ldr	r2, [pc, #368]	@ (80019bc <HAL_GPIO_Init+0x180>)
  uint32_t position = 0U;
 800184c:	2300      	movs	r3, #0
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800184e:	ea02 2290 	and.w	r2, r2, r0, lsr #10
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001852:	f04f 0b01 	mov.w	fp, #1
        EXTI->EXTICR[position >> 2U] = tmp;

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001856:	f8df a168 	ldr.w	sl, [pc, #360]	@ 80019c0 <HAL_GPIO_Init+0x184>
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800185a:	9203      	str	r2, [sp, #12]
        tmp = EXTI->RTSR1;
 800185c:	9101      	str	r1, [sp, #4]
 800185e:	e059      	b.n	8001914 <HAL_GPIO_Init+0xd8>
      tmp = GPIOx->MODER;
 8001860:	f8d0 e000 	ldr.w	lr, [r0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001864:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001868:	ea0e 0e06 	and.w	lr, lr, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800186c:	ea4e 0e01 	orr.w	lr, lr, r1
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001870:	f1bc 0f01 	cmp.w	ip, #1
      GPIOx->MODER = tmp;
 8001874:	f8c0 e000 	str.w	lr, [r0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001878:	f240 8085 	bls.w	8001986 <HAL_GPIO_Init+0x14a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800187c:	9a01      	ldr	r2, [sp, #4]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800187e:	f1b8 0f03 	cmp.w	r8, #3
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001882:	6892      	ldr	r2, [r2, #8]
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001884:	d101      	bne.n	800188a <HAL_GPIO_Init+0x4e>
 8001886:	2a01      	cmp	r2, #1
 8001888:	d004      	beq.n	8001894 <HAL_GPIO_Init+0x58>
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800188a:	40ba      	lsls	r2, r7
        tmp = GPIOx->PUPDR;
 800188c:	68c7      	ldr	r7, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800188e:	403e      	ands	r6, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001890:	4332      	orrs	r2, r6
        GPIOx->PUPDR = tmp;
 8001892:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001894:	00e2      	lsls	r2, r4, #3
 8001896:	d539      	bpl.n	800190c <HAL_GPIO_Init+0xd0>
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001898:	210f      	movs	r1, #15
 800189a:	f023 0603 	bic.w	r6, r3, #3
 800189e:	f106 4688 	add.w	r6, r6, #1140850688	@ 0x44000000
 80018a2:	f003 0203 	and.w	r2, r3, #3
 80018a6:	f506 3608 	add.w	r6, r6, #139264	@ 0x22000
 80018aa:	00d2      	lsls	r2, r2, #3
        tmp = EXTI->EXTICR[position >> 2U];
 80018ac:	6e37      	ldr	r7, [r6, #96]	@ 0x60
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018ae:	fa01 fc02 	lsl.w	ip, r1, r2
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018b2:	9903      	ldr	r1, [sp, #12]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018b4:	ea27 070c 	bic.w	r7, r7, ip
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018b8:	fa01 f202 	lsl.w	r2, r1, r2
 80018bc:	433a      	orrs	r2, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 80018be:	6632      	str	r2, [r6, #96]	@ 0x60
        tmp &= ~((uint32_t)iocurrent);
 80018c0:	ea6f 0609 	mvn.w	r6, r9
        tmp = EXTI->RTSR1;
 80018c4:	f8da 2000 	ldr.w	r2, [sl]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018c8:	02e7      	lsls	r7, r4, #11
        tmp &= ~((uint32_t)iocurrent);
 80018ca:	bf54      	ite	pl
 80018cc:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 80018ce:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR1 = tmp;
 80018d2:	f8ca 2000 	str.w	r2, [sl]

        tmp = EXTI->FTSR1;
 80018d6:	f8da 2004 	ldr.w	r2, [sl, #4]
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018da:	02a1      	lsls	r1, r4, #10
        tmp &= ~((uint32_t)iocurrent);
 80018dc:	bf54      	ite	pl
 80018de:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 80018e0:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->FTSR1 = tmp;
 80018e4:	f8ca 2004 	str.w	r2, [sl, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80018e8:	f8da 2084 	ldr.w	r2, [sl, #132]	@ 0x84
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018ec:	03a7      	lsls	r7, r4, #14
        tmp &= ~((uint32_t)iocurrent);
 80018ee:	bf54      	ite	pl
 80018f0:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 80018f2:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR1 = tmp;
 80018f6:	f8ca 2084 	str.w	r2, [sl, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80018fa:	f8da 2080 	ldr.w	r2, [sl, #128]	@ 0x80
        tmp &= ~((uint32_t)iocurrent);
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018fe:	03e1      	lsls	r1, r4, #15
        tmp &= ~((uint32_t)iocurrent);
 8001900:	bf54      	ite	pl
 8001902:	4032      	andpl	r2, r6
        {
          tmp |= iocurrent;
 8001904:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR1 = tmp;
 8001908:	f8ca 2080 	str.w	r2, [sl, #128]	@ 0x80
      }
    }

    position++;
 800190c:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800190e:	fa35 f203 	lsrs.w	r2, r5, r3
 8001912:	d050      	beq.n	80019b6 <HAL_GPIO_Init+0x17a>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001914:	fa0b f203 	lsl.w	r2, fp, r3
    if (iocurrent != 0U)
 8001918:	ea12 0905 	ands.w	r9, r2, r5
 800191c:	d0f6      	beq.n	800190c <HAL_GPIO_Init+0xd0>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800191e:	9901      	ldr	r1, [sp, #4]
 8001920:	005f      	lsls	r7, r3, #1
 8001922:	684c      	ldr	r4, [r1, #4]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001924:	2103      	movs	r1, #3
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001926:	f024 0c10 	bic.w	ip, r4, #16
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800192a:	ea04 0801 	and.w	r8, r4, r1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800192e:	fa01 f607 	lsl.w	r6, r1, r7
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001932:	f1bc 0f02 	cmp.w	ip, #2
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001936:	fa08 f107 	lsl.w	r1, r8, r7
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800193a:	ea6f 0606 	mvn.w	r6, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800193e:	9102      	str	r1, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001940:	d18e      	bne.n	8001860 <HAL_GPIO_Init+0x24>
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001942:	9901      	ldr	r1, [sp, #4]
        tmp = GPIOx->AFR[position >> 3U];
 8001944:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001948:	6909      	ldr	r1, [r1, #16]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800194a:	f003 0c07 	and.w	ip, r3, #7
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800194e:	f001 0e0f 	and.w	lr, r1, #15
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001952:	210f      	movs	r1, #15
 8001954:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8001958:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800195c:	fa0e fe0c 	lsl.w	lr, lr, ip
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001960:	fa01 fc0c 	lsl.w	ip, r1, ip
        tmp = GPIOx->AFR[position >> 3U];
 8001964:	f8d8 1020 	ldr.w	r1, [r8, #32]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001968:	ea21 0c0c 	bic.w	ip, r1, ip
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800196c:	ea4e 0e0c 	orr.w	lr, lr, ip
        GPIOx->AFR[position >> 3U] = tmp;
 8001970:	f8c8 e020 	str.w	lr, [r8, #32]
      tmp = GPIOx->MODER;
 8001974:	f8d0 c000 	ldr.w	ip, [r0]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001978:	9902      	ldr	r1, [sp, #8]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800197a:	ea0c 0c06 	and.w	ip, ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800197e:	ea4c 0c01 	orr.w	ip, ip, r1
      GPIOx->MODER = tmp;
 8001982:	f8c0 c000 	str.w	ip, [r0]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001986:	9901      	ldr	r1, [sp, #4]
        tmp = GPIOx->OSPEEDR;
 8001988:	f8d0 e008 	ldr.w	lr, [r0, #8]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800198c:	68c9      	ldr	r1, [r1, #12]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800198e:	ea0e 0e06 	and.w	lr, lr, r6
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001992:	fa01 fc07 	lsl.w	ip, r1, r7
 8001996:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = tmp;
 800199a:	f8c0 c008 	str.w	ip, [r0, #8]
        tmp = GPIOx->OTYPER;
 800199e:	f8d0 c004 	ldr.w	ip, [r0, #4]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80019a2:	9901      	ldr	r1, [sp, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a4:	ea2c 0c02 	bic.w	ip, ip, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019a8:	0922      	lsrs	r2, r4, #4
 80019aa:	409a      	lsls	r2, r3
 80019ac:	ea42 020c 	orr.w	r2, r2, ip
        GPIOx->OTYPER = tmp;
 80019b0:	6042      	str	r2, [r0, #4]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80019b2:	688a      	ldr	r2, [r1, #8]
 80019b4:	e769      	b.n	800188a <HAL_GPIO_Init+0x4e>
  }
}
 80019b6:	b005      	add	sp, #20
 80019b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019bc:	002f7f7f 	.word	0x002f7f7f
 80019c0:	44022000 	.word	0x44022000

080019c4 <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80019c4:	2900      	cmp	r1, #0
 80019c6:	d064      	beq.n	8001a92 <HAL_GPIO_DeInit+0xce>
{
 80019c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 80019cc:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80019ce:	f04f 0b01 	mov.w	fp, #1
    if (iocurrent != 0U)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80019d2:	f04f 080f 	mov.w	r8, #15
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80019d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001a94 <HAL_GPIO_DeInit+0xd0>)
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80019d8:	f8df 90bc 	ldr.w	r9, [pc, #188]	@ 8001a98 <HAL_GPIO_DeInit+0xd4>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80019dc:	ea02 2a90 	and.w	sl, r2, r0, lsr #10

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
    }

    position++;
 80019e0:	f023 0403 	bic.w	r4, r3, #3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80019e4:	f003 0203 	and.w	r2, r3, #3
    iocurrent = (GPIO_Pin) & (1UL << position);
 80019e8:	fa0b f503 	lsl.w	r5, fp, r3
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80019ec:	00d2      	lsls	r2, r2, #3
 80019ee:	f104 4488 	add.w	r4, r4, #1140850688	@ 0x44000000
    if (iocurrent != 0U)
 80019f2:	ea15 0e01 	ands.w	lr, r5, r1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80019f6:	fa08 f702 	lsl.w	r7, r8, r2
 80019fa:	f504 3408 	add.w	r4, r4, #139264	@ 0x22000
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80019fe:	fa0a f202 	lsl.w	r2, sl, r2
    if (iocurrent != 0U)
 8001a02:	d040      	beq.n	8001a86 <HAL_GPIO_DeInit+0xc2>
      tmp = EXTI->EXTICR[position >> 2U];
 8001a04:	6e26      	ldr	r6, [r4, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a06:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a0a:	403e      	ands	r6, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8001a0c:	42b2      	cmp	r2, r6
 8001a0e:	d11b      	bne.n	8001a48 <HAL_GPIO_DeInit+0x84>
        EXTI->IMR1 &= ~(iocurrent);
 8001a10:	f8d9 2080 	ldr.w	r2, [r9, #128]	@ 0x80
 8001a14:	ea22 020e 	bic.w	r2, r2, lr
 8001a18:	f8c9 2080 	str.w	r2, [r9, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8001a1c:	f8d9 2084 	ldr.w	r2, [r9, #132]	@ 0x84
 8001a20:	ea22 020e 	bic.w	r2, r2, lr
 8001a24:	f8c9 2084 	str.w	r2, [r9, #132]	@ 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 8001a28:	f8d9 2000 	ldr.w	r2, [r9]
 8001a2c:	ea22 020e 	bic.w	r2, r2, lr
 8001a30:	f8c9 2000 	str.w	r2, [r9]
        EXTI->FTSR1 &= ~(iocurrent);
 8001a34:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001a38:	ea22 020e 	bic.w	r2, r2, lr
 8001a3c:	f8c9 2004 	str.w	r2, [r9, #4]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8001a40:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001a42:	ea22 0207 	bic.w	r2, r2, r7
 8001a46:	6622      	str	r2, [r4, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a48:	2203      	movs	r2, #3
 8001a4a:	6806      	ldr	r6, [r0, #0]
 8001a4c:	fa02 f40c 	lsl.w	r4, r2, ip
 8001a50:	4326      	orrs	r6, r4
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001a52:	fa23 f202 	lsr.w	r2, r3, r2
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001a56:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001a58:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001a5c:	f003 0607 	and.w	r6, r3, #7
 8001a60:	6a17      	ldr	r7, [r2, #32]
 8001a62:	00b6      	lsls	r6, r6, #2
 8001a64:	fa08 f606 	lsl.w	r6, r8, r6
 8001a68:	ea27 0606 	bic.w	r6, r7, r6
 8001a6c:	6216      	str	r6, [r2, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001a6e:	6882      	ldr	r2, [r0, #8]
 8001a70:	ea22 0204 	bic.w	r2, r2, r4
 8001a74:	6082      	str	r2, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8001a76:	6842      	ldr	r2, [r0, #4]
 8001a78:	ea22 0205 	bic.w	r2, r2, r5
 8001a7c:	6042      	str	r2, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001a7e:	68c2      	ldr	r2, [r0, #12]
 8001a80:	ea22 0204 	bic.w	r2, r2, r4
 8001a84:	60c2      	str	r2, [r0, #12]
    position++;
 8001a86:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0U)
 8001a88:	fa31 f203 	lsrs.w	r2, r1, r3
 8001a8c:	d1a8      	bne.n	80019e0 <HAL_GPIO_DeInit+0x1c>
  }
}
 8001a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a92:	4770      	bx	lr
 8001a94:	002f7f7f 	.word	0x002f7f7f
 8001a98:	44022000 	.word	0x44022000

08001a9c <HAL_RCC_GetSysClockFreq.part.0>:
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001a9c:	4b44      	ldr	r3, [pc, #272]	@ (8001bb0 <HAL_RCC_GetSysClockFreq.part.0+0x114>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8001a9e:	b430      	push	{r4, r5}
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001aa0:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8001aa2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001aa4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 8001aa6:	f411 5f7c 	tst.w	r1, #16128	@ 0x3f00
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001aaa:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8001aac:	f3c1 2005 	ubfx	r0, r1, #8, #6
    if (pllm != 0U)
 8001ab0:	d035      	beq.n	8001b1e <HAL_RCC_GetSysClockFreq.part.0+0x82>
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8001ab2:	f3c2 1200 	ubfx	r2, r2, #4, #1
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8001ab6:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8001aba:	fb05 f202 	mul.w	r2, r5, r2
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001abe:	ee07 0a90 	vmov	s15, r0
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ac2:	ee06 2a90 	vmov	s13, r2
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8001ac6:	f004 0403 	and.w	r4, r4, #3
      switch (pllsource)
 8001aca:	2c01      	cmp	r4, #1
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001acc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ad0:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
      switch (pllsource)
 8001ad4:	d039      	beq.n	8001b4a <HAL_RCC_GetSysClockFreq.part.0+0xae>
 8001ad6:	2c03      	cmp	r4, #3
 8001ad8:	d123      	bne.n	8001b22 <HAL_RCC_GetSysClockFreq.part.0+0x86>
          }

          break;

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001adc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ae4:	ee07 3a90 	vmov	s15, r3
 8001ae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aec:	eddf 5a31 	vldr	s11, [pc, #196]	@ 8001bb4 <HAL_RCC_GetSysClockFreq.part.0+0x118>
 8001af0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001af4:	eec5 6a87 	vdiv.f32	s13, s11, s14
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001af8:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001afc:	ee67 7aa6 	vmul.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
          break;
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8001b00:	4b2b      	ldr	r3, [pc, #172]	@ (8001bb0 <HAL_RCC_GetSysClockFreq.part.0+0x114>)
 8001b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b04:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001b08:	3301      	adds	r3, #1
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001b0a:	ee07 3a10 	vmov	s14, r3
 8001b0e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001b12:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001b16:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001b1a:	ee17 0a90 	vmov	r0, s15
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
  }

  return sysclockfreq;
}
 8001b1e:	bc30      	pop	{r4, r5}
 8001b20:	4770      	bx	lr
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b24:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b34:	eddf 5a20 	vldr	s11, [pc, #128]	@ 8001bb8 <HAL_RCC_GetSysClockFreq.part.0+0x11c>
 8001b38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001b3c:	eec5 6a87 	vdiv.f32	s13, s11, s14
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b40:	ee77 7a86 	vadd.f32	s15, s15, s12
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b44:	ee67 7aa6 	vmul.f32	s15, s15, s13
          break;
 8001b48:	e7da      	b.n	8001b00 <HAL_RCC_GetSysClockFreq.part.0+0x64>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	0692      	lsls	r2, r2, #26
 8001b4e:	d51a      	bpl.n	8001b86 <HAL_RCC_GetSysClockFreq.part.0+0xea>
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001b50:	6819      	ldr	r1, [r3, #0]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001b54:	4a19      	ldr	r2, [pc, #100]	@ (8001bbc <HAL_RCC_GetSysClockFreq.part.0+0x120>)
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b5a:	ee07 3a90 	vmov	s15, r3
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001b5e:	f3c1 03c1 	ubfx	r3, r1, #3, #2
 8001b62:	40da      	lsrs	r2, r3
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b68:	ee06 2a10 	vmov	s12, r2
 8001b6c:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8001b70:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b74:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b78:	eec6 7a07 	vdiv.f32	s15, s12, s14
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b7c:	ee36 7aa5 	vadd.f32	s14, s13, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b84:	e7bc      	b.n	8001b00 <HAL_RCC_GetSysClockFreq.part.0+0x64>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b88:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b90:	ee07 3a90 	vmov	s15, r3
 8001b94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b98:	eddf 5a09 	vldr	s11, [pc, #36]	@ 8001bc0 <HAL_RCC_GetSysClockFreq.part.0+0x124>
 8001b9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ba0:	eec5 6a87 	vdiv.f32	s13, s11, s14
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001ba4:	ee77 7a86 	vadd.f32	s15, s15, s12
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ba8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bac:	e7a8      	b.n	8001b00 <HAL_RCC_GetSysClockFreq.part.0+0x64>
 8001bae:	bf00      	nop
 8001bb0:	44020c00 	.word	0x44020c00
 8001bb4:	4bb71b00 	.word	0x4bb71b00
 8001bb8:	4a742400 	.word	0x4a742400
 8001bbc:	03d09000 	.word	0x03d09000
 8001bc0:	4c742400 	.word	0x4c742400

08001bc4 <HAL_RCC_OscConfig>:
  if (pOscInitStruct == NULL)
 8001bc4:	2800      	cmp	r0, #0
 8001bc6:	f000 8349 	beq.w	800225c <HAL_RCC_OscConfig+0x698>
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bca:	4aa3      	ldr	r2, [pc, #652]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001bcc:	6803      	ldr	r3, [r0, #0]
{
 8001bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd2:	69d5      	ldr	r5, [r2, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001bd4:	6a96      	ldr	r6, [r2, #40]	@ 0x28
 8001bd6:	4604      	mov	r4, r0
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001bd8:	06d8      	lsls	r0, r3, #27
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bda:	f005 0518 	and.w	r5, r5, #24
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001bde:	f006 0603 	and.w	r6, r6, #3
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001be2:	d524      	bpl.n	8001c2e <HAL_RCC_OscConfig+0x6a>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001be4:	2d08      	cmp	r5, #8
 8001be6:	f000 813e 	beq.w	8001e66 <HAL_RCC_OscConfig+0x2a2>
 8001bea:	2d18      	cmp	r5, #24
 8001bec:	f000 8138 	beq.w	8001e60 <HAL_RCC_OscConfig+0x29c>
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001bf0:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8001bf2:	4f99      	ldr	r7, [pc, #612]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 80ef 	beq.w	8001dd8 <HAL_RCC_OscConfig+0x214>
        __HAL_RCC_CSI_ENABLE();
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c00:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001c02:	f7ff f8a3 	bl	8000d4c <HAL_GetTick>
 8001c06:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001c08:	e006      	b.n	8001c18 <HAL_RCC_OscConfig+0x54>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001c0a:	f7ff f89f 	bl	8000d4c <HAL_GetTick>
 8001c0e:	eba0 0008 	sub.w	r0, r0, r8
 8001c12:	2802      	cmp	r0, #2
 8001c14:	f200 8169 	bhi.w	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	059a      	lsls	r2, r3, #22
 8001c1c:	d5f5      	bpl.n	8001c0a <HAL_RCC_OscConfig+0x46>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	6a22      	ldr	r2, [r4, #32]
 8001c22:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8001c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001c2a:	61bb      	str	r3, [r7, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c2c:	6823      	ldr	r3, [r4, #0]
 8001c2e:	07d8      	lsls	r0, r3, #31
 8001c30:	d538      	bpl.n	8001ca4 <HAL_RCC_OscConfig+0xe0>
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c32:	2d10      	cmp	r5, #16
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001c34:	6862      	ldr	r2, [r4, #4]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c36:	f000 80e5 	beq.w	8001e04 <HAL_RCC_OscConfig+0x240>
 8001c3a:	2d18      	cmp	r5, #24
 8001c3c:	f000 80df 	beq.w	8001dfe <HAL_RCC_OscConfig+0x23a>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001c40:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8001c44:	d018      	beq.n	8001c78 <HAL_RCC_OscConfig+0xb4>
 8001c46:	2a00      	cmp	r2, #0
 8001c48:	f000 8152 	beq.w	8001ef0 <HAL_RCC_OscConfig+0x32c>
 8001c4c:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8001c50:	4b81      	ldr	r3, [pc, #516]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
 8001c52:	f000 823e 	beq.w	80020d2 <HAL_RCC_OscConfig+0x50e>
 8001c56:	f5b2 1fa8 	cmp.w	r2, #1376256	@ 0x150000
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	f000 82b9 	beq.w	80021d2 <HAL_RCC_OscConfig+0x60e>
 8001c60:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8001c74:	601a      	str	r2, [r3, #0]
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001c76:	e004      	b.n	8001c82 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001c78:	4a77      	ldr	r2, [pc, #476]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
 8001c7a:	6813      	ldr	r3, [r2, #0]
 8001c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c80:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c82:	f7ff f863 	bl	8000d4c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c86:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 8001e58 <HAL_RCC_OscConfig+0x294>
        tickstart = HAL_GetTick();
 8001c8a:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c8c:	e005      	b.n	8001c9a <HAL_RCC_OscConfig+0xd6>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001c8e:	f7ff f85d 	bl	8000d4c <HAL_GetTick>
 8001c92:	1bc0      	subs	r0, r0, r7
 8001c94:	2864      	cmp	r0, #100	@ 0x64
 8001c96:	f200 8128 	bhi.w	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c9a:	f8d8 3000 	ldr.w	r3, [r8]
 8001c9e:	039a      	lsls	r2, r3, #14
 8001ca0:	d5f5      	bpl.n	8001c8e <HAL_RCC_OscConfig+0xca>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ca2:	6823      	ldr	r3, [r4, #0]
 8001ca4:	0798      	lsls	r0, r3, #30
 8001ca6:	d524      	bpl.n	8001cf2 <HAL_RCC_OscConfig+0x12e>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001ca8:	68e3      	ldr	r3, [r4, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001caa:	2d00      	cmp	r5, #0
 8001cac:	f040 8153 	bne.w	8001f56 <HAL_RCC_OscConfig+0x392>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f000 8159 	beq.w	8001f68 <HAL_RCC_OscConfig+0x3a4>
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001cb6:	4b68      	ldr	r3, [pc, #416]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
 8001cb8:	6921      	ldr	r1, [r4, #16]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	f002 0218 	and.w	r2, r2, #24
 8001cc0:	428a      	cmp	r2, r1
 8001cc2:	f040 8193 	bne.w	8001fec <HAL_RCC_OscConfig+0x428>
        tickstart = HAL_GetTick();
 8001cc6:	f7ff f841 	bl	8000d4c <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cca:	4f63      	ldr	r7, [pc, #396]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
        tickstart = HAL_GetTick();
 8001ccc:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cce:	e005      	b.n	8001cdc <HAL_RCC_OscConfig+0x118>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001cd0:	f7ff f83c 	bl	8000d4c <HAL_GetTick>
 8001cd4:	1b80      	subs	r0, r0, r6
 8001cd6:	2802      	cmp	r0, #2
 8001cd8:	f200 8107 	bhi.w	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	079a      	lsls	r2, r3, #30
 8001ce0:	d5f6      	bpl.n	8001cd0 <HAL_RCC_OscConfig+0x10c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	6962      	ldr	r2, [r4, #20]
 8001ce6:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8001cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001cee:	613b      	str	r3, [r7, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf0:	6823      	ldr	r3, [r4, #0]
 8001cf2:	0719      	lsls	r1, r3, #28
 8001cf4:	d519      	bpl.n	8001d2a <HAL_RCC_OscConfig+0x166>
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001cf6:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_LSI_ENABLE();
 8001cf8:	4e57      	ldr	r6, [pc, #348]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f000 8113 	beq.w	8001f26 <HAL_RCC_OscConfig+0x362>
      __HAL_RCC_LSI_ENABLE();
 8001d00:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001d04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001d08:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001d0c:	f7ff f81e 	bl	8000d4c <HAL_GetTick>
 8001d10:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d12:	e005      	b.n	8001d20 <HAL_RCC_OscConfig+0x15c>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001d14:	f7ff f81a 	bl	8000d4c <HAL_GetTick>
 8001d18:	1bc0      	subs	r0, r0, r7
 8001d1a:	2802      	cmp	r0, #2
 8001d1c:	f200 80e5 	bhi.w	8001eea <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001d20:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001d24:	011a      	lsls	r2, r3, #4
 8001d26:	d5f5      	bpl.n	8001d14 <HAL_RCC_OscConfig+0x150>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d28:	6823      	ldr	r3, [r4, #0]
 8001d2a:	0758      	lsls	r0, r3, #29
 8001d2c:	d536      	bpl.n	8001d9c <HAL_RCC_OscConfig+0x1d8>
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001d2e:	4e4b      	ldr	r6, [pc, #300]	@ (8001e5c <HAL_RCC_OscConfig+0x298>)
 8001d30:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001d32:	07d9      	lsls	r1, r3, #31
 8001d34:	f140 80c9 	bpl.w	8001eca <HAL_RCC_OscConfig+0x306>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001d38:	68a3      	ldr	r3, [r4, #8]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	f000 81d6 	beq.w	80020ec <HAL_RCC_OscConfig+0x528>
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 809f 	beq.w	8001e84 <HAL_RCC_OscConfig+0x2c0>
 8001d46:	2b05      	cmp	r3, #5
 8001d48:	f000 824f 	beq.w	80021ea <HAL_RCC_OscConfig+0x626>
 8001d4c:	2b85      	cmp	r3, #133	@ 0x85
 8001d4e:	4b42      	ldr	r3, [pc, #264]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
 8001d50:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001d54:	f000 826d 	beq.w	8002232 <HAL_RCC_OscConfig+0x66e>
 8001d58:	f022 0201 	bic.w	r2, r2, #1
 8001d5c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001d60:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001d64:	f022 0204 	bic.w	r2, r2, #4
 8001d68:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001d6c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001d70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d74:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001d78:	f7fe ffe8 	bl	8000d4c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d7c:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001d80:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d82:	4f35      	ldr	r7, [pc, #212]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
 8001d84:	e005      	b.n	8001d92 <HAL_RCC_OscConfig+0x1ce>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d86:	f7fe ffe1 	bl	8000d4c <HAL_GetTick>
 8001d8a:	1b80      	subs	r0, r0, r6
 8001d8c:	4540      	cmp	r0, r8
 8001d8e:	f200 80ac 	bhi.w	8001eea <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d92:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001d96:	079b      	lsls	r3, r3, #30
 8001d98:	d5f5      	bpl.n	8001d86 <HAL_RCC_OscConfig+0x1c2>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d9a:	6823      	ldr	r3, [r4, #0]
 8001d9c:	0699      	lsls	r1, r3, #26
 8001d9e:	d515      	bpl.n	8001dcc <HAL_RCC_OscConfig+0x208>
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001da0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 8001da2:	4e2d      	ldr	r6, [pc, #180]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	f000 8110 	beq.w	8001fca <HAL_RCC_OscConfig+0x406>
      __HAL_RCC_HSI48_ENABLE();
 8001daa:	6833      	ldr	r3, [r6, #0]
 8001dac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001db0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001db2:	f7fe ffcb 	bl	8000d4c <HAL_GetTick>
 8001db6:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001db8:	e005      	b.n	8001dc6 <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001dba:	f7fe ffc7 	bl	8000d4c <HAL_GetTick>
 8001dbe:	1bc0      	subs	r0, r0, r7
 8001dc0:	2802      	cmp	r0, #2
 8001dc2:	f200 8092 	bhi.w	8001eea <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001dc6:	6833      	ldr	r3, [r6, #0]
 8001dc8:	049a      	lsls	r2, r3, #18
 8001dca:	d5f6      	bpl.n	8001dba <HAL_RCC_OscConfig+0x1f6>
  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dcc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	f040 80cc 	bne.w	8001f6c <HAL_RCC_OscConfig+0x3a8>
  return HAL_OK;
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	e089      	b.n	8001eec <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_CSI_DISABLE();
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001dde:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001de0:	f7fe ffb4 	bl	8000d4c <HAL_GetTick>
 8001de4:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001de6:	e005      	b.n	8001df4 <HAL_RCC_OscConfig+0x230>
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001de8:	f7fe ffb0 	bl	8000d4c <HAL_GetTick>
 8001dec:	eba0 0008 	sub.w	r0, r0, r8
 8001df0:	2802      	cmp	r0, #2
 8001df2:	d87a      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	059b      	lsls	r3, r3, #22
 8001df8:	d4f6      	bmi.n	8001de8 <HAL_RCC_OscConfig+0x224>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dfa:	6823      	ldr	r3, [r4, #0]
 8001dfc:	e717      	b.n	8001c2e <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001dfe:	2e03      	cmp	r6, #3
 8001e00:	f47f af1e 	bne.w	8001c40 <HAL_RCC_OscConfig+0x7c>
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001e04:	2a00      	cmp	r2, #0
 8001e06:	f000 80af 	beq.w	8001f68 <HAL_RCC_OscConfig+0x3a4>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e0a:	0799      	lsls	r1, r3, #30
 8001e0c:	f57f af71 	bpl.w	8001cf2 <HAL_RCC_OscConfig+0x12e>
 8001e10:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001e12:	4e11      	ldr	r6, [pc, #68]	@ (8001e58 <HAL_RCC_OscConfig+0x294>)
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f000 80c6 	beq.w	8001fa6 <HAL_RCC_OscConfig+0x3e2>
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001e1a:	6833      	ldr	r3, [r6, #0]
 8001e1c:	6922      	ldr	r2, [r4, #16]
 8001e1e:	f023 0318 	bic.w	r3, r3, #24
 8001e22:	4313      	orrs	r3, r2
 8001e24:	6033      	str	r3, [r6, #0]
        __HAL_RCC_HSI_ENABLE();
 8001e26:	6833      	ldr	r3, [r6, #0]
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001e2e:	f7fe ff8d 	bl	8000d4c <HAL_GetTick>
 8001e32:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e34:	e004      	b.n	8001e40 <HAL_RCC_OscConfig+0x27c>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e36:	f7fe ff89 	bl	8000d4c <HAL_GetTick>
 8001e3a:	1bc0      	subs	r0, r0, r7
 8001e3c:	2802      	cmp	r0, #2
 8001e3e:	d854      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e40:	6833      	ldr	r3, [r6, #0]
 8001e42:	079b      	lsls	r3, r3, #30
 8001e44:	d5f7      	bpl.n	8001e36 <HAL_RCC_OscConfig+0x272>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001e46:	6933      	ldr	r3, [r6, #16]
 8001e48:	6962      	ldr	r2, [r4, #20]
 8001e4a:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8001e4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001e52:	6133      	str	r3, [r6, #16]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e54:	6823      	ldr	r3, [r4, #0]
 8001e56:	e74c      	b.n	8001cf2 <HAL_RCC_OscConfig+0x12e>
 8001e58:	44020c00 	.word	0x44020c00
 8001e5c:	44020800 	.word	0x44020800
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001e60:	2e02      	cmp	r6, #2
 8001e62:	f47f aec5 	bne.w	8001bf0 <HAL_RCC_OscConfig+0x2c>
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001e66:	69e2      	ldr	r2, [r4, #28]
 8001e68:	2a00      	cmp	r2, #0
 8001e6a:	d07d      	beq.n	8001f68 <HAL_RCC_OscConfig+0x3a4>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001e6c:	49a8      	ldr	r1, [pc, #672]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 8001e6e:	6a20      	ldr	r0, [r4, #32]
 8001e70:	698a      	ldr	r2, [r1, #24]
 8001e72:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8001e76:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001e7a:	618a      	str	r2, [r1, #24]
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7c:	07d9      	lsls	r1, r3, #31
 8001e7e:	d566      	bpl.n	8001f4e <HAL_RCC_OscConfig+0x38a>
 8001e80:	6862      	ldr	r2, [r4, #4]
 8001e82:	e6da      	b.n	8001c3a <HAL_RCC_OscConfig+0x76>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001e84:	4ea2      	ldr	r6, [pc, #648]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e86:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001e8a:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001e8e:	f023 0301 	bic.w	r3, r3, #1
 8001e92:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
 8001e96:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001e9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e9e:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
 8001ea2:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001ea6:	f023 0304 	bic.w	r3, r3, #4
 8001eaa:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001eae:	f7fe ff4d 	bl	8000d4c <HAL_GetTick>
 8001eb2:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eb4:	e004      	b.n	8001ec0 <HAL_RCC_OscConfig+0x2fc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb6:	f7fe ff49 	bl	8000d4c <HAL_GetTick>
 8001eba:	1bc0      	subs	r0, r0, r7
 8001ebc:	4540      	cmp	r0, r8
 8001ebe:	d814      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ec0:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001ec4:	0798      	lsls	r0, r3, #30
 8001ec6:	d4f6      	bmi.n	8001eb6 <HAL_RCC_OscConfig+0x2f2>
 8001ec8:	e767      	b.n	8001d9a <HAL_RCC_OscConfig+0x1d6>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001eca:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6273      	str	r3, [r6, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8001ed2:	f7fe ff3b 	bl	8000d4c <HAL_GetTick>
 8001ed6:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001ed8:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001eda:	07da      	lsls	r2, r3, #31
 8001edc:	f53f af2c 	bmi.w	8001d38 <HAL_RCC_OscConfig+0x174>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ee0:	f7fe ff34 	bl	8000d4c <HAL_GetTick>
 8001ee4:	1bc0      	subs	r0, r0, r7
 8001ee6:	2802      	cmp	r0, #2
 8001ee8:	d9f6      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x314>
            return HAL_TIMEOUT;
 8001eea:	2003      	movs	r0, #3
}
 8001eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001ef0:	4f87      	ldr	r7, [pc, #540]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef8:	603b      	str	r3, [r7, #0]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001f00:	603b      	str	r3, [r7, #0]
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f08:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001f0a:	f7fe ff1f 	bl	8000d4c <HAL_GetTick>
 8001f0e:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f10:	e005      	b.n	8001f1e <HAL_RCC_OscConfig+0x35a>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001f12:	f7fe ff1b 	bl	8000d4c <HAL_GetTick>
 8001f16:	eba0 0008 	sub.w	r0, r0, r8
 8001f1a:	2864      	cmp	r0, #100	@ 0x64
 8001f1c:	d8e5      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	039b      	lsls	r3, r3, #14
 8001f22:	d4f6      	bmi.n	8001f12 <HAL_RCC_OscConfig+0x34e>
 8001f24:	e6bd      	b.n	8001ca2 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_LSI_DISABLE();
 8001f26:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001f2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001f2e:	f8c6 30f0 	str.w	r3, [r6, #240]	@ 0xf0
      tickstart = HAL_GetTick();
 8001f32:	f7fe ff0b 	bl	8000d4c <HAL_GetTick>
 8001f36:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f38:	e004      	b.n	8001f44 <HAL_RCC_OscConfig+0x380>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f3a:	f7fe ff07 	bl	8000d4c <HAL_GetTick>
 8001f3e:	1bc0      	subs	r0, r0, r7
 8001f40:	2802      	cmp	r0, #2
 8001f42:	d8d2      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f44:	f8d6 30f0 	ldr.w	r3, [r6, #240]	@ 0xf0
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	d4f6      	bmi.n	8001f3a <HAL_RCC_OscConfig+0x376>
 8001f4c:	e6ec      	b.n	8001d28 <HAL_RCC_OscConfig+0x164>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f4e:	079a      	lsls	r2, r3, #30
 8001f50:	f57f aecf 	bpl.w	8001cf2 <HAL_RCC_OscConfig+0x12e>
 8001f54:	68e3      	ldr	r3, [r4, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001f56:	2d18      	cmp	r5, #24
 8001f58:	f47f af5b 	bne.w	8001e12 <HAL_RCC_OscConfig+0x24e>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001f5c:	2e01      	cmp	r6, #1
 8001f5e:	f47f af58 	bne.w	8001e12 <HAL_RCC_OscConfig+0x24e>
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f47f aeaf 	bne.w	8001cc6 <HAL_RCC_OscConfig+0x102>
    return HAL_ERROR;
 8001f68:	2001      	movs	r0, #1
 8001f6a:	e7bf      	b.n	8001eec <HAL_RCC_OscConfig+0x328>
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f6c:	2d18      	cmp	r5, #24
 8001f6e:	d069      	beq.n	8002044 <HAL_RCC_OscConfig+0x480>
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	f000 80c3 	beq.w	80020fc <HAL_RCC_OscConfig+0x538>
        __HAL_RCC_PLL1_DISABLE();
 8001f76:	4c66      	ldr	r4, [pc, #408]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 8001f78:	6823      	ldr	r3, [r4, #0]
 8001f7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f7e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f80:	f7fe fee4 	bl	8000d4c <HAL_GetTick>
 8001f84:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001f86:	e004      	b.n	8001f92 <HAL_RCC_OscConfig+0x3ce>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001f88:	f7fe fee0 	bl	8000d4c <HAL_GetTick>
 8001f8c:	1b40      	subs	r0, r0, r5
 8001f8e:	2802      	cmp	r0, #2
 8001f90:	d8ab      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001f92:	6823      	ldr	r3, [r4, #0]
 8001f94:	0199      	lsls	r1, r3, #6
 8001f96:	d4f7      	bmi.n	8001f88 <HAL_RCC_OscConfig+0x3c4>
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001f98:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001f9a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001f9e:	f023 0303 	bic.w	r3, r3, #3
 8001fa2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001fa4:	e716      	b.n	8001dd4 <HAL_RCC_OscConfig+0x210>
        __HAL_RCC_HSI_DISABLE();
 8001fa6:	6833      	ldr	r3, [r6, #0]
 8001fa8:	f023 0301 	bic.w	r3, r3, #1
 8001fac:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001fae:	f7fe fecd 	bl	8000d4c <HAL_GetTick>
 8001fb2:	4607      	mov	r7, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fb4:	e004      	b.n	8001fc0 <HAL_RCC_OscConfig+0x3fc>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001fb6:	f7fe fec9 	bl	8000d4c <HAL_GetTick>
 8001fba:	1bc0      	subs	r0, r0, r7
 8001fbc:	2802      	cmp	r0, #2
 8001fbe:	d894      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001fc0:	6833      	ldr	r3, [r6, #0]
 8001fc2:	0798      	lsls	r0, r3, #30
 8001fc4:	d4f7      	bmi.n	8001fb6 <HAL_RCC_OscConfig+0x3f2>
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fc6:	6823      	ldr	r3, [r4, #0]
 8001fc8:	e693      	b.n	8001cf2 <HAL_RCC_OscConfig+0x12e>
      __HAL_RCC_HSI48_DISABLE();
 8001fca:	6833      	ldr	r3, [r6, #0]
 8001fcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001fd0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001fd2:	f7fe febb 	bl	8000d4c <HAL_GetTick>
 8001fd6:	4607      	mov	r7, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001fd8:	e004      	b.n	8001fe4 <HAL_RCC_OscConfig+0x420>
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001fda:	f7fe feb7 	bl	8000d4c <HAL_GetTick>
 8001fde:	1bc0      	subs	r0, r0, r7
 8001fe0:	2802      	cmp	r0, #2
 8001fe2:	d882      	bhi.n	8001eea <HAL_RCC_OscConfig+0x326>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001fe4:	6833      	ldr	r3, [r6, #0]
 8001fe6:	049b      	lsls	r3, r3, #18
 8001fe8:	d4f7      	bmi.n	8001fda <HAL_RCC_OscConfig+0x416>
 8001fea:	e6ef      	b.n	8001dcc <HAL_RCC_OscConfig+0x208>
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	f022 0218 	bic.w	r2, r2, #24
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	601a      	str	r2, [r3, #0]
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8001ff6:	69da      	ldr	r2, [r3, #28]
 8001ff8:	f002 0218 	and.w	r2, r2, #24
 8001ffc:	2a08      	cmp	r2, #8
 8001ffe:	f000 8129 	beq.w	8002254 <HAL_RCC_OscConfig+0x690>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002002:	69da      	ldr	r2, [r3, #28]
 8002004:	f012 0f18 	tst.w	r2, #24
 8002008:	f040 8103 	bne.w	8002212 <HAL_RCC_OscConfig+0x64e>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	0691      	lsls	r1, r2, #26
 8002010:	f140 810d 	bpl.w	800222e <HAL_RCC_OscConfig+0x66a>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	4b3f      	ldr	r3, [pc, #252]	@ (8002114 <HAL_RCC_OscConfig+0x550>)
 8002018:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800201c:	40d3      	lsrs	r3, r2
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800201e:	4a3c      	ldr	r2, [pc, #240]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 8002020:	483d      	ldr	r0, [pc, #244]	@ (8002118 <HAL_RCC_OscConfig+0x554>)
 8002022:	6a12      	ldr	r2, [r2, #32]
 8002024:	493d      	ldr	r1, [pc, #244]	@ (800211c <HAL_RCC_OscConfig+0x558>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002026:	f002 020f 	and.w	r2, r2, #15
 800202a:	5c82      	ldrb	r2, [r0, r2]
 800202c:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002030:	40d3      	lsrs	r3, r2
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002032:	4a3b      	ldr	r2, [pc, #236]	@ (8002120 <HAL_RCC_OscConfig+0x55c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002034:	600b      	str	r3, [r1, #0]
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002036:	6810      	ldr	r0, [r2, #0]
 8002038:	f7fe fe06 	bl	8000c48 <HAL_InitTick>
 800203c:	2800      	cmp	r0, #0
 800203e:	f43f ae42 	beq.w	8001cc6 <HAL_RCC_OscConfig+0x102>
 8002042:	e791      	b.n	8001f68 <HAL_RCC_OscConfig+0x3a4>
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002044:	4a32      	ldr	r2, [pc, #200]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002046:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLL1CFGR;
 8002048:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800204a:	6b55      	ldr	r5, [r2, #52]	@ 0x34
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800204c:	d08c      	beq.n	8001f68 <HAL_RCC_OscConfig+0x3a4>
 800204e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002050:	f001 0303 	and.w	r3, r1, #3
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002054:	4283      	cmp	r3, r0
 8002056:	d187      	bne.n	8001f68 <HAL_RCC_OscConfig+0x3a4>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002058:	6b23      	ldr	r3, [r4, #48]	@ 0x30
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800205a:	f3c1 2105 	ubfx	r1, r1, #8, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800205e:	4299      	cmp	r1, r3
 8002060:	d182      	bne.n	8001f68 <HAL_RCC_OscConfig+0x3a4>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002062:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002064:	f3c5 0108 	ubfx	r1, r5, #0, #9
 8002068:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800206a:	4299      	cmp	r1, r3
 800206c:	f47f af7c 	bne.w	8001f68 <HAL_RCC_OscConfig+0x3a4>
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002070:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8002072:	f3c5 2146 	ubfx	r1, r5, #9, #7
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002076:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8002078:	4299      	cmp	r1, r3
 800207a:	f47f af75 	bne.w	8001f68 <HAL_RCC_OscConfig+0x3a4>
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800207e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8002080:	f3c5 4106 	ubfx	r1, r5, #16, #7
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002084:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002086:	4299      	cmp	r1, r3
 8002088:	f47f af6e 	bne.w	8001f68 <HAL_RCC_OscConfig+0x3a4>
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800208c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800208e:	f3c5 6506 	ubfx	r5, r5, #24, #7
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002092:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002094:	429d      	cmp	r5, r3
 8002096:	f47f af67 	bne.w	8001f68 <HAL_RCC_OscConfig+0x3a4>
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800209a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800209c:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 800209e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80020a2:	4293      	cmp	r3, r2
 80020a4:	f43f ae96 	beq.w	8001dd4 <HAL_RCC_OscConfig+0x210>
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80020a8:	4a19      	ldr	r2, [pc, #100]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 80020aa:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80020ac:	f023 0310 	bic.w	r3, r3, #16
 80020b0:	6293      	str	r3, [r2, #40]	@ 0x28
        tickstart = HAL_GetTick();
 80020b2:	f7fe fe4b 	bl	8000d4c <HAL_GetTick>
 80020b6:	4605      	mov	r5, r0
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80020b8:	f7fe fe48 	bl	8000d4c <HAL_GetTick>
 80020bc:	42a8      	cmp	r0, r5
 80020be:	d0fb      	beq.n	80020b8 <HAL_RCC_OscConfig+0x4f4>
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80020c0:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80020c2:	4b13      	ldr	r3, [pc, #76]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 80020c4:	00d2      	lsls	r2, r2, #3
 80020c6:	639a      	str	r2, [r3, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80020c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020ca:	f042 0210 	orr.w	r2, r2, #16
 80020ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80020d0:	e680      	b.n	8001dd4 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80020e8:	601a      	str	r2, [r3, #0]
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80020ea:	e5ca      	b.n	8001c82 <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80020ec:	4a08      	ldr	r2, [pc, #32]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 80020ee:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
 80020f2:	f043 0301 	orr.w	r3, r3, #1
 80020f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80020fa:	e63d      	b.n	8001d78 <HAL_RCC_OscConfig+0x1b4>
        __HAL_RCC_PLL1_DISABLE();
 80020fc:	4d04      	ldr	r5, [pc, #16]	@ (8002110 <HAL_RCC_OscConfig+0x54c>)
 80020fe:	682b      	ldr	r3, [r5, #0]
 8002100:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002104:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002106:	f7fe fe21 	bl	8000d4c <HAL_GetTick>
 800210a:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800210c:	e010      	b.n	8002130 <HAL_RCC_OscConfig+0x56c>
 800210e:	bf00      	nop
 8002110:	44020c00 	.word	0x44020c00
 8002114:	03d09000 	.word	0x03d09000
 8002118:	08005a8c 	.word	0x08005a8c
 800211c:	20000000 	.word	0x20000000
 8002120:	20000008 	.word	0x20000008
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002124:	f7fe fe12 	bl	8000d4c <HAL_GetTick>
 8002128:	1b80      	subs	r0, r0, r6
 800212a:	2802      	cmp	r0, #2
 800212c:	f63f aedd 	bhi.w	8001eea <HAL_RCC_OscConfig+0x326>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002130:	682b      	ldr	r3, [r5, #0]
 8002132:	019f      	lsls	r7, r3, #6
 8002134:	d4f6      	bmi.n	8002124 <HAL_RCC_OscConfig+0x560>
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8002136:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002138:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800213a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800213e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002140:	f023 0303 	bic.w	r3, r3, #3
 8002144:	430b      	orrs	r3, r1
 8002146:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800214a:	62ab      	str	r3, [r5, #40]	@ 0x28
 800214c:	e9d4 320e 	ldrd	r3, r2, [r4, #56]	@ 0x38
 8002150:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002152:	3b01      	subs	r3, #1
 8002154:	3a01      	subs	r2, #1
 8002156:	025b      	lsls	r3, r3, #9
 8002158:	0412      	lsls	r2, r2, #16
 800215a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800215e:	3901      	subs	r1, #1
 8002160:	b29b      	uxth	r3, r3
 8002162:	4313      	orrs	r3, r2
 8002164:	f3c1 0208 	ubfx	r2, r1, #0, #9
 8002168:	4313      	orrs	r3, r2
 800216a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800216c:	3a01      	subs	r2, #1
 800216e:	0612      	lsls	r2, r2, #24
 8002170:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002174:	4313      	orrs	r3, r2
 8002176:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002178:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800217a:	f023 0310 	bic.w	r3, r3, #16
 800217e:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002180:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	63ab      	str	r3, [r5, #56]	@ 0x38
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002186:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002188:	f043 0310 	orr.w	r3, r3, #16
 800218c:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800218e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002190:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8002192:	f023 030c 	bic.w	r3, r3, #12
 8002196:	4313      	orrs	r3, r2
 8002198:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 800219a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800219c:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800219e:	f023 0320 	bic.w	r3, r3, #32
 80021a2:	4313      	orrs	r3, r2
 80021a4:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80021a6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80021a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021ac:	62ab      	str	r3, [r5, #40]	@ 0x28
        __HAL_RCC_PLL1_ENABLE();
 80021ae:	682b      	ldr	r3, [r5, #0]
 80021b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021b4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80021b6:	f7fe fdc9 	bl	8000d4c <HAL_GetTick>
 80021ba:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80021bc:	4d28      	ldr	r5, [pc, #160]	@ (8002260 <HAL_RCC_OscConfig+0x69c>)
 80021be:	682b      	ldr	r3, [r5, #0]
 80021c0:	0198      	lsls	r0, r3, #6
 80021c2:	f53f ae07 	bmi.w	8001dd4 <HAL_RCC_OscConfig+0x210>
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80021c6:	f7fe fdc1 	bl	8000d4c <HAL_GetTick>
 80021ca:	1b00      	subs	r0, r0, r4
 80021cc:	2802      	cmp	r0, #2
 80021ce:	d9f6      	bls.n	80021be <HAL_RCC_OscConfig+0x5fa>
 80021d0:	e68b      	b.n	8001eea <HAL_RCC_OscConfig+0x326>
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80021d2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80021e6:	601a      	str	r2, [r3, #0]
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80021e8:	e54b      	b.n	8001c82 <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80021ea:	4b1d      	ldr	r3, [pc, #116]	@ (8002260 <HAL_RCC_OscConfig+0x69c>)
 80021ec:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80021f0:	f042 0204 	orr.w	r2, r2, #4
 80021f4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80021f8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80021fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002200:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002204:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002208:	f042 0201 	orr.w	r2, r2, #1
 800220c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002210:	e5b2      	b.n	8001d78 <HAL_RCC_OscConfig+0x1b4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002212:	69da      	ldr	r2, [r3, #28]
 8002214:	f002 0218 	and.w	r2, r2, #24
 8002218:	2a10      	cmp	r2, #16
 800221a:	d01d      	beq.n	8002258 <HAL_RCC_OscConfig+0x694>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	f003 0318 	and.w	r3, r3, #24
 8002222:	2b18      	cmp	r3, #24
 8002224:	d103      	bne.n	800222e <HAL_RCC_OscConfig+0x66a>
 8002226:	f7ff fc39 	bl	8001a9c <HAL_RCC_GetSysClockFreq.part.0>
 800222a:	4603      	mov	r3, r0
 800222c:	e6f7      	b.n	800201e <HAL_RCC_OscConfig+0x45a>
      sysclockfreq = (uint32_t) HSI_VALUE;
 800222e:	4b0d      	ldr	r3, [pc, #52]	@ (8002264 <HAL_RCC_OscConfig+0x6a0>)
 8002230:	e6f5      	b.n	800201e <HAL_RCC_OscConfig+0x45a>
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8002232:	f042 0204 	orr.w	r2, r2, #4
 8002236:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800223a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800223e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002242:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002246:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800224a:	f042 0201 	orr.w	r2, r2, #1
 800224e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8002252:	e591      	b.n	8001d78 <HAL_RCC_OscConfig+0x1b4>
    sysclockfreq = CSI_VALUE;
 8002254:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <HAL_RCC_OscConfig+0x6a4>)
 8002256:	e6e2      	b.n	800201e <HAL_RCC_OscConfig+0x45a>
    sysclockfreq = HSE_VALUE;
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <HAL_RCC_OscConfig+0x6a8>)
 800225a:	e6e0      	b.n	800201e <HAL_RCC_OscConfig+0x45a>
    return HAL_ERROR;
 800225c:	2001      	movs	r0, #1
}
 800225e:	4770      	bx	lr
 8002260:	44020c00 	.word	0x44020c00
 8002264:	03d09000 	.word	0x03d09000
 8002268:	003d0900 	.word	0x003d0900
 800226c:	016e3600 	.word	0x016e3600

08002270 <HAL_RCC_ClockConfig>:
  if (pClkInitStruct == NULL)
 8002270:	2800      	cmp	r0, #0
 8002272:	f000 8133 	beq.w	80024dc <HAL_RCC_ClockConfig+0x26c>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002276:	4a9e      	ldr	r2, [pc, #632]	@ (80024f0 <HAL_RCC_ClockConfig+0x280>)
{
 8002278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800227c:	6813      	ldr	r3, [r2, #0]
 800227e:	4604      	mov	r4, r0
 8002280:	f003 030f 	and.w	r3, r3, #15
 8002284:	428b      	cmp	r3, r1
 8002286:	460d      	mov	r5, r1
 8002288:	d20c      	bcs.n	80022a4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800228a:	6813      	ldr	r3, [r2, #0]
 800228c:	f023 030f 	bic.w	r3, r3, #15
 8002290:	430b      	orrs	r3, r1
 8002292:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002294:	6813      	ldr	r3, [r2, #0]
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	428b      	cmp	r3, r1
 800229c:	d002      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800229e:	2001      	movs	r0, #1
}
 80022a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	06d9      	lsls	r1, r3, #27
 80022a8:	d50d      	bpl.n	80022c6 <HAL_RCC_ClockConfig+0x56>
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80022aa:	4992      	ldr	r1, [pc, #584]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 80022ac:	6960      	ldr	r0, [r4, #20]
 80022ae:	6a0a      	ldr	r2, [r1, #32]
 80022b0:	0a12      	lsrs	r2, r2, #8
 80022b2:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80022b6:	4290      	cmp	r0, r2
 80022b8:	d905      	bls.n	80022c6 <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80022ba:	6a0a      	ldr	r2, [r1, #32]
 80022bc:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80022c0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80022c4:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022c6:	071a      	lsls	r2, r3, #28
 80022c8:	d50d      	bpl.n	80022e6 <HAL_RCC_ClockConfig+0x76>
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80022ca:	498a      	ldr	r1, [pc, #552]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 80022cc:	6920      	ldr	r0, [r4, #16]
 80022ce:	6a0a      	ldr	r2, [r1, #32]
 80022d0:	0912      	lsrs	r2, r2, #4
 80022d2:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80022d6:	4290      	cmp	r0, r2
 80022d8:	d905      	bls.n	80022e6 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80022da:	6a0a      	ldr	r2, [r1, #32]
 80022dc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80022e0:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 80022e4:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e6:	075f      	lsls	r7, r3, #29
 80022e8:	d50b      	bpl.n	8002302 <HAL_RCC_ClockConfig+0x92>
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80022ea:	4982      	ldr	r1, [pc, #520]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 80022ec:	68e0      	ldr	r0, [r4, #12]
 80022ee:	6a0a      	ldr	r2, [r1, #32]
 80022f0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80022f4:	4290      	cmp	r0, r2
 80022f6:	d904      	bls.n	8002302 <HAL_RCC_ClockConfig+0x92>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80022f8:	6a0a      	ldr	r2, [r1, #32]
 80022fa:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80022fe:	4302      	orrs	r2, r0
 8002300:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002302:	079e      	lsls	r6, r3, #30
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002304:	f003 0201 	and.w	r2, r3, #1
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002308:	f140 80a5 	bpl.w	8002456 <HAL_RCC_ClockConfig+0x1e6>
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800230c:	4e79      	ldr	r6, [pc, #484]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 800230e:	68a0      	ldr	r0, [r4, #8]
 8002310:	6a31      	ldr	r1, [r6, #32]
 8002312:	f001 010f 	and.w	r1, r1, #15
 8002316:	4288      	cmp	r0, r1
 8002318:	d904      	bls.n	8002324 <HAL_RCC_ClockConfig+0xb4>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800231a:	6a31      	ldr	r1, [r6, #32]
 800231c:	f021 010f 	bic.w	r1, r1, #15
 8002320:	4301      	orrs	r1, r0
 8002322:	6231      	str	r1, [r6, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002324:	b382      	cbz	r2, 8002388 <HAL_RCC_ClockConfig+0x118>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002326:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002328:	4b72      	ldr	r3, [pc, #456]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800232a:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800232c:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800232e:	f000 809a 	beq.w	8002466 <HAL_RCC_ClockConfig+0x1f6>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002332:	2a02      	cmp	r2, #2
 8002334:	f000 80ce 	beq.w	80024d4 <HAL_RCC_ClockConfig+0x264>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002338:	2a01      	cmp	r2, #1
 800233a:	f000 80e7 	beq.w	800250c <HAL_RCC_ClockConfig+0x29c>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800233e:	079f      	lsls	r7, r3, #30
 8002340:	d5ad      	bpl.n	800229e <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002342:	4e6c      	ldr	r6, [pc, #432]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002348:	69f3      	ldr	r3, [r6, #28]
 800234a:	f023 0303 	bic.w	r3, r3, #3
 800234e:	4313      	orrs	r3, r2
 8002350:	61f3      	str	r3, [r6, #28]
    tickstart = HAL_GetTick();
 8002352:	f7fe fcfb 	bl	8000d4c <HAL_GetTick>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002356:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8002358:	4607      	mov	r7, r0
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800235a:	2b03      	cmp	r3, #3
 800235c:	f000 808c 	beq.w	8002478 <HAL_RCC_ClockConfig+0x208>
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002360:	2b02      	cmp	r3, #2
 8002362:	f000 8094 	beq.w	800248e <HAL_RCC_ClockConfig+0x21e>
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002366:	2b01      	cmp	r3, #1
 8002368:	d106      	bne.n	8002378 <HAL_RCC_ClockConfig+0x108>
 800236a:	e09b      	b.n	80024a4 <HAL_RCC_ClockConfig+0x234>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800236c:	f7fe fcee 	bl	8000d4c <HAL_GetTick>
 8002370:	1bc0      	subs	r0, r0, r7
 8002372:	4540      	cmp	r0, r8
 8002374:	f200 80b4 	bhi.w	80024e0 <HAL_RCC_ClockConfig+0x270>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002378:	69f3      	ldr	r3, [r6, #28]
 800237a:	f013 0f18 	tst.w	r3, #24
 800237e:	d1f5      	bne.n	800236c <HAL_RCC_ClockConfig+0xfc>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002380:	6823      	ldr	r3, [r4, #0]
 8002382:	079e      	lsls	r6, r3, #30
 8002384:	d507      	bpl.n	8002396 <HAL_RCC_ClockConfig+0x126>
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002386:	68a0      	ldr	r0, [r4, #8]
 8002388:	495a      	ldr	r1, [pc, #360]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 800238a:	6a0a      	ldr	r2, [r1, #32]
 800238c:	f002 020f 	and.w	r2, r2, #15
 8002390:	4282      	cmp	r2, r0
 8002392:	f200 8099 	bhi.w	80024c8 <HAL_RCC_ClockConfig+0x258>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002396:	4956      	ldr	r1, [pc, #344]	@ (80024f0 <HAL_RCC_ClockConfig+0x280>)
 8002398:	680a      	ldr	r2, [r1, #0]
 800239a:	f002 020f 	and.w	r2, r2, #15
 800239e:	42aa      	cmp	r2, r5
 80023a0:	d90a      	bls.n	80023b8 <HAL_RCC_ClockConfig+0x148>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023a2:	680a      	ldr	r2, [r1, #0]
 80023a4:	f022 020f 	bic.w	r2, r2, #15
 80023a8:	432a      	orrs	r2, r5
 80023aa:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ac:	680a      	ldr	r2, [r1, #0]
 80023ae:	f002 020f 	and.w	r2, r2, #15
 80023b2:	42aa      	cmp	r2, r5
 80023b4:	f47f af73 	bne.w	800229e <HAL_RCC_ClockConfig+0x2e>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b8:	075d      	lsls	r5, r3, #29
 80023ba:	d50b      	bpl.n	80023d4 <HAL_RCC_ClockConfig+0x164>
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80023bc:	494d      	ldr	r1, [pc, #308]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 80023be:	68e0      	ldr	r0, [r4, #12]
 80023c0:	6a0a      	ldr	r2, [r1, #32]
 80023c2:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80023c6:	4290      	cmp	r0, r2
 80023c8:	d204      	bcs.n	80023d4 <HAL_RCC_ClockConfig+0x164>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80023ca:	6a0a      	ldr	r2, [r1, #32]
 80023cc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80023d0:	4302      	orrs	r2, r0
 80023d2:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d4:	0718      	lsls	r0, r3, #28
 80023d6:	d50d      	bpl.n	80023f4 <HAL_RCC_ClockConfig+0x184>
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80023d8:	4946      	ldr	r1, [pc, #280]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 80023da:	6920      	ldr	r0, [r4, #16]
 80023dc:	6a0a      	ldr	r2, [r1, #32]
 80023de:	0912      	lsrs	r2, r2, #4
 80023e0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80023e4:	4290      	cmp	r0, r2
 80023e6:	d205      	bcs.n	80023f4 <HAL_RCC_ClockConfig+0x184>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80023e8:	6a0a      	ldr	r2, [r1, #32]
 80023ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80023ee:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
 80023f2:	620a      	str	r2, [r1, #32]
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80023f4:	06d9      	lsls	r1, r3, #27
 80023f6:	d50d      	bpl.n	8002414 <HAL_RCC_ClockConfig+0x1a4>
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80023f8:	4a3e      	ldr	r2, [pc, #248]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 80023fa:	6961      	ldr	r1, [r4, #20]
 80023fc:	6a13      	ldr	r3, [r2, #32]
 80023fe:	0a1b      	lsrs	r3, r3, #8
 8002400:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002404:	4299      	cmp	r1, r3
 8002406:	d205      	bcs.n	8002414 <HAL_RCC_ClockConfig+0x1a4>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002408:	6a13      	ldr	r3, [r2, #32]
 800240a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800240e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002412:	6213      	str	r3, [r2, #32]
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002414:	4b37      	ldr	r3, [pc, #220]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 8002416:	69da      	ldr	r2, [r3, #28]
 8002418:	f002 0218 	and.w	r2, r2, #24
 800241c:	2a08      	cmp	r2, #8
 800241e:	d061      	beq.n	80024e4 <HAL_RCC_ClockConfig+0x274>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002420:	69da      	ldr	r2, [r3, #28]
 8002422:	f012 0f18 	tst.w	r2, #24
 8002426:	d143      	bne.n	80024b0 <HAL_RCC_ClockConfig+0x240>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	0692      	lsls	r2, r2, #26
 800242c:	d54a      	bpl.n	80024c4 <HAL_RCC_ClockConfig+0x254>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b31      	ldr	r3, [pc, #196]	@ (80024f8 <HAL_RCC_ClockConfig+0x288>)
 8002432:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002436:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002438:	4a2e      	ldr	r2, [pc, #184]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
 800243a:	4830      	ldr	r0, [pc, #192]	@ (80024fc <HAL_RCC_ClockConfig+0x28c>)
 800243c:	6a12      	ldr	r2, [r2, #32]
  halstatus = HAL_InitTick(uwTickPrio);
 800243e:	4930      	ldr	r1, [pc, #192]	@ (8002500 <HAL_RCC_ClockConfig+0x290>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002440:	f002 020f 	and.w	r2, r2, #15
 8002444:	5c80      	ldrb	r0, [r0, r2]
 8002446:	4a2f      	ldr	r2, [pc, #188]	@ (8002504 <HAL_RCC_ClockConfig+0x294>)
 8002448:	40c3      	lsrs	r3, r0
}
 800244a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800244e:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002450:	6013      	str	r3, [r2, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8002452:	f7fe bbf9 	b.w	8000c48 <HAL_InitTick>
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002456:	2a00      	cmp	r2, #0
 8002458:	d09d      	beq.n	8002396 <HAL_RCC_ClockConfig+0x126>
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800245a:	6862      	ldr	r2, [r4, #4]
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800245c:	4b25      	ldr	r3, [pc, #148]	@ (80024f4 <HAL_RCC_ClockConfig+0x284>)
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800245e:	2a03      	cmp	r2, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002460:	681b      	ldr	r3, [r3, #0]
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002462:	f47f af66 	bne.w	8002332 <HAL_RCC_ClockConfig+0xc2>
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002466:	0198      	lsls	r0, r3, #6
 8002468:	f53f af6b 	bmi.w	8002342 <HAL_RCC_ClockConfig+0xd2>
 800246c:	e717      	b.n	800229e <HAL_RCC_ClockConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800246e:	f7fe fc6d 	bl	8000d4c <HAL_GetTick>
 8002472:	1bc3      	subs	r3, r0, r7
 8002474:	4543      	cmp	r3, r8
 8002476:	d833      	bhi.n	80024e0 <HAL_RCC_ClockConfig+0x270>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002478:	69f3      	ldr	r3, [r6, #28]
 800247a:	f003 0318 	and.w	r3, r3, #24
 800247e:	2b18      	cmp	r3, #24
 8002480:	d1f5      	bne.n	800246e <HAL_RCC_ClockConfig+0x1fe>
 8002482:	e77d      	b.n	8002380 <HAL_RCC_ClockConfig+0x110>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002484:	f7fe fc62 	bl	8000d4c <HAL_GetTick>
 8002488:	1bc0      	subs	r0, r0, r7
 800248a:	4540      	cmp	r0, r8
 800248c:	d828      	bhi.n	80024e0 <HAL_RCC_ClockConfig+0x270>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800248e:	69f3      	ldr	r3, [r6, #28]
 8002490:	f003 0318 	and.w	r3, r3, #24
 8002494:	2b10      	cmp	r3, #16
 8002496:	d1f5      	bne.n	8002484 <HAL_RCC_ClockConfig+0x214>
 8002498:	e772      	b.n	8002380 <HAL_RCC_ClockConfig+0x110>
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800249a:	f7fe fc57 	bl	8000d4c <HAL_GetTick>
 800249e:	1bc0      	subs	r0, r0, r7
 80024a0:	4540      	cmp	r0, r8
 80024a2:	d81d      	bhi.n	80024e0 <HAL_RCC_ClockConfig+0x270>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80024a4:	69f3      	ldr	r3, [r6, #28]
 80024a6:	f003 0318 	and.w	r3, r3, #24
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d1f5      	bne.n	800249a <HAL_RCC_ClockConfig+0x22a>
 80024ae:	e767      	b.n	8002380 <HAL_RCC_ClockConfig+0x110>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024b0:	69da      	ldr	r2, [r3, #28]
 80024b2:	f002 0218 	and.w	r2, r2, #24
 80024b6:	2a10      	cmp	r2, #16
 80024b8:	d02c      	beq.n	8002514 <HAL_RCC_ClockConfig+0x2a4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	f003 0318 	and.w	r3, r3, #24
 80024c0:	2b18      	cmp	r3, #24
 80024c2:	d011      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x278>
      sysclockfreq = (uint32_t) HSI_VALUE;
 80024c4:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_RCC_ClockConfig+0x288>)
 80024c6:	e7b7      	b.n	8002438 <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80024c8:	6a0a      	ldr	r2, [r1, #32]
 80024ca:	f022 020f 	bic.w	r2, r2, #15
 80024ce:	4302      	orrs	r2, r0
 80024d0:	620a      	str	r2, [r1, #32]
 80024d2:	e760      	b.n	8002396 <HAL_RCC_ClockConfig+0x126>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024d4:	0399      	lsls	r1, r3, #14
 80024d6:	f53f af34 	bmi.w	8002342 <HAL_RCC_ClockConfig+0xd2>
 80024da:	e6e0      	b.n	800229e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80024dc:	2001      	movs	r0, #1
}
 80024de:	4770      	bx	lr
          return HAL_TIMEOUT;
 80024e0:	2003      	movs	r0, #3
 80024e2:	e6dd      	b.n	80022a0 <HAL_RCC_ClockConfig+0x30>
    sysclockfreq = CSI_VALUE;
 80024e4:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <HAL_RCC_ClockConfig+0x298>)
 80024e6:	e7a7      	b.n	8002438 <HAL_RCC_ClockConfig+0x1c8>
 80024e8:	f7ff fad8 	bl	8001a9c <HAL_RCC_GetSysClockFreq.part.0>
 80024ec:	4603      	mov	r3, r0
 80024ee:	e7a3      	b.n	8002438 <HAL_RCC_ClockConfig+0x1c8>
 80024f0:	40022000 	.word	0x40022000
 80024f4:	44020c00 	.word	0x44020c00
 80024f8:	03d09000 	.word	0x03d09000
 80024fc:	08005a8c 	.word	0x08005a8c
 8002500:	20000008 	.word	0x20000008
 8002504:	20000000 	.word	0x20000000
 8002508:	003d0900 	.word	0x003d0900
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800250c:	059b      	lsls	r3, r3, #22
 800250e:	f53f af18 	bmi.w	8002342 <HAL_RCC_ClockConfig+0xd2>
 8002512:	e6c4      	b.n	800229e <HAL_RCC_ClockConfig+0x2e>
    sysclockfreq = HSE_VALUE;
 8002514:	4b00      	ldr	r3, [pc, #0]	@ (8002518 <HAL_RCC_ClockConfig+0x2a8>)
 8002516:	e78f      	b.n	8002438 <HAL_RCC_ClockConfig+0x1c8>
 8002518:	016e3600 	.word	0x016e3600

0800251c <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800251c:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x4c>)
 800251e:	69da      	ldr	r2, [r3, #28]
 8002520:	f002 0218 	and.w	r2, r2, #24
 8002524:	2a08      	cmp	r2, #8
 8002526:	d018      	beq.n	800255a <HAL_RCC_GetSysClockFreq+0x3e>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002528:	69da      	ldr	r2, [r3, #28]
 800252a:	f012 0f18 	tst.w	r2, #24
 800252e:	d108      	bne.n	8002542 <HAL_RCC_GetSysClockFreq+0x26>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	0692      	lsls	r2, r2, #26
 8002534:	d50f      	bpl.n	8002556 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	480c      	ldr	r0, [pc, #48]	@ (800256c <HAL_RCC_GetSysClockFreq+0x50>)
 800253a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800253e:	40d8      	lsrs	r0, r3
 8002540:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002542:	69da      	ldr	r2, [r3, #28]
 8002544:	f002 0218 	and.w	r2, r2, #24
 8002548:	2a10      	cmp	r2, #16
 800254a:	d00a      	beq.n	8002562 <HAL_RCC_GetSysClockFreq+0x46>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f003 0318 	and.w	r3, r3, #24
 8002552:	2b18      	cmp	r3, #24
 8002554:	d003      	beq.n	800255e <HAL_RCC_GetSysClockFreq+0x42>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002556:	4805      	ldr	r0, [pc, #20]	@ (800256c <HAL_RCC_GetSysClockFreq+0x50>)
}
 8002558:	4770      	bx	lr
    sysclockfreq = CSI_VALUE;
 800255a:	4805      	ldr	r0, [pc, #20]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x54>)
 800255c:	4770      	bx	lr
 800255e:	f7ff ba9d 	b.w	8001a9c <HAL_RCC_GetSysClockFreq.part.0>
    sysclockfreq = HSE_VALUE;
 8002562:	4804      	ldr	r0, [pc, #16]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x58>)
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	44020c00 	.word	0x44020c00
 800256c:	03d09000 	.word	0x03d09000
 8002570:	003d0900 	.word	0x003d0900
 8002574:	016e3600 	.word	0x016e3600

08002578 <HAL_RCC_GetHCLKFreq>:
{
 8002578:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800257a:	4b18      	ldr	r3, [pc, #96]	@ (80025dc <HAL_RCC_GetHCLKFreq+0x64>)
 800257c:	69da      	ldr	r2, [r3, #28]
 800257e:	f002 0218 	and.w	r2, r2, #24
 8002582:	2a08      	cmp	r2, #8
 8002584:	d023      	beq.n	80025ce <HAL_RCC_GetHCLKFreq+0x56>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002586:	69da      	ldr	r2, [r3, #28]
 8002588:	f012 0f18 	tst.w	r2, #24
 800258c:	d113      	bne.n	80025b6 <HAL_RCC_GetHCLKFreq+0x3e>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	0692      	lsls	r2, r2, #26
 8002592:	d51a      	bpl.n	80025ca <HAL_RCC_GetHCLKFreq+0x52>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4812      	ldr	r0, [pc, #72]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x68>)
 8002598:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800259c:	40d8      	lsrs	r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800259e:	4b0f      	ldr	r3, [pc, #60]	@ (80025dc <HAL_RCC_GetHCLKFreq+0x64>)
 80025a0:	4910      	ldr	r1, [pc, #64]	@ (80025e4 <HAL_RCC_GetHCLKFreq+0x6c>)
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	4a10      	ldr	r2, [pc, #64]	@ (80025e8 <HAL_RCC_GetHCLKFreq+0x70>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	5ccb      	ldrb	r3, [r1, r3]
 80025ac:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025b0:	40d8      	lsrs	r0, r3
 80025b2:	6010      	str	r0, [r2, #0]

  return SystemCoreClock;
}
 80025b4:	bd08      	pop	{r3, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025b6:	69da      	ldr	r2, [r3, #28]
 80025b8:	f002 0218 	and.w	r2, r2, #24
 80025bc:	2a10      	cmp	r2, #16
 80025be:	d00b      	beq.n	80025d8 <HAL_RCC_GetHCLKFreq+0x60>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	f003 0318 	and.w	r3, r3, #24
 80025c6:	2b18      	cmp	r3, #24
 80025c8:	d003      	beq.n	80025d2 <HAL_RCC_GetHCLKFreq+0x5a>
      sysclockfreq = (uint32_t) HSI_VALUE;
 80025ca:	4805      	ldr	r0, [pc, #20]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x68>)
 80025cc:	e7e7      	b.n	800259e <HAL_RCC_GetHCLKFreq+0x26>
    sysclockfreq = CSI_VALUE;
 80025ce:	4807      	ldr	r0, [pc, #28]	@ (80025ec <HAL_RCC_GetHCLKFreq+0x74>)
 80025d0:	e7e5      	b.n	800259e <HAL_RCC_GetHCLKFreq+0x26>
 80025d2:	f7ff fa63 	bl	8001a9c <HAL_RCC_GetSysClockFreq.part.0>
 80025d6:	e7e2      	b.n	800259e <HAL_RCC_GetHCLKFreq+0x26>
    sysclockfreq = HSE_VALUE;
 80025d8:	4805      	ldr	r0, [pc, #20]	@ (80025f0 <HAL_RCC_GetHCLKFreq+0x78>)
 80025da:	e7e0      	b.n	800259e <HAL_RCC_GetHCLKFreq+0x26>
 80025dc:	44020c00 	.word	0x44020c00
 80025e0:	03d09000 	.word	0x03d09000
 80025e4:	08005a8c 	.word	0x08005a8c
 80025e8:	20000000 	.word	0x20000000
 80025ec:	003d0900 	.word	0x003d0900
 80025f0:	016e3600 	.word	0x016e3600

080025f4 <HAL_RCC_GetPCLK1Freq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80025f4:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <HAL_RCC_GetPCLK1Freq+0x78>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025f6:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80025f8:	69da      	ldr	r2, [r3, #28]
 80025fa:	f002 0218 	and.w	r2, r2, #24
 80025fe:	2a08      	cmp	r2, #8
 8002600:	d02c      	beq.n	800265c <HAL_RCC_GetPCLK1Freq+0x68>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002602:	69da      	ldr	r2, [r3, #28]
 8002604:	f012 0f18 	tst.w	r2, #24
 8002608:	d11c      	bne.n	8002644 <HAL_RCC_GetPCLK1Freq+0x50>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	0692      	lsls	r2, r2, #26
 800260e:	d523      	bpl.n	8002658 <HAL_RCC_GetPCLK1Freq+0x64>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	4b17      	ldr	r3, [pc, #92]	@ (8002670 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8002614:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002618:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800261a:	4914      	ldr	r1, [pc, #80]	@ (800266c <HAL_RCC_GetPCLK1Freq+0x78>)
 800261c:	4c15      	ldr	r4, [pc, #84]	@ (8002674 <HAL_RCC_GetPCLK1Freq+0x80>)
 800261e:	6a0a      	ldr	r2, [r1, #32]
 8002620:	4815      	ldr	r0, [pc, #84]	@ (8002678 <HAL_RCC_GetPCLK1Freq+0x84>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002622:	f002 020f 	and.w	r2, r2, #15
 8002626:	5ca2      	ldrb	r2, [r4, r2]
 8002628:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800262c:	40d3      	lsrs	r3, r2
 800262e:	6003      	str	r3, [r0, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8002630:	6a0a      	ldr	r2, [r1, #32]
 8002632:	4912      	ldr	r1, [pc, #72]	@ (800267c <HAL_RCC_GetPCLK1Freq+0x88>)
 8002634:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8002638:	5c88      	ldrb	r0, [r1, r2]
 800263a:	f000 001f 	and.w	r0, r0, #31
}
 800263e:	fa23 f000 	lsr.w	r0, r3, r0
 8002642:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002644:	69da      	ldr	r2, [r3, #28]
 8002646:	f002 0218 	and.w	r2, r2, #24
 800264a:	2a10      	cmp	r2, #16
 800264c:	d00c      	beq.n	8002668 <HAL_RCC_GetPCLK1Freq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	f003 0318 	and.w	r3, r3, #24
 8002654:	2b18      	cmp	r3, #24
 8002656:	d003      	beq.n	8002660 <HAL_RCC_GetPCLK1Freq+0x6c>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800265a:	e7de      	b.n	800261a <HAL_RCC_GetPCLK1Freq+0x26>
    sysclockfreq = CSI_VALUE;
 800265c:	4b08      	ldr	r3, [pc, #32]	@ (8002680 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800265e:	e7dc      	b.n	800261a <HAL_RCC_GetPCLK1Freq+0x26>
 8002660:	f7ff fa1c 	bl	8001a9c <HAL_RCC_GetSysClockFreq.part.0>
 8002664:	4603      	mov	r3, r0
 8002666:	e7d8      	b.n	800261a <HAL_RCC_GetPCLK1Freq+0x26>
    sysclockfreq = HSE_VALUE;
 8002668:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <HAL_RCC_GetPCLK1Freq+0x90>)
 800266a:	e7d6      	b.n	800261a <HAL_RCC_GetPCLK1Freq+0x26>
 800266c:	44020c00 	.word	0x44020c00
 8002670:	03d09000 	.word	0x03d09000
 8002674:	08005a8c 	.word	0x08005a8c
 8002678:	20000000 	.word	0x20000000
 800267c:	08005a84 	.word	0x08005a84
 8002680:	003d0900 	.word	0x003d0900
 8002684:	016e3600 	.word	0x016e3600

08002688 <HAL_RCC_GetPCLK2Freq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002688:	4b1d      	ldr	r3, [pc, #116]	@ (8002700 <HAL_RCC_GetPCLK2Freq+0x78>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800268a:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800268c:	69da      	ldr	r2, [r3, #28]
 800268e:	f002 0218 	and.w	r2, r2, #24
 8002692:	2a08      	cmp	r2, #8
 8002694:	d02c      	beq.n	80026f0 <HAL_RCC_GetPCLK2Freq+0x68>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002696:	69da      	ldr	r2, [r3, #28]
 8002698:	f012 0f18 	tst.w	r2, #24
 800269c:	d11c      	bne.n	80026d8 <HAL_RCC_GetPCLK2Freq+0x50>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	0692      	lsls	r2, r2, #26
 80026a2:	d523      	bpl.n	80026ec <HAL_RCC_GetPCLK2Freq+0x64>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	4b17      	ldr	r3, [pc, #92]	@ (8002704 <HAL_RCC_GetPCLK2Freq+0x7c>)
 80026a8:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80026ac:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80026ae:	4914      	ldr	r1, [pc, #80]	@ (8002700 <HAL_RCC_GetPCLK2Freq+0x78>)
 80026b0:	4c15      	ldr	r4, [pc, #84]	@ (8002708 <HAL_RCC_GetPCLK2Freq+0x80>)
 80026b2:	6a0a      	ldr	r2, [r1, #32]
 80026b4:	4815      	ldr	r0, [pc, #84]	@ (800270c <HAL_RCC_GetPCLK2Freq+0x84>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80026b6:	f002 020f 	and.w	r2, r2, #15
 80026ba:	5ca2      	ldrb	r2, [r4, r2]
 80026bc:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80026c0:	40d3      	lsrs	r3, r2
 80026c2:	6003      	str	r3, [r0, #0]
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80026c4:	6a0a      	ldr	r2, [r1, #32]
 80026c6:	4912      	ldr	r1, [pc, #72]	@ (8002710 <HAL_RCC_GetPCLK2Freq+0x88>)
 80026c8:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80026cc:	5c88      	ldrb	r0, [r1, r2]
 80026ce:	f000 001f 	and.w	r0, r0, #31
}
 80026d2:	fa23 f000 	lsr.w	r0, r3, r0
 80026d6:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026d8:	69da      	ldr	r2, [r3, #28]
 80026da:	f002 0218 	and.w	r2, r2, #24
 80026de:	2a10      	cmp	r2, #16
 80026e0:	d00c      	beq.n	80026fc <HAL_RCC_GetPCLK2Freq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	f003 0318 	and.w	r3, r3, #24
 80026e8:	2b18      	cmp	r3, #24
 80026ea:	d003      	beq.n	80026f4 <HAL_RCC_GetPCLK2Freq+0x6c>
      sysclockfreq = (uint32_t) HSI_VALUE;
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <HAL_RCC_GetPCLK2Freq+0x7c>)
 80026ee:	e7de      	b.n	80026ae <HAL_RCC_GetPCLK2Freq+0x26>
    sysclockfreq = CSI_VALUE;
 80026f0:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <HAL_RCC_GetPCLK2Freq+0x8c>)
 80026f2:	e7dc      	b.n	80026ae <HAL_RCC_GetPCLK2Freq+0x26>
 80026f4:	f7ff f9d2 	bl	8001a9c <HAL_RCC_GetSysClockFreq.part.0>
 80026f8:	4603      	mov	r3, r0
 80026fa:	e7d8      	b.n	80026ae <HAL_RCC_GetPCLK2Freq+0x26>
    sysclockfreq = HSE_VALUE;
 80026fc:	4b06      	ldr	r3, [pc, #24]	@ (8002718 <HAL_RCC_GetPCLK2Freq+0x90>)
 80026fe:	e7d6      	b.n	80026ae <HAL_RCC_GetPCLK2Freq+0x26>
 8002700:	44020c00 	.word	0x44020c00
 8002704:	03d09000 	.word	0x03d09000
 8002708:	08005a8c 	.word	0x08005a8c
 800270c:	20000000 	.word	0x20000000
 8002710:	08005a84 	.word	0x08005a84
 8002714:	003d0900 	.word	0x003d0900
 8002718:	016e3600 	.word	0x016e3600

0800271c <HAL_RCC_GetPCLK3Freq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800271c:	4b1d      	ldr	r3, [pc, #116]	@ (8002794 <HAL_RCC_GetPCLK3Freq+0x78>)
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800271e:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002720:	69da      	ldr	r2, [r3, #28]
 8002722:	f002 0218 	and.w	r2, r2, #24
 8002726:	2a08      	cmp	r2, #8
 8002728:	d02c      	beq.n	8002784 <HAL_RCC_GetPCLK3Freq+0x68>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800272a:	69da      	ldr	r2, [r3, #28]
 800272c:	f012 0f18 	tst.w	r2, #24
 8002730:	d11c      	bne.n	800276c <HAL_RCC_GetPCLK3Freq+0x50>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	0692      	lsls	r2, r2, #26
 8002736:	d523      	bpl.n	8002780 <HAL_RCC_GetPCLK3Freq+0x64>
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	4b17      	ldr	r3, [pc, #92]	@ (8002798 <HAL_RCC_GetPCLK3Freq+0x7c>)
 800273c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002740:	40d3      	lsrs	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002742:	4914      	ldr	r1, [pc, #80]	@ (8002794 <HAL_RCC_GetPCLK3Freq+0x78>)
 8002744:	4c15      	ldr	r4, [pc, #84]	@ (800279c <HAL_RCC_GetPCLK3Freq+0x80>)
 8002746:	6a0a      	ldr	r2, [r1, #32]
 8002748:	4815      	ldr	r0, [pc, #84]	@ (80027a0 <HAL_RCC_GetPCLK3Freq+0x84>)
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800274a:	f002 020f 	and.w	r2, r2, #15
 800274e:	5ca2      	ldrb	r2, [r4, r2]
 8002750:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002754:	40d3      	lsrs	r3, r2
 8002756:	6003      	str	r3, [r0, #0]
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002758:	6a0a      	ldr	r2, [r1, #32]
 800275a:	4912      	ldr	r1, [pc, #72]	@ (80027a4 <HAL_RCC_GetPCLK3Freq+0x88>)
 800275c:	f3c2 3202 	ubfx	r2, r2, #12, #3
 8002760:	5c88      	ldrb	r0, [r1, r2]
 8002762:	f000 001f 	and.w	r0, r0, #31
}
 8002766:	fa23 f000 	lsr.w	r0, r3, r0
 800276a:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800276c:	69da      	ldr	r2, [r3, #28]
 800276e:	f002 0218 	and.w	r2, r2, #24
 8002772:	2a10      	cmp	r2, #16
 8002774:	d00c      	beq.n	8002790 <HAL_RCC_GetPCLK3Freq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	f003 0318 	and.w	r3, r3, #24
 800277c:	2b18      	cmp	r3, #24
 800277e:	d003      	beq.n	8002788 <HAL_RCC_GetPCLK3Freq+0x6c>
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002780:	4b05      	ldr	r3, [pc, #20]	@ (8002798 <HAL_RCC_GetPCLK3Freq+0x7c>)
 8002782:	e7de      	b.n	8002742 <HAL_RCC_GetPCLK3Freq+0x26>
    sysclockfreq = CSI_VALUE;
 8002784:	4b08      	ldr	r3, [pc, #32]	@ (80027a8 <HAL_RCC_GetPCLK3Freq+0x8c>)
 8002786:	e7dc      	b.n	8002742 <HAL_RCC_GetPCLK3Freq+0x26>
 8002788:	f7ff f988 	bl	8001a9c <HAL_RCC_GetSysClockFreq.part.0>
 800278c:	4603      	mov	r3, r0
 800278e:	e7d8      	b.n	8002742 <HAL_RCC_GetPCLK3Freq+0x26>
    sysclockfreq = HSE_VALUE;
 8002790:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_RCC_GetPCLK3Freq+0x90>)
 8002792:	e7d6      	b.n	8002742 <HAL_RCC_GetPCLK3Freq+0x26>
 8002794:	44020c00 	.word	0x44020c00
 8002798:	03d09000 	.word	0x03d09000
 800279c:	08005a8c 	.word	0x08005a8c
 80027a0:	20000000 	.word	0x20000000
 80027a4:	08005a84 	.word	0x08005a84
 80027a8:	003d0900 	.word	0x003d0900
 80027ac:	016e3600 	.word	0x016e3600

080027b0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80027b0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80027b2:	4c33      	ldr	r4, [pc, #204]	@ (8002880 <RCCEx_PLL2_Config+0xd0>)
{
 80027b4:	4606      	mov	r6, r0
  __HAL_RCC_PLL2_DISABLE();
 80027b6:	6823      	ldr	r3, [r4, #0]
 80027b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80027bc:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80027be:	f7fe fac5 	bl	8000d4c <HAL_GetTick>
 80027c2:	4605      	mov	r5, r0

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80027c4:	e004      	b.n	80027d0 <RCCEx_PLL2_Config+0x20>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80027c6:	f7fe fac1 	bl	8000d4c <HAL_GetTick>
 80027ca:	1b40      	subs	r0, r0, r5
 80027cc:	2802      	cmp	r0, #2
 80027ce:	d855      	bhi.n	800287c <RCCEx_PLL2_Config+0xcc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80027d0:	6823      	ldr	r3, [r4, #0]
 80027d2:	011a      	lsls	r2, r3, #4
 80027d4:	d4f7      	bmi.n	80027c6 <RCCEx_PLL2_Config+0x16>
      return HAL_TIMEOUT;
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80027d6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80027d8:	6831      	ldr	r1, [r6, #0]
 80027da:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80027de:	6872      	ldr	r2, [r6, #4]
 80027e0:	f023 0303 	bic.w	r3, r3, #3
 80027e4:	430b      	orrs	r3, r1
 80027e6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80027ea:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80027ec:	e9d6 3203 	ldrd	r3, r2, [r6, #12]
 80027f0:	3b01      	subs	r3, #1
 80027f2:	3a01      	subs	r2, #1
 80027f4:	025b      	lsls	r3, r3, #9
 80027f6:	0412      	lsls	r2, r2, #16
 80027f8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	68b1      	ldr	r1, [r6, #8]
 8002800:	4313      	orrs	r3, r2
 8002802:	6972      	ldr	r2, [r6, #20]
 8002804:	3901      	subs	r1, #1
 8002806:	3a01      	subs	r2, #1
 8002808:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800280c:	0612      	lsls	r2, r2, #24
 800280e:	430b      	orrs	r3, r1
 8002810:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002814:	4313      	orrs	r3, r2
 8002816:	63e3      	str	r3, [r4, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8002818:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800281a:	69b2      	ldr	r2, [r6, #24]
 800281c:	f023 030c 	bic.w	r3, r3, #12
 8002820:	4313      	orrs	r3, r2
 8002822:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8002824:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002826:	69f2      	ldr	r2, [r6, #28]
 8002828:	f023 0320 	bic.w	r3, r3, #32
 800282c:	4313      	orrs	r3, r2
 800282e:	62e3      	str	r3, [r4, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8002830:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002832:	6a72      	ldr	r2, [r6, #36]	@ 0x24

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002834:	4d12      	ldr	r5, [pc, #72]	@ (8002880 <RCCEx_PLL2_Config+0xd0>)
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8002836:	4313      	orrs	r3, r2
 8002838:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800283a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800283c:	f023 0310 	bic.w	r3, r3, #16
 8002840:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8002842:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002844:	6a32      	ldr	r2, [r6, #32]
 8002846:	f36f 03cf 	bfc	r3, #3, #13
 800284a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800284e:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8002850:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002852:	f043 0310 	orr.w	r3, r3, #16
 8002856:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_PLL2_ENABLE();
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800285e:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002860:	f7fe fa74 	bl	8000d4c <HAL_GetTick>
 8002864:	4604      	mov	r4, r0
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002866:	e004      	b.n	8002872 <RCCEx_PLL2_Config+0xc2>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002868:	f7fe fa70 	bl	8000d4c <HAL_GetTick>
 800286c:	1b00      	subs	r0, r0, r4
 800286e:	2802      	cmp	r0, #2
 8002870:	d804      	bhi.n	800287c <RCCEx_PLL2_Config+0xcc>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002872:	682b      	ldr	r3, [r5, #0]
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	d5f7      	bpl.n	8002868 <RCCEx_PLL2_Config+0xb8>
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8002878:	2000      	movs	r0, #0

}
 800287a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 800287c:	2003      	movs	r0, #3
}
 800287e:	bd70      	pop	{r4, r5, r6, pc}
 8002880:	44020c00 	.word	0x44020c00

08002884 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002888:	e9d0 3200 	ldrd	r3, r2, [r0]
 800288c:	01de      	lsls	r6, r3, #7
{
 800288e:	4604      	mov	r4, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002890:	d508      	bpl.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x20>
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002892:	48ae      	ldr	r0, [pc, #696]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002894:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8002896:	f8d0 10e8 	ldr.w	r1, [r0, #232]	@ 0xe8
 800289a:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 800289e:	4329      	orrs	r1, r5
 80028a0:	f8c0 10e8 	str.w	r1, [r0, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028a4:	f013 0601 	ands.w	r6, r3, #1
 80028a8:	d00a      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    switch (pPeriphClkInit->Usart1ClockSelection)
 80028aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80028ac:	2901      	cmp	r1, #1
 80028ae:	f000 8301 	beq.w	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x630>
 80028b2:	f240 82ad 	bls.w	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x58c>
 80028b6:	1ec8      	subs	r0, r1, #3
 80028b8:	2802      	cmp	r0, #2
 80028ba:	f240 82aa 	bls.w	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 80028be:	2601      	movs	r6, #1
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028c0:	079d      	lsls	r5, r3, #30
 80028c2:	f140 812d 	bpl.w	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    switch (pPeriphClkInit->Usart2ClockSelection)
 80028c6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80028c8:	2908      	cmp	r1, #8
 80028ca:	f000 82e7 	beq.w	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x618>
 80028ce:	f240 8123 	bls.w	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x294>
 80028d2:	3918      	subs	r1, #24
 80028d4:	2910      	cmp	r1, #16
 80028d6:	f200 8122 	bhi.w	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80028da:	489d      	ldr	r0, [pc, #628]	@ (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80028dc:	fa20 f101 	lsr.w	r1, r0, r1
 80028e0:	07c8      	lsls	r0, r1, #31
 80028e2:	f140 811c 	bpl.w	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80028e6:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 80028e8:	2d00      	cmp	r5, #0
 80028ea:	f040 82e1 	bne.w	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80028ee:	4f97      	ldr	r7, [pc, #604]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80028f0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80028f2:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 80028f6:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 80028fa:	4301      	orrs	r1, r0
 80028fc:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002900:	0759      	lsls	r1, r3, #29
 8002902:	f100 8111 	bmi.w	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002906:	04df      	lsls	r7, r3, #19
 8002908:	d512      	bpl.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800290a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800290c:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8002910:	f000 81cd 	beq.w	8002cae <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8002914:	f240 8339 	bls.w	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x706>
 8002918:	f021 7080 	bic.w	r0, r1, #16777216	@ 0x1000000
 800291c:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8002920:	f000 81cc 	beq.w	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x438>
 8002924:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8002928:	f000 81c8 	beq.w	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x438>
 800292c:	2601      	movs	r6, #1
 800292e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002930:	0498      	lsls	r0, r3, #18
 8002932:	d50e      	bpl.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0xce>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8002934:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002936:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800293a:	f000 829c 	beq.w	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
 800293e:	f240 82d4 	bls.w	8002eea <HAL_RCCEx_PeriphCLKConfig+0x666>
 8002942:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002946:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 800294a:	f000 829b 	beq.w	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x600>
 800294e:	2601      	movs	r6, #1
 8002950:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002952:	0459      	lsls	r1, r3, #17
 8002954:	d50e      	bpl.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8002956:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002958:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
 800295c:	f000 8278 	beq.w	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002960:	f240 82ca 	bls.w	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x674>
 8002964:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8002968:	f5b1 2f00 	cmp.w	r1, #524288	@ 0x80000
 800296c:	f000 8277 	beq.w	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x5da>
 8002970:	2601      	movs	r6, #1
 8002972:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002974:	03df      	lsls	r7, r3, #15
 8002976:	d50a      	bpl.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x10a>
    switch (pPeriphClkInit->I3c1ClockSelection)
 8002978:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800297a:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 800297e:	f000 81e7 	beq.w	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 8002982:	f031 7100 	bics.w	r1, r1, #33554432	@ 0x2000000
 8002986:	f000 81ea 	beq.w	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800298a:	2601      	movs	r6, #1
 800298c:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 800298e:	04d0      	lsls	r0, r2, #19
 8002990:	d50a      	bpl.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    switch (pPeriphClkInit->I3c2ClockSelection)
 8002992:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002994:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8002998:	f000 81ee 	beq.w	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800299c:	f031 6100 	bics.w	r1, r1, #134217728	@ 0x8000000
 80029a0:	f000 81f1 	beq.w	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x502>
 80029a4:	2601      	movs	r6, #1
 80029a6:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80029a8:	0511      	lsls	r1, r2, #20
 80029aa:	d509      	bpl.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 80029ac:	4967      	ldr	r1, [pc, #412]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80029ae:	69c8      	ldr	r0, [r1, #28]
 80029b0:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 80029b4:	61c8      	str	r0, [r1, #28]
 80029b6:	69c8      	ldr	r0, [r1, #28]
 80029b8:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 80029bc:	4338      	orrs	r0, r7
 80029be:	61c8      	str	r0, [r1, #28]
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029c0:	039f      	lsls	r7, r3, #14
 80029c2:	d512      	bpl.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 80029c4:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80029c6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80029ca:	f000 815c 	beq.w	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x402>
 80029ce:	f240 82e8 	bls.w	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x71e>
 80029d2:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 80029d6:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 80029da:	f000 815b 	beq.w	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80029de:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 80029e2:	f000 8157 	beq.w	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80029e6:	2601      	movs	r6, #1
 80029e8:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80029ea:	0358      	lsls	r0, r3, #13
 80029ec:	d512      	bpl.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x190>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 80029ee:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80029f0:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80029f4:	f000 816f 	beq.w	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x452>
 80029f8:	f240 82c1 	bls.w	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x6fa>
 80029fc:	f421 5080 	bic.w	r0, r1, #4096	@ 0x1000
 8002a00:	f5b0 4f80 	cmp.w	r0, #16384	@ 0x4000
 8002a04:	f000 816e 	beq.w	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8002a08:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8002a0c:	f000 816a 	beq.w	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x460>
 8002a10:	2601      	movs	r6, #1
 8002a12:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002a14:	0299      	lsls	r1, r3, #10
 8002a16:	d50b      	bpl.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch (pPeriphClkInit->AdcDacClockSelection)
 8002a18:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8002a1a:	2902      	cmp	r1, #2
 8002a1c:	f000 809a 	beq.w	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8002a20:	f240 809f 	bls.w	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002a24:	3903      	subs	r1, #3
 8002a26:	2902      	cmp	r1, #2
 8002a28:	f240 809b 	bls.w	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002a2c:	2601      	movs	r6, #1
 8002a2e:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8002a30:	0597      	lsls	r7, r2, #22
 8002a32:	d506      	bpl.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8002a34:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8002a36:	f031 0008 	bics.w	r0, r1, #8
 8002a3a:	f000 80b5 	beq.w	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8002a3e:	2601      	movs	r6, #1
 8002a40:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a42:	0198      	lsls	r0, r3, #6
 8002a44:	f100 80be 	bmi.w	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002a48:	0158      	lsls	r0, r3, #5
 8002a4a:	d50c      	bpl.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    switch (pPeriphClkInit->RngClockSelection)
 8002a4c:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8002a4e:	2910      	cmp	r1, #16
 8002a50:	f000 81e9 	beq.w	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002a54:	f240 8242 	bls.w	8002edc <HAL_RCCEx_PeriphCLKConfig+0x658>
 8002a58:	f021 0010 	bic.w	r0, r1, #16
 8002a5c:	2820      	cmp	r0, #32
 8002a5e:	f000 81e7 	beq.w	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002a62:	2601      	movs	r6, #1
 8002a64:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8002a66:	0119      	lsls	r1, r3, #4
 8002a68:	d516      	bpl.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x214>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8002a6a:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8002a6c:	2901      	cmp	r1, #1
 8002a6e:	f000 825e 	beq.w	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8002a72:	f200 8194 	bhi.w	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x51a>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a76:	4835      	ldr	r0, [pc, #212]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002a78:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8002a7a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8002a7e:	6281      	str	r1, [r0, #40]	@ 0x28
    if (ret == HAL_OK)
 8002a80:	2d00      	cmp	r5, #0
 8002a82:	f040 825e 	bne.w	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x6be>
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8002a86:	4f31      	ldr	r7, [pc, #196]	@ (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002a88:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8002a8a:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8002a8e:	f021 0107 	bic.w	r1, r1, #7
 8002a92:	4301      	orrs	r1, r0
 8002a94:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8002a98:	00df      	lsls	r7, r3, #3
 8002a9a:	d50d      	bpl.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8002a9c:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8002a9e:	2908      	cmp	r1, #8
 8002aa0:	f000 8251 	beq.w	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8002aa4:	f240 819b 	bls.w	8002dde <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8002aa8:	2918      	cmp	r1, #24
 8002aaa:	f000 81a0 	beq.w	8002dee <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8002aae:	2920      	cmp	r1, #32
 8002ab0:	f000 819d 	beq.w	8002dee <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8002ab4:	2601      	movs	r6, #1
 8002ab6:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8002ab8:	0098      	lsls	r0, r3, #2
 8002aba:	d50e      	bpl.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x256>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8002abc:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8002abe:	2b40      	cmp	r3, #64	@ 0x40
 8002ac0:	f000 8221 	beq.w	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002ac4:	f240 8172 	bls.w	8002dac <HAL_RCCEx_PeriphCLKConfig+0x528>
 8002ac8:	2bc0      	cmp	r3, #192	@ 0xc0
 8002aca:	f000 8177 	beq.w	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x538>
 8002ace:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ad2:	f000 8173 	beq.w	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x538>
 8002ad6:	2601      	movs	r6, #1
 8002ad8:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002ada:	0751      	lsls	r1, r2, #29
 8002adc:	d50b      	bpl.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x272>
    switch (pPeriphClkInit->FdcanClockSelection)
 8002ade:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ae4:	f000 821a 	beq.w	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x698>
 8002ae8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002aec:	d046      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d04a      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8002af2:	2601      	movs	r6, #1
 8002af4:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002af6:	06d3      	lsls	r3, r2, #27
 8002af8:	f140 8126 	bpl.w	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
    switch (pPeriphClkInit->UsbClockSelection)
 8002afc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8002afe:	2b20      	cmp	r3, #32
 8002b00:	f000 8111 	beq.w	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
 8002b04:	2b30      	cmp	r3, #48	@ 0x30
 8002b06:	f000 8113 	beq.w	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8002b0a:	2b10      	cmp	r3, #16
 8002b0c:	f000 8229 	beq.w	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8002b10:	2501      	movs	r5, #1
}
 8002b12:	4628      	mov	r0, r5
 8002b14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (pPeriphClkInit->Usart2ClockSelection)
 8002b18:	2900      	cmp	r1, #0
 8002b1a:	f43f aee4 	beq.w	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002b1e:	2601      	movs	r6, #1
 8002b20:	4635      	mov	r5, r6
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b22:	0759      	lsls	r1, r3, #29
 8002b24:	f57f aeef 	bpl.w	8002906 <HAL_RCCEx_PeriphCLKConfig+0x82>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8002b28:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002b2a:	2940      	cmp	r1, #64	@ 0x40
 8002b2c:	f000 80e7 	beq.w	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8002b30:	f240 8231 	bls.w	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x712>
 8002b34:	f021 0040 	bic.w	r0, r1, #64	@ 0x40
 8002b38:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8002b3c:	f000 80e6 	beq.w	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8002b40:	29c0      	cmp	r1, #192	@ 0xc0
 8002b42:	f000 80e3 	beq.w	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8002b46:	2601      	movs	r6, #1
 8002b48:	4635      	mov	r5, r6
 8002b4a:	e6dc      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x82>
 8002b4c:	44020c00 	.word	0x44020c00
 8002b50:	00010101 	.word	0x00010101
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b54:	f104 0008 	add.w	r0, r4, #8
 8002b58:	f7ff fe2a 	bl	80027b0 <RCCEx_PLL2_Config>
 8002b5c:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8002b5e:	6823      	ldr	r3, [r4, #0]
 8002b60:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002b62:	2d00      	cmp	r5, #0
 8002b64:	f040 8152 	bne.w	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x588>
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8002b68:	4fb7      	ldr	r7, [pc, #732]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b6a:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002b6c:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002b70:	f021 0107 	bic.w	r1, r1, #7
 8002b74:	4301      	orrs	r1, r0
 8002b76:	f8c7 10e8 	str.w	r1, [r7, #232]	@ 0xe8
 8002b7a:	e759      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b7c:	f104 0008 	add.w	r0, r4, #8
 8002b80:	f7ff fe16 	bl	80027b0 <RCCEx_PLL2_Config>
 8002b84:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b86:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002b88:	2d00      	cmp	r5, #0
 8002b8a:	f040 8124 	bne.w	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x552>
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8002b8e:	49ae      	ldr	r1, [pc, #696]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002b90:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8002b92:	f8d1 30e8 	ldr.w	r3, [r1, #232]	@ 0xe8
 8002b96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b9a:	4303      	orrs	r3, r0
 8002b9c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ba0:	06d3      	lsls	r3, r2, #27
 8002ba2:	f140 80d1 	bpl.w	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8002ba6:	e7a9      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x278>
    if (ret == HAL_OK)
 8002ba8:	2d00      	cmp	r5, #0
 8002baa:	f040 81d8 	bne.w	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x6da>
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8002bae:	4fa6      	ldr	r7, [pc, #664]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002bb0:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002bb4:	f020 0008 	bic.w	r0, r0, #8
 8002bb8:	4301      	orrs	r1, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bba:	0198      	lsls	r0, r3, #6
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8002bbc:	f8c7 10e8 	str.w	r1, [r7, #232]	@ 0xe8
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bc0:	f57f af42 	bpl.w	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002bc4:	4fa1      	ldr	r7, [pc, #644]	@ (8002e4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    tickstart = HAL_GetTick();
 8002bce:	f7fe f8bd 	bl	8000d4c <HAL_GetTick>
 8002bd2:	4680      	mov	r8, r0
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002bd4:	e006      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x360>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd6:	f7fe f8b9 	bl	8000d4c <HAL_GetTick>
 8002bda:	eba0 0008 	sub.w	r0, r0, r8
 8002bde:	2802      	cmp	r0, #2
 8002be0:	f200 81c8 	bhi.w	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be6:	07d9      	lsls	r1, r3, #31
 8002be8:	d5f5      	bpl.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x352>
    if (ret == HAL_OK)
 8002bea:	2d00      	cmp	r5, #0
 8002bec:	f040 81c3 	bne.w	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bf0:	4f95      	ldr	r7, [pc, #596]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002bf2:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bf4:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002bf8:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 8002bfc:	d027      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d025      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c02:	f8d7 10f0 	ldr.w	r1, [r7, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c06:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8002c0a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c0e:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c12:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8002c16:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002c1a:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c1e:	f421 7240 	bic.w	r2, r1, #768	@ 0x300
        RCC->BDCR = tmpregister;
 8002c22:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c26:	07ca      	lsls	r2, r1, #31
 8002c28:	d511      	bpl.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        tickstart = HAL_GetTick();
 8002c2a:	f7fe f88f 	bl	8000d4c <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c2e:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002c32:	4680      	mov	r8, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c34:	e006      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c36:	f7fe f889 	bl	8000d4c <HAL_GetTick>
 8002c3a:	eba0 0008 	sub.w	r0, r0, r8
 8002c3e:	4548      	cmp	r0, r9
 8002c40:	f200 81c3 	bhi.w	8002fca <HAL_RCCEx_PeriphCLKConfig+0x746>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c44:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002c48:	079b      	lsls	r3, r3, #30
 8002c4a:	d5f4      	bpl.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002c4c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8002c4e:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8002c52:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8002c56:	f000 81ae 	beq.w	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8002c5a:	497b      	ldr	r1, [pc, #492]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c5c:	69ca      	ldr	r2, [r1, #28]
 8002c5e:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8002c62:	61ca      	str	r2, [r1, #28]
 8002c64:	4a78      	ldr	r2, [pc, #480]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c6a:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 8002c6e:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8002c72:	f8c2 10f0 	str.w	r1, [r2, #240]	@ 0xf0
 8002c76:	f8d2 10f0 	ldr.w	r1, [r2, #240]	@ 0xf0
 8002c7a:	430b      	orrs	r3, r1
 8002c7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002c80:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002c84:	e6e0      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c86:	f104 0008 	add.w	r0, r4, #8
 8002c8a:	f7ff fd91 	bl	80027b0 <RCCEx_PLL2_Config>
 8002c8e:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002c94:	2d00      	cmp	r5, #0
 8002c96:	f040 811f 	bne.w	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x654>
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002c9a:	4f6b      	ldr	r7, [pc, #428]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002c9c:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002c9e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8002ca2:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8002ca6:	4301      	orrs	r1, r0
 8002ca8:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8002cac:	e69d      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x166>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cae:	f104 0008 	add.w	r0, r4, #8
 8002cb2:	f7ff fd7d 	bl	80027b0 <RCCEx_PLL2_Config>
 8002cb6:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cb8:	6823      	ldr	r3, [r4, #0]
 8002cba:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002cbc:	2d00      	cmp	r5, #0
 8002cbe:	f040 8105 	bne.w	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x648>
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002cc2:	4f61      	ldr	r7, [pc, #388]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002cc4:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8002cc6:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8002cca:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8002cce:	4301      	orrs	r1, r0
 8002cd0:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8002cd4:	e62c      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0xac>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cd6:	f104 0008 	add.w	r0, r4, #8
 8002cda:	f7ff fd69 	bl	80027b0 <RCCEx_PLL2_Config>
 8002cde:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002ce4:	2d00      	cmp	r5, #0
 8002ce6:	f040 80ef 	bne.w	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x644>
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002cea:	4f57      	ldr	r7, [pc, #348]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002cec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002cee:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8002cf2:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8002cf6:	4301      	orrs	r1, r0
 8002cf8:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8002cfc:	e68a      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x190>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cfe:	f104 0008 	add.w	r0, r4, #8
 8002d02:	f7ff fd55 	bl	80027b0 <RCCEx_PLL2_Config>
 8002d06:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d08:	6823      	ldr	r3, [r4, #0]
 8002d0a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002d0c:	2d00      	cmp	r5, #0
 8002d0e:	f040 80e1 	bne.w	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002d12:	4f4d      	ldr	r7, [pc, #308]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d14:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8002d16:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 8002d1a:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8002d1e:	4301      	orrs	r1, r0
 8002d20:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
 8002d24:	e5ef      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x82>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d26:	f104 0008 	add.w	r0, r4, #8
 8002d2a:	f7ff fd41 	bl	80027b0 <RCCEx_PLL2_Config>
 8002d2e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8002d30:	2d00      	cmp	r5, #0
 8002d32:	f47f aeee 	bne.w	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x28e>
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8002d36:	4a44      	ldr	r2, [pc, #272]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d38:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8002d3a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 8002d3e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002d42:	430b      	orrs	r3, r1
 8002d44:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
    switch (pPeriphClkInit->FdcanClockSelection)
 8002d48:	4635      	mov	r5, r6
}
 8002d4a:	4628      	mov	r0, r5
 8002d4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d50:	f104 0008 	add.w	r0, r4, #8
 8002d54:	f7ff fd2c 	bl	80027b0 <RCCEx_PLL2_Config>
 8002d58:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002d5a:	6823      	ldr	r3, [r4, #0]
 8002d5c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002d5e:	2d00      	cmp	r5, #0
 8002d60:	f040 80b6 	bne.w	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002d64:	4f38      	ldr	r7, [pc, #224]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d66:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8002d68:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002d6c:	f021 7140 	bic.w	r1, r1, #50331648	@ 0x3000000
 8002d70:	4301      	orrs	r1, r0
 8002d72:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002d76:	e60a      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d78:	f104 0008 	add.w	r0, r4, #8
 8002d7c:	f7ff fd18 	bl	80027b0 <RCCEx_PLL2_Config>
 8002d80:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002d82:	6823      	ldr	r3, [r4, #0]
 8002d84:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002d86:	2d00      	cmp	r5, #0
 8002d88:	d13e      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x584>
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8002d8a:	4f2f      	ldr	r7, [pc, #188]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002d8c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8002d8e:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002d92:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 8002d96:	4301      	orrs	r1, r0
 8002d98:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002d9c:	e604      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    switch (pPeriphClkInit->Spi1ClockSelection)
 8002d9e:	3903      	subs	r1, #3
 8002da0:	2901      	cmp	r1, #1
 8002da2:	f67f ae6d 	bls.w	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8002da6:	2601      	movs	r6, #1
 8002da8:	4635      	mov	r5, r6
 8002daa:	e675      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x214>
    switch (pPeriphClkInit->Spi3ClockSelection)
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f47f ae92 	bne.w	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x252>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002db2:	4925      	ldr	r1, [pc, #148]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002db4:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8002db6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dba:	628b      	str	r3, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 8002dbc:	2d00      	cmp	r5, #0
 8002dbe:	f040 80ab 	bne.w	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x694>
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8002dc2:	4921      	ldr	r1, [pc, #132]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002dc4:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8002dc6:	f8d1 30e0 	ldr.w	r3, [r1, #224]	@ 0xe0
 8002dca:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8002dce:	4303      	orrs	r3, r0
 8002dd0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8002dd4:	e681      	b.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x256>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002dd6:	06d3      	lsls	r3, r2, #27
      status = ret;
 8002dd8:	462e      	mov	r6, r5
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002dda:	d5b5      	bpl.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8002ddc:	e68e      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x278>
    switch (pPeriphClkInit->Spi2ClockSelection)
 8002dde:	2900      	cmp	r1, #0
 8002de0:	f47f ae68 	bne.w	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x230>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002de4:	4818      	ldr	r0, [pc, #96]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002de6:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8002de8:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8002dec:	6281      	str	r1, [r0, #40]	@ 0x28
    if (ret == HAL_OK)
 8002dee:	2d00      	cmp	r5, #0
 8002df0:	f040 80b3 	bne.w	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8002df4:	4f14      	ldr	r7, [pc, #80]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002df6:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8002df8:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 8002dfc:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8002e00:	4301      	orrs	r1, r0
 8002e02:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8002e06:	e657      	b.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8002e08:	462e      	mov	r6, r5
 8002e0a:	e5cd      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x124>
      status = ret;
 8002e0c:	462e      	mov	r6, r5
 8002e0e:	e60f      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch (pPeriphClkInit->Usart1ClockSelection)
 8002e10:	2100      	movs	r1, #0
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002e12:	4d0d      	ldr	r5, [pc, #52]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e14:	2600      	movs	r6, #0
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002e16:	f8d5 00d8 	ldr.w	r0, [r5, #216]	@ 0xd8
 8002e1a:	f020 0007 	bic.w	r0, r0, #7
 8002e1e:	4301      	orrs	r1, r0
 8002e20:	f8c5 10d8 	str.w	r1, [r5, #216]	@ 0xd8
 8002e24:	e54c      	b.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e26:	4f08      	ldr	r7, [pc, #32]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002e28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e2a:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8002e2e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (ret == HAL_OK)
 8002e30:	2d00      	cmp	r5, #0
 8002e32:	d158      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x662>
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8002e34:	4f04      	ldr	r7, [pc, #16]	@ (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002e36:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002e3a:	f020 0030 	bic.w	r0, r0, #48	@ 0x30
 8002e3e:	4301      	orrs	r1, r0
 8002e40:	f8c7 10e8 	str.w	r1, [r7, #232]	@ 0xe8
 8002e44:	e60f      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002e46:	bf00      	nop
 8002e48:	44020c00 	.word	0x44020c00
 8002e4c:	44020800 	.word	0x44020800
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e50:	f104 0008 	add.w	r0, r4, #8
 8002e54:	f7ff fcac 	bl	80027b0 <RCCEx_PLL2_Config>
 8002e58:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002e5a:	6823      	ldr	r3, [r4, #0]
 8002e5c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002e5e:	2d00      	cmp	r5, #0
 8002e60:	d14f      	bne.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002e62:	4f5c      	ldr	r7, [pc, #368]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002e64:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8002e66:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002e6a:	f421 2140 	bic.w	r1, r1, #786432	@ 0xc0000
 8002e6e:	4301      	orrs	r1, r0
 8002e70:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002e74:	e57e      	b.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e76:	f104 0008 	add.w	r0, r4, #8
 8002e7a:	f7ff fc99 	bl	80027b0 <RCCEx_PLL2_Config>
 8002e7e:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002e84:	2d00      	cmp	r5, #0
 8002e86:	d135      	bne.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x670>
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002e88:	4f52      	ldr	r7, [pc, #328]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002e8a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8002e8c:	f8d7 10e4 	ldr.w	r1, [r7, #228]	@ 0xe4
 8002e90:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8002e94:	4301      	orrs	r1, r0
 8002e96:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 8002e9a:	e55a      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0xce>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e9c:	f104 0008 	add.w	r0, r4, #8
 8002ea0:	f7ff fc86 	bl	80027b0 <RCCEx_PLL2_Config>
 8002ea4:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002eaa:	2d00      	cmp	r5, #0
 8002eac:	f43f ad1f 	beq.w	80028ee <HAL_RCCEx_PeriphCLKConfig+0x6a>
      status = ret;
 8002eb0:	462e      	mov	r6, r5
 8002eb2:	e636      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x29e>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002eb4:	f104 0008 	add.w	r0, r4, #8
 8002eb8:	f7ff fc7a 	bl	80027b0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8002ebc:	4606      	mov	r6, r0
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	d075      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x72a>
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ec2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002ec6:	e4fb      	b.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      status = ret;
 8002ec8:	462e      	mov	r6, r5
 8002eca:	e5a3      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x190>
      status = ret;
 8002ecc:	462e      	mov	r6, r5
 8002ece:	e52f      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0xac>
      status = ret;
 8002ed0:	462e      	mov	r6, r5
 8002ed2:	e55c      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x10a>
      status = ret;
 8002ed4:	462e      	mov	r6, r5
 8002ed6:	e516      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x82>
      status = ret;
 8002ed8:	462e      	mov	r6, r5
 8002eda:	e586      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    switch (pPeriphClkInit->RngClockSelection)
 8002edc:	2900      	cmp	r1, #0
 8002ede:	f47f adc0 	bne.w	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    if (ret == HAL_OK)
 8002ee2:	2d00      	cmp	r5, #0
 8002ee4:	d0a6      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
      status = ret;
 8002ee6:	462e      	mov	r6, r5
 8002ee8:	e5bd      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    switch (pPeriphClkInit->I2c1ClockSelection)
 8002eea:	2900      	cmp	r1, #0
 8002eec:	f47f ad2f 	bne.w	800294e <HAL_RCCEx_PeriphCLKConfig+0xca>
    if (ret == HAL_OK)
 8002ef0:	2d00      	cmp	r5, #0
 8002ef2:	d0c9      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x604>
      status = ret;
 8002ef4:	462e      	mov	r6, r5
 8002ef6:	e52c      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0xce>
    switch (pPeriphClkInit->I2c2ClockSelection)
 8002ef8:	2900      	cmp	r1, #0
 8002efa:	f47f ad39 	bne.w	8002970 <HAL_RCCEx_PeriphCLKConfig+0xec>
    if (ret == HAL_OK)
 8002efe:	2d00      	cmp	r5, #0
 8002f00:	d0af      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      status = ret;
 8002f02:	462e      	mov	r6, r5
 8002f04:	e536      	b.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0xf0>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f06:	f104 0008 	add.w	r0, r4, #8
 8002f0a:	f7ff fc51 	bl	80027b0 <RCCEx_PLL2_Config>
 8002f0e:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002f10:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002f12:	2d00      	cmp	r5, #0
 8002f14:	f43f af55 	beq.w	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x53e>
      status = ret;
 8002f18:	462e      	mov	r6, r5
 8002f1a:	e5de      	b.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x256>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f1c:	492d      	ldr	r1, [pc, #180]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002f1e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8002f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f24:	628b      	str	r3, [r1, #40]	@ 0x28
    if (ret == HAL_OK)
 8002f26:	2d00      	cmp	r5, #0
 8002f28:	f47f af55 	bne.w	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x552>
 8002f2c:	e62f      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x30a>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f2e:	f104 0008 	add.w	r0, r4, #8
 8002f32:	f7ff fc3d 	bl	80027b0 <RCCEx_PLL2_Config>
 8002f36:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002f3c:	2d00      	cmp	r5, #0
 8002f3e:	f43f ada2 	beq.w	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x202>
      status = ret;
 8002f42:	462e      	mov	r6, r5
 8002f44:	e5a8      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x214>
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f46:	f104 0008 	add.w	r0, r4, #8
 8002f4a:	f7ff fc31 	bl	80027b0 <RCCEx_PLL2_Config>
 8002f4e:	4605      	mov	r5, r0
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8002f50:	6823      	ldr	r3, [r4, #0]
 8002f52:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8002f54:	2d00      	cmp	r5, #0
 8002f56:	f43f af4d 	beq.w	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x570>
      status = ret;
 8002f5a:	462e      	mov	r6, r5
 8002f5c:	e5ac      	b.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8002f5e:	462e      	mov	r6, r5
 8002f60:	e56f      	b.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f62:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002f64:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002f66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f6a:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ret == HAL_OK)
 8002f6c:	2d00      	cmp	r5, #0
 8002f6e:	f47f add0 	bne.w	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002f72:	e6e0      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        ret = HAL_TIMEOUT;
 8002f74:	2503      	movs	r5, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002f76:	e9d4 3200 	ldrd	r3, r2, [r4]
      status = ret;
 8002f7a:	462e      	mov	r6, r5
 8002f7c:	e564      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    switch (pPeriphClkInit->Lptim2ClockSelection)
 8002f7e:	2900      	cmp	r1, #0
 8002f80:	f47f ad46 	bne.w	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    if (ret == HAL_OK)
 8002f84:	2d00      	cmp	r5, #0
 8002f86:	d19f      	bne.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x644>
 8002f88:	e6af      	b.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x466>
    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002f8a:	2900      	cmp	r1, #0
 8002f8c:	f47f acce 	bne.w	800292c <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 8002f90:	2d00      	cmp	r5, #0
 8002f92:	d19b      	bne.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x648>
 8002f94:	e695      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
    switch (pPeriphClkInit->Usart3ClockSelection)
 8002f96:	2900      	cmp	r1, #0
 8002f98:	f47f add5 	bne.w	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    if (ret == HAL_OK)
 8002f9c:	2d00      	cmp	r5, #0
 8002f9e:	d199      	bne.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8002fa0:	e6b7      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x48e>
    switch (pPeriphClkInit->Lptim1ClockSelection)
 8002fa2:	2900      	cmp	r1, #0
 8002fa4:	f47f ad1f 	bne.w	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x162>
    if (ret == HAL_OK)
 8002fa8:	2d00      	cmp	r5, #0
 8002faa:	d195      	bne.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8002fac:	e675      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x416>
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002fae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fb0:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002fb4:	e72d      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x58e>
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002fb6:	4807      	ldr	r0, [pc, #28]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8002fb8:	4a07      	ldr	r2, [pc, #28]	@ (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8002fba:	69c1      	ldr	r1, [r0, #28]
 8002fbc:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8002fc0:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	61c2      	str	r2, [r0, #28]
 8002fc8:	e64c      	b.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        status = ret;
 8002fca:	2603      	movs	r6, #3
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002fcc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8002fd0:	4635      	mov	r5, r6
 8002fd2:	e539      	b.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8002fd4:	44020c00 	.word	0x44020c00
 8002fd8:	00ffffcf 	.word	0x00ffffcf

08002fdc <HAL_RCCEx_GetPLL1ClockFreq>:
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8002fdc:	4a50      	ldr	r2, [pc, #320]	@ (8003120 <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
{
 8002fde:	b4f0      	push	{r4, r5, r6, r7}
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8002fe0:	6b53      	ldr	r3, [r2, #52]	@ 0x34
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002fe2:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002fe4:	6a96      	ldr	r6, [r2, #40]	@ 0x28
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002fe6:	6a97      	ldr	r7, [r2, #40]	@ 0x28
  if (pll1m != 0U)
 8002fe8:	f416 5f7c 	tst.w	r6, #16128	@ 0x3f00
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002fec:	6b91      	ldr	r1, [r2, #56]	@ 0x38
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002fee:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll1m != 0U)
 8002ff2:	d05d      	beq.n	80030b0 <HAL_RCCEx_GetPLL1ClockFreq+0xd4>
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8002ff4:	ee07 4a90 	vmov	s15, r4
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8002ff8:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8002ffc:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003000:	fb07 f101 	mul.w	r1, r7, r1
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003004:	f3c3 0308 	ubfx	r3, r3, #0, #9
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003008:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800300c:	ee07 1a10 	vmov	s14, r1
  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003010:	ee07 3a90 	vmov	s15, r3
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003014:	eddf 5a43 	vldr	s11, [pc, #268]	@ 8003124 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8003018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800301c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003020:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8003024:	eee7 7a25 	vfma.f32	s15, s14, s11
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003028:	f005 0303 	and.w	r3, r5, #3
    switch (pll1source)
 800302c:	2b02      	cmp	r3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800302e:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll1source)
 8003032:	d067      	beq.n	8003104 <HAL_RCCEx_GetPLL1ClockFreq+0x128>
 8003034:	2b03      	cmp	r3, #3
 8003036:	d06c      	beq.n	8003112 <HAL_RCCEx_GetPLL1ClockFreq+0x136>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003038:	6812      	ldr	r2, [r2, #0]
 800303a:	4b3b      	ldr	r3, [pc, #236]	@ (8003128 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
 800303c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003040:	40d3      	lsrs	r3, r2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003042:	ee07 3a10 	vmov	s14, r3
 8003046:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800304a:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800304e:	ee66 7a27 	vmul.f32	s15, s12, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003052:	4a33      	ldr	r2, [pc, #204]	@ (8003120 <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
 8003054:	6813      	ldr	r3, [r2, #0]
 8003056:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 800305a:	d003      	beq.n	8003064 <HAL_RCCEx_GetPLL1ClockFreq+0x88>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800305c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800305e:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8003062:	d13d      	bne.n	80030e0 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003064:	4a2e      	ldr	r2, [pc, #184]	@ (8003120 <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003066:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003068:	6813      	ldr	r3, [r2, #0]
 800306a:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 800306e:	d003      	beq.n	8003078 <HAL_RCCEx_GetPLL1ClockFreq+0x9c>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8003070:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8003072:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8003076:	d121      	bne.n	80030bc <HAL_RCCEx_GetPLL1ClockFreq+0xe0>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003078:	4a29      	ldr	r2, [pc, #164]	@ (8003120 <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800307a:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800307c:	6813      	ldr	r3, [r2, #0]
 800307e:	0199      	lsls	r1, r3, #6
 8003080:	d518      	bpl.n	80030b4 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003082:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8003084:	035b      	lsls	r3, r3, #13
 8003086:	d515      	bpl.n	80030b4 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
}
 8003088:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800308a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800308c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003090:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003094:	ee06 3a90 	vmov	s13, r3
 8003098:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800309c:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80030a0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030a4:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80030a8:	ee17 3a90 	vmov	r3, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80030ac:	6083      	str	r3, [r0, #8]
}
 80030ae:	4770      	bx	lr
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80030b0:	e9c0 4400 	strd	r4, r4, [r0]
}
 80030b4:	bcf0      	pop	{r4, r5, r6, r7}
{
 80030b6:	2300      	movs	r3, #0
        pPLL1_Clocks->PLL1_R_Frequency = \
 80030b8:	6083      	str	r3, [r0, #8]
}
 80030ba:	4770      	bx	lr
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030bc:	6b53      	ldr	r3, [r2, #52]	@ 0x34
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80030be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030c2:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80030c6:	ee06 3a90 	vmov	s13, r3
 80030ca:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80030ce:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80030d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030d6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80030da:	ee17 3a10 	vmov	r3, s14
 80030de:	e7cb      	b.n	8003078 <HAL_RCCEx_GetPLL1ClockFreq+0x9c>
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030e0:	6b53      	ldr	r3, [r2, #52]	@ 0x34
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80030e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80030e6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80030ea:	ee06 3a90 	vmov	s13, r3
 80030ee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80030f2:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80030f6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80030fa:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80030fe:	ee17 3a10 	vmov	r3, s14
 8003102:	e7af      	b.n	8003064 <HAL_RCCEx_GetPLL1ClockFreq+0x88>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003104:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 800312c <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8003108:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800310c:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8003110:	e79f      	b.n	8003052 <HAL_RCCEx_GetPLL1ClockFreq+0x76>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003112:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 8003130 <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8003116:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800311a:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 800311e:	e798      	b.n	8003052 <HAL_RCCEx_GetPLL1ClockFreq+0x76>
 8003120:	44020c00 	.word	0x44020c00
 8003124:	39000000 	.word	0x39000000
 8003128:	03d09000 	.word	0x03d09000
 800312c:	4a742400 	.word	0x4a742400
 8003130:	4bb71b00 	.word	0x4bb71b00

08003134 <HAL_RCCEx_GetPLL2ClockFreq>:
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003134:	4a50      	ldr	r2, [pc, #320]	@ (8003278 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
{
 8003136:	b4f0      	push	{r4, r5, r6, r7}
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003138:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800313a:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800313c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800313e:	6ad7      	ldr	r7, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8003140:	f416 5f7c 	tst.w	r6, #16128	@ 0x3f00
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003144:	6c11      	ldr	r1, [r2, #64]	@ 0x40
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8003146:	f3c6 2405 	ubfx	r4, r6, #8, #6
  if (pll2m != 0U)
 800314a:	d05d      	beq.n	8003208 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800314c:	ee07 4a90 	vmov	s15, r4
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003150:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003154:	f3c7 1700 	ubfx	r7, r7, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003158:	fb07 f101 	mul.w	r1, r7, r1
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800315c:	f3c3 0308 	ubfx	r3, r3, #0, #9
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003160:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003164:	ee07 1a10 	vmov	s14, r1
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003168:	ee07 3a90 	vmov	s15, r3
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800316c:	eddf 5a43 	vldr	s11, [pc, #268]	@ 800327c <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8003170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003174:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003178:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800317c:	eee7 7a25 	vfma.f32	s15, s14, s11
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003180:	f005 0303 	and.w	r3, r5, #3
    switch (pll2source)
 8003184:	2b02      	cmp	r3, #2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003186:	ee77 7a86 	vadd.f32	s15, s15, s12
    switch (pll2source)
 800318a:	d067      	beq.n	800325c <HAL_RCCEx_GetPLL2ClockFreq+0x128>
 800318c:	2b03      	cmp	r3, #3
 800318e:	d06c      	beq.n	800326a <HAL_RCCEx_GetPLL2ClockFreq+0x136>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003190:	6812      	ldr	r2, [r2, #0]
 8003192:	4b3b      	ldr	r3, [pc, #236]	@ (8003280 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
 8003194:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003198:	40d3      	lsrs	r3, r2
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800319a:	ee07 3a10 	vmov	s14, r3
 800319e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80031a2:	ee87 6a26 	vdiv.f32	s12, s14, s13
 80031a6:	ee66 7a27 	vmul.f32	s15, s12, s15
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031aa:	4a33      	ldr	r2, [pc, #204]	@ (8003278 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 80031ac:	6813      	ldr	r3, [r2, #0]
 80031ae:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 80031b2:	d003      	beq.n	80031bc <HAL_RCCEx_GetPLL2ClockFreq+0x88>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80031b4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031b6:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 80031ba:	d13d      	bne.n	8003238 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003278 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80031be:	6003      	str	r3, [r0, #0]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031c0:	6813      	ldr	r3, [r2, #0]
 80031c2:	f013 6300 	ands.w	r3, r3, #134217728	@ 0x8000000
 80031c6:	d003      	beq.n	80031d0 <HAL_RCCEx_GetPLL2ClockFreq+0x9c>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80031c8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031ca:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 80031ce:	d121      	bne.n	8003214 <HAL_RCCEx_GetPLL2ClockFreq+0xe0>
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031d0:	4a29      	ldr	r2, [pc, #164]	@ (8003278 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80031d2:	6043      	str	r3, [r0, #4]
    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80031d4:	6813      	ldr	r3, [r2, #0]
 80031d6:	0119      	lsls	r1, r3, #4
 80031d8:	d518      	bpl.n	800320c <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80031da:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80031dc:	035b      	lsls	r3, r3, #13
 80031de:	d515      	bpl.n	800320c <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
}
 80031e0:	bcf0      	pop	{r4, r5, r6, r7}
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80031e2:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80031e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80031e8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80031ec:	ee06 3a90 	vmov	s13, r3
 80031f0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80031f4:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80031f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031fc:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8003200:	ee17 3a90 	vmov	r3, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8003204:	6083      	str	r3, [r0, #8]
}
 8003206:	4770      	bx	lr
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003208:	e9c0 4400 	strd	r4, r4, [r0]
}
 800320c:	bcf0      	pop	{r4, r5, r6, r7}
{
 800320e:	2300      	movs	r3, #0
        pPLL2_Clocks->PLL2_R_Frequency = \
 8003210:	6083      	str	r3, [r0, #8]
}
 8003212:	4770      	bx	lr
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003214:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003216:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800321a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800321e:	ee06 3a90 	vmov	s13, r3
 8003222:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003226:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800322a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800322e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003232:	ee17 3a10 	vmov	r3, s14
 8003236:	e7cb      	b.n	80031d0 <HAL_RCCEx_GetPLL2ClockFreq+0x9c>
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003238:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800323a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800323e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003242:	ee06 3a90 	vmov	s13, r3
 8003246:	eef8 6ae6 	vcvt.f32.s32	s13, s13
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800324a:	ee76 6a87 	vadd.f32	s13, s13, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800324e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003252:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003256:	ee17 3a10 	vmov	r3, s14
 800325a:	e7af      	b.n	80031bc <HAL_RCCEx_GetPLL2ClockFreq+0x88>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800325c:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 8003284 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8003260:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003264:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8003268:	e79f      	b.n	80031aa <HAL_RCCEx_GetPLL2ClockFreq+0x76>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800326a:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 8003288 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800326e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003272:	ee67 7a27 	vmul.f32	s15, s14, s15
        break;
 8003276:	e798      	b.n	80031aa <HAL_RCCEx_GetPLL2ClockFreq+0x76>
 8003278:	44020c00 	.word	0x44020c00
 800327c:	39000000 	.word	0x39000000
 8003280:	03d09000 	.word	0x03d09000
 8003284:	4a742400 	.word	0x4a742400
 8003288:	4bb71b00 	.word	0x4bb71b00

0800328c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800328c:	f100 437e 	add.w	r3, r0, #4261412864	@ 0xfe000000
 8003290:	430b      	orrs	r3, r1
 8003292:	d07e      	beq.n	8003392 <HAL_RCCEx_GetPeriphCLKFreq+0x106>
{
 8003294:	b500      	push	{lr}
    switch (PeriphClk)
 8003296:	f5a0 1300 	sub.w	r3, r0, #2097152	@ 0x200000
 800329a:	430b      	orrs	r3, r1
{
 800329c:	b085      	sub	sp, #20
    switch (PeriphClk)
 800329e:	f000 828d 	beq.w	80037bc <HAL_RCCEx_GetPeriphCLKFreq+0x530>
 80032a2:	4b99      	ldr	r3, [pc, #612]	@ (8003508 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 80032a4:	4298      	cmp	r0, r3
 80032a6:	f171 0300 	sbcs.w	r3, r1, #0
 80032aa:	d246      	bcs.n	800333a <HAL_RCCEx_GetPeriphCLKFreq+0xae>
 80032ac:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 80032b0:	430b      	orrs	r3, r1
 80032b2:	f000 82a5 	beq.w	8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80032b6:	f242 0301 	movw	r3, #8193	@ 0x2001
 80032ba:	4298      	cmp	r0, r3
 80032bc:	f171 0300 	sbcs.w	r3, r1, #0
 80032c0:	f080 8088 	bcs.w	80033d4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80032c4:	1f03      	subs	r3, r0, #4
 80032c6:	430b      	orrs	r3, r1
 80032c8:	f000 822e 	beq.w	8003728 <HAL_RCCEx_GetPeriphCLKFreq+0x49c>
 80032cc:	2805      	cmp	r0, #5
 80032ce:	f171 0300 	sbcs.w	r3, r1, #0
 80032d2:	f080 81bf 	bcs.w	8003654 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 80032d6:	1e43      	subs	r3, r0, #1
 80032d8:	430b      	orrs	r3, r1
 80032da:	f000 8121 	beq.w	8003520 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
 80032de:	3802      	subs	r0, #2
 80032e0:	4308      	orrs	r0, r1
 80032e2:	f040 809e 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80032e6:	4b89      	ldr	r3, [pc, #548]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80032e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80032ec:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80032f0:	f000 819d 	beq.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80032f4:	4a85      	ldr	r2, [pc, #532]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80032f6:	6812      	ldr	r2, [r2, #0]
 80032f8:	0110      	lsls	r0, r2, #4
 80032fa:	d502      	bpl.n	8003302 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	f000 824f 	beq.w	80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8003302:	4a82      	ldr	r2, [pc, #520]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003304:	6811      	ldr	r1, [r2, #0]
 8003306:	0789      	lsls	r1, r1, #30
 8003308:	d502      	bpl.n	8003310 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 800330a:	2b18      	cmp	r3, #24
 800330c:	f000 82a3 	beq.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8003310:	4a7e      	ldr	r2, [pc, #504]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	0592      	lsls	r2, r2, #22
 8003316:	d502      	bpl.n	800331e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
 8003318:	2b20      	cmp	r3, #32
 800331a:	f000 82e7 	beq.w	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800331e:	4a7b      	ldr	r2, [pc, #492]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003320:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8003324:	f010 0002 	ands.w	r0, r0, #2
 8003328:	f000 80a4 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 800332c:	f1a3 0328 	sub.w	r3, r3, #40	@ 0x28
 8003330:	fab3 f383 	clz	r3, r3
 8003334:	095b      	lsrs	r3, r3, #5
 8003336:	03d8      	lsls	r0, r3, #15
 8003338:	e09c      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 800333a:	2200      	movs	r2, #0
 800333c:	2304      	movs	r3, #4
 800333e:	4299      	cmp	r1, r3
 8003340:	bf08      	it	eq
 8003342:	4290      	cmpeq	r0, r2
 8003344:	f000 8219 	beq.w	800377a <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 8003348:	4282      	cmp	r2, r0
 800334a:	418b      	sbcs	r3, r1
 800334c:	d36b      	bcc.n	8003426 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 800334e:	f100 4370 	add.w	r3, r0, #4026531840	@ 0xf0000000
 8003352:	430b      	orrs	r3, r1
 8003354:	f000 81c3 	beq.w	80036de <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8003358:	4b6d      	ldr	r3, [pc, #436]	@ (8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800335a:	4298      	cmp	r0, r3
 800335c:	f171 0300 	sbcs.w	r3, r1, #0
 8003360:	f080 8129 	bcs.w	80035b6 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8003364:	f100 437c 	add.w	r3, r0, #4227858432	@ 0xfc000000
 8003368:	430b      	orrs	r3, r1
 800336a:	f000 8089 	beq.w	8003480 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800336e:	f100 4078 	add.w	r0, r0, #4160749568	@ 0xf8000000
 8003372:	4308      	orrs	r0, r1
 8003374:	d155      	bne.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8003376:	4b65      	ldr	r3, [pc, #404]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800337c:	f003 0307 	and.w	r3, r3, #7
        switch (srcclk)
 8003380:	2b04      	cmp	r3, #4
 8003382:	d84e      	bhi.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8003384:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003388:	01290112 	.word	0x01290112
 800338c:	0151004d 	.word	0x0151004d
 8003390:	0132      	.short	0x0132
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003392:	4a5e      	ldr	r2, [pc, #376]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003394:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003398:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800339c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80033a0:	0791      	lsls	r1, r2, #30
 80033a2:	d502      	bpl.n	80033aa <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 80033a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033a8:	d067      	beq.n	800347a <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80033aa:	4a58      	ldr	r2, [pc, #352]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80033ac:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 80033b0:	0112      	lsls	r2, r2, #4
 80033b2:	d503      	bpl.n	80033bc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80033b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033b8:	f000 80f5 	beq.w	80035a6 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80033bc:	4a53      	ldr	r2, [pc, #332]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80033be:	6810      	ldr	r0, [r2, #0]
 80033c0:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80033c4:	d005      	beq.n	80033d2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80033c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033ca:	f000 8135 	beq.w	8003638 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
        frequency = 0U;
 80033ce:	2000      	movs	r0, #0
 80033d0:	4770      	bx	lr
}
 80033d2:	4770      	bx	lr
    switch (PeriphClk)
 80033d4:	f5a0 3300 	sub.w	r3, r0, #131072	@ 0x20000
 80033d8:	430b      	orrs	r3, r1
 80033da:	f000 822d 	beq.w	8003838 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
 80033de:	4b4d      	ldr	r3, [pc, #308]	@ (8003514 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80033e0:	4298      	cmp	r0, r3
 80033e2:	f171 0300 	sbcs.w	r3, r1, #0
 80033e6:	f080 8163 	bcs.w	80036b0 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 80033ea:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 80033ee:	430b      	orrs	r3, r1
 80033f0:	d06c      	beq.n	80034cc <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 80033f2:	f5a0 3080 	sub.w	r0, r0, #65536	@ 0x10000
 80033f6:	4308      	orrs	r0, r1
 80033f8:	d113      	bne.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80033fa:	4b44      	ldr	r3, [pc, #272]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80033fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8003400:	f013 7340 	ands.w	r3, r3, #50331648	@ 0x3000000
 8003404:	f000 8113 	beq.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8003408:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800340c:	f000 822e 	beq.w	800386c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8003410:	4a3e      	ldr	r2, [pc, #248]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003412:	6810      	ldr	r0, [r2, #0]
 8003414:	f010 0002 	ands.w	r0, r0, #2
 8003418:	d02c      	beq.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 800341a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800341e:	f000 821a 	beq.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        frequency = 0U;
 8003422:	2000      	movs	r0, #0
 8003424:	e026      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 8003426:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800342a:	bf08      	it	eq
 800342c:	4290      	cmpeq	r0, r2
 800342e:	f000 8166 	beq.w	80036fe <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003432:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8003436:	bf08      	it	eq
 8003438:	4290      	cmpeq	r0, r2
 800343a:	f000 8099 	beq.w	8003570 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 800343e:	2910      	cmp	r1, #16
 8003440:	bf08      	it	eq
 8003442:	4290      	cmpeq	r0, r2
 8003444:	d1ed      	bne.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8003446:	4a31      	ldr	r2, [pc, #196]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003448:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
 800344c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8003450:	2b10      	cmp	r3, #16
 8003452:	f000 80ab 	beq.w	80035ac <HAL_RCCEx_GetPeriphCLKFreq+0x320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	0112      	lsls	r2, r2, #4
 800345a:	d502      	bpl.n	8003462 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800345c:	2b20      	cmp	r3, #32
 800345e:	f000 819f 	beq.w	80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8003462:	4a2a      	ldr	r2, [pc, #168]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003464:	6810      	ldr	r0, [r2, #0]
 8003466:	f410 5000 	ands.w	r0, r0, #8192	@ 0x2000
 800346a:	d003      	beq.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 800346c:	2b30      	cmp	r3, #48	@ 0x30
 800346e:	482a      	ldr	r0, [pc, #168]	@ (8003518 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8003470:	bf18      	it	ne
 8003472:	2000      	movne	r0, #0
}
 8003474:	b005      	add	sp, #20
 8003476:	f85d fb04 	ldr.w	pc, [sp], #4
      frequency = LSE_VALUE;
 800347a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800347e:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8003480:	4a22      	ldr	r2, [pc, #136]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003482:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8003486:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8003488:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800348c:	0492      	lsls	r2, r2, #18
 800348e:	d502      	bpl.n	8003496 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 8232 	beq.w	80038fa <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8003496:	4a1d      	ldr	r2, [pc, #116]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8003498:	6812      	ldr	r2, [r2, #0]
 800349a:	0190      	lsls	r0, r2, #6
 800349c:	d502      	bpl.n	80034a4 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 800349e:	2b10      	cmp	r3, #16
 80034a0:	f000 8084 	beq.w	80035ac <HAL_RCCEx_GetPeriphCLKFreq+0x320>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80034a4:	4a19      	ldr	r2, [pc, #100]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034a6:	f8d2 20f0 	ldr.w	r2, [r2, #240]	@ 0xf0
 80034aa:	0791      	lsls	r1, r2, #30
 80034ac:	d502      	bpl.n	80034b4 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
 80034ae:	2b20      	cmp	r3, #32
 80034b0:	f000 821e 	beq.w	80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 80034b4:	4a15      	ldr	r2, [pc, #84]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034b6:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80034ba:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80034be:	d0d9      	beq.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 80034c0:	2b30      	cmp	r3, #48	@ 0x30
 80034c2:	bf0c      	ite	eq
 80034c4:	f44f 40fa 	moveq.w	r0, #32000	@ 0x7d00
 80034c8:	2000      	movne	r0, #0
 80034ca:	e7d3      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80034cc:	4b0f      	ldr	r3, [pc, #60]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034ce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80034d2:	f413 2340 	ands.w	r3, r3, #786432	@ 0xc0000
 80034d6:	f000 80aa 	beq.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 80034da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80034de:	f000 81c5 	beq.w	800386c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80034e2:	4a0a      	ldr	r2, [pc, #40]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034e4:	6811      	ldr	r1, [r2, #0]
 80034e6:	0788      	lsls	r0, r1, #30
 80034e8:	d503      	bpl.n	80034f2 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 80034ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80034ee:	f000 81b2 	beq.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80034f2:	4a06      	ldr	r2, [pc, #24]	@ (800350c <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 80034f4:	6810      	ldr	r0, [r2, #0]
 80034f6:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 80034fa:	d0bb      	beq.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 80034fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003500:	4806      	ldr	r0, [pc, #24]	@ (800351c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8003502:	bf18      	it	ne
 8003504:	2000      	movne	r0, #0
 8003506:	e7b5      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8003508:	00200001 	.word	0x00200001
 800350c:	44020c00 	.word	0x44020c00
 8003510:	10000001 	.word	0x10000001
 8003514:	00020001 	.word	0x00020001
 8003518:	02dc6c00 	.word	0x02dc6c00
 800351c:	003d0900 	.word	0x003d0900
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003520:	4aa2      	ldr	r2, [pc, #648]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003522:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003526:	f013 0307 	ands.w	r3, r3, #7
 800352a:	f000 81cb 	beq.w	80038c4 <HAL_RCCEx_GetPeriphCLKFreq+0x638>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	0110      	lsls	r0, r2, #4
 8003532:	d502      	bpl.n	800353a <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8003534:	2b01      	cmp	r3, #1
 8003536:	f000 8133 	beq.w	80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800353a:	4a9c      	ldr	r2, [pc, #624]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800353c:	6811      	ldr	r1, [r2, #0]
 800353e:	0789      	lsls	r1, r1, #30
 8003540:	d502      	bpl.n	8003548 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003542:	2b03      	cmp	r3, #3
 8003544:	f000 8187 	beq.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8003548:	4a98      	ldr	r2, [pc, #608]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800354a:	6812      	ldr	r2, [r2, #0]
 800354c:	0592      	lsls	r2, r2, #22
 800354e:	d502      	bpl.n	8003556 <HAL_RCCEx_GetPeriphCLKFreq+0x2ca>
 8003550:	2b04      	cmp	r3, #4
 8003552:	f000 81cb 	beq.w	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003556:	4a95      	ldr	r2, [pc, #596]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003558:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 800355c:	f010 0002 	ands.w	r0, r0, #2
 8003560:	d088      	beq.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8003562:	f1a3 0305 	sub.w	r3, r3, #5
 8003566:	fab3 f383 	clz	r3, r3
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	03d8      	lsls	r0, r3, #15
 800356e:	e781      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8003570:	4a8e      	ldr	r2, [pc, #568]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003572:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8003576:	f013 6340 	ands.w	r3, r3, #201326592	@ 0xc000000
 800357a:	f000 8172 	beq.w	8003862 <HAL_RCCEx_GetPeriphCLKFreq+0x5d6>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 800357e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003582:	f000 8173 	beq.w	800386c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8003586:	6810      	ldr	r0, [r2, #0]
 8003588:	f010 0002 	ands.w	r0, r0, #2
 800358c:	f43f af72 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8003590:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003594:	f47f af45 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003598:	4b84      	ldr	r3, [pc, #528]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800359a:	4885      	ldr	r0, [pc, #532]	@ (80037b0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80035a2:	40d8      	lsrs	r0, r3
 80035a4:	e766      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
      frequency = LSI_VALUE;
 80035a6:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
 80035aa:	4770      	bx	lr
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80035ac:	a801      	add	r0, sp, #4
 80035ae:	f7ff fd15 	bl	8002fdc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80035b2:	9802      	ldr	r0, [sp, #8]
            break;
 80035b4:	e75e      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 80035b6:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80035ba:	4308      	orrs	r0, r1
 80035bc:	f47f af31 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80035c0:	4b7a      	ldr	r3, [pc, #488]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80035c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035c6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
        switch (srcclk)
 80035ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80035cc:	d02d      	beq.n	800362a <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 80035ce:	d809      	bhi.n	80035e4 <HAL_RCCEx_GetPeriphCLKFreq+0x358>
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0eb      	beq.n	80035ac <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80035d4:	2b40      	cmp	r3, #64	@ 0x40
 80035d6:	f47f af24 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80035da:	a801      	add	r0, sp, #4
 80035dc:	f7ff fdaa 	bl	8003134 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80035e0:	9801      	ldr	r0, [sp, #4]
            break;
 80035e2:	e747      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        switch (srcclk)
 80035e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035e8:	f47f af1b 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80035ec:	4a6f      	ldr	r2, [pc, #444]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80035ee:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80035f2:	6811      	ldr	r1, [r2, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80035f4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80035f8:	0788      	lsls	r0, r1, #30
 80035fa:	d502      	bpl.n	8003602 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f000 812a 	beq.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8003602:	4a6a      	ldr	r2, [pc, #424]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003604:	6812      	ldr	r2, [r2, #0]
 8003606:	0591      	lsls	r1, r2, #22
 8003608:	d503      	bpl.n	8003612 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 800360a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800360e:	f000 816d 	beq.w	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8003612:	4a66      	ldr	r2, [pc, #408]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003614:	6810      	ldr	r0, [r2, #0]
 8003616:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800361a:	f43f af2b 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 800361e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003622:	4864      	ldr	r0, [pc, #400]	@ (80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8003624:	bf18      	it	ne
 8003626:	2000      	movne	r0, #0
 8003628:	e724      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = EXTERNAL_CLOCK_VALUE;
 800362a:	4863      	ldr	r0, [pc, #396]	@ (80037b8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800362c:	e722      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 800362e:	b005      	add	sp, #20
 8003630:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK1Freq();
 8003634:	f7fe bfde 	b.w	80025f4 <HAL_RCC_GetPCLK1Freq>
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003638:	69d3      	ldr	r3, [r2, #28]
 800363a:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800363e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003642:	f4ff aec4 	bcc.w	80033ce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8003646:	69d3      	ldr	r3, [r2, #28]
 8003648:	485a      	ldr	r0, [pc, #360]	@ (80037b4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800364a:	f3c3 2305 	ubfx	r3, r3, #8, #6
 800364e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003652:	4770      	bx	lr
    switch (PeriphClk)
 8003654:	f5a0 5080 	sub.w	r0, r0, #4096	@ 0x1000
 8003658:	4308      	orrs	r0, r1
 800365a:	f47f aee2 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800365e:	4b53      	ldr	r3, [pc, #332]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003660:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8003664:	f013 63e0 	ands.w	r3, r3, #117440512	@ 0x7000000
 8003668:	f000 80fb 	beq.w	8003862 <HAL_RCCEx_GetPeriphCLKFreq+0x5d6>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800366c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003670:	f000 8096 	beq.w	80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003674:	4a4d      	ldr	r2, [pc, #308]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003676:	6811      	ldr	r1, [r2, #0]
 8003678:	0789      	lsls	r1, r1, #30
 800367a:	d503      	bpl.n	8003684 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
 800367c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003680:	f000 80e9 	beq.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8003684:	4a49      	ldr	r2, [pc, #292]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003686:	6812      	ldr	r2, [r2, #0]
 8003688:	0592      	lsls	r2, r2, #22
 800368a:	d503      	bpl.n	8003694 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 800368c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003690:	f000 812c 	beq.w	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003694:	4a45      	ldr	r2, [pc, #276]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003696:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 800369a:	f010 0002 	ands.w	r0, r0, #2
 800369e:	f43f aee9 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 80036a2:	f1a3 63a0 	sub.w	r3, r3, #83886080	@ 0x5000000
 80036a6:	fab3 f383 	clz	r3, r3
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	03d8      	lsls	r0, r3, #15
 80036ae:	e6e1      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
    switch (PeriphClk)
 80036b0:	f5a0 2080 	sub.w	r0, r0, #262144	@ 0x40000
 80036b4:	4308      	orrs	r0, r1
 80036b6:	f47f aeb4 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80036ba:	4a3c      	ldr	r2, [pc, #240]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80036bc:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 80036c0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
        switch (srcclk)
 80036c4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036c8:	f000 80f1 	beq.w	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 80036cc:	f200 80df 	bhi.w	800388e <HAL_RCCEx_GetPeriphCLKFreq+0x602>
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d0ac      	beq.n	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80036d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036d8:	f43f af7f 	beq.w	80035da <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80036dc:	e6a1      	b.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80036de:	4933      	ldr	r1, [pc, #204]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80036e0:	f8d1 30e0 	ldr.w	r3, [r1, #224]	@ 0xe0
 80036e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
        switch (srcclk)
 80036e8:	2b18      	cmp	r3, #24
 80036ea:	d09e      	beq.n	800362a <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 80036ec:	f200 80ef 	bhi.w	80038ce <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f43f af5b 	beq.w	80035ac <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	f43f af6f 	beq.w	80035da <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80036fc:	e691      	b.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80036fe:	4b2b      	ldr	r3, [pc, #172]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003700:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8003704:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8003708:	f002 0208 	and.w	r2, r2, #8
        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800370c:	0788      	lsls	r0, r1, #30
 800370e:	f140 80b2 	bpl.w	8003876 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8003712:	2a00      	cmp	r2, #0
 8003714:	f000 80ec 	beq.w	80038f0 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8003718:	f8d3 00f0 	ldr.w	r0, [r3, #240]	@ 0xf0
      frequency = LSI_VALUE;
 800371c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8003720:	bf18      	it	ne
 8003722:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8003726:	e6a5      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003728:	4a20      	ldr	r2, [pc, #128]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800372a:	f8d2 30d8 	ldr.w	r3, [r2, #216]	@ 0xd8
        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800372e:	f413 73e0 	ands.w	r3, r3, #448	@ 0x1c0
 8003732:	f43f af7c 	beq.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8003736:	6812      	ldr	r2, [r2, #0]
 8003738:	0110      	lsls	r0, r2, #4
 800373a:	d501      	bpl.n	8003740 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 800373c:	2b40      	cmp	r3, #64	@ 0x40
 800373e:	d02f      	beq.n	80037a0 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8003740:	4a1a      	ldr	r2, [pc, #104]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003742:	6811      	ldr	r1, [r2, #0]
 8003744:	0789      	lsls	r1, r1, #30
 8003746:	d502      	bpl.n	800374e <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
 8003748:	2bc0      	cmp	r3, #192	@ 0xc0
 800374a:	f000 8084 	beq.w	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800374e:	4a17      	ldr	r2, [pc, #92]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	0590      	lsls	r0, r2, #22
 8003754:	d503      	bpl.n	800375e <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
 8003756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800375a:	f000 80c7 	beq.w	80038ec <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800375e:	4a13      	ldr	r2, [pc, #76]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003760:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 8003764:	f010 0002 	ands.w	r0, r0, #2
 8003768:	f43f ae84 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 800376c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003770:	fab3 f383 	clz	r3, r3
 8003774:	095b      	lsrs	r3, r3, #5
 8003776:	03d8      	lsls	r0, r3, #15
 8003778:	e67c      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800377a:	4a0c      	ldr	r2, [pc, #48]	@ (80037ac <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800377c:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8003780:	6812      	ldr	r2, [r2, #0]
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8003782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8003786:	0391      	lsls	r1, r2, #14
 8003788:	d502      	bpl.n	8003790 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 80b3 	beq.w	80038f6 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8003790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003794:	f43f af0a 	beq.w	80035ac <HAL_RCCEx_GetPeriphCLKFreq+0x320>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8003798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800379c:	f47f ae41 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80037a0:	a801      	add	r0, sp, #4
 80037a2:	f7ff fcc7 	bl	8003134 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80037a6:	9802      	ldr	r0, [sp, #8]
 80037a8:	e664      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 80037aa:	bf00      	nop
 80037ac:	44020c00 	.word	0x44020c00
 80037b0:	03d09000 	.word	0x03d09000
 80037b4:	016e3600 	.word	0x016e3600
 80037b8:	00bb8000 	.word	0x00bb8000
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80037bc:	4a57      	ldr	r2, [pc, #348]	@ (800391c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 80037be:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80037c2:	f013 0307 	ands.w	r3, r3, #7
 80037c6:	d078      	beq.n	80038ba <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	f000 80a2 	beq.w	8003912 <HAL_RCCEx_GetPeriphCLKFreq+0x686>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d04c      	beq.n	800386c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	0390      	lsls	r0, r2, #14
 80037d6:	d502      	bpl.n	80037de <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 80037d8:	2b03      	cmp	r3, #3
 80037da:	f000 808c 	beq.w	80038f6 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80037de:	4a4f      	ldr	r2, [pc, #316]	@ (800391c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 80037e0:	6811      	ldr	r1, [r2, #0]
 80037e2:	0789      	lsls	r1, r1, #30
 80037e4:	d501      	bpl.n	80037ea <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d035      	beq.n	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80037ea:	4a4c      	ldr	r2, [pc, #304]	@ (800391c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 80037ec:	6810      	ldr	r0, [r2, #0]
 80037ee:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 80037f2:	f43f ae3f 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 80037f6:	2b05      	cmp	r3, #5
 80037f8:	4849      	ldr	r0, [pc, #292]	@ (8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 80037fa:	bf18      	it	ne
 80037fc:	2000      	movne	r0, #0
 80037fe:	e639      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003800:	4a46      	ldr	r2, [pc, #280]	@ (800391c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8003802:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003806:	f413 3340 	ands.w	r3, r3, #196608	@ 0x30000
 800380a:	f43f af10 	beq.w	800362e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 800380e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003812:	d02b      	beq.n	800386c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8003814:	6811      	ldr	r1, [r2, #0]
 8003816:	0789      	lsls	r1, r1, #30
 8003818:	d502      	bpl.n	8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 800381a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800381e:	d01a      	beq.n	8003856 <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8003820:	4a3e      	ldr	r2, [pc, #248]	@ (800391c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8003822:	6810      	ldr	r0, [r2, #0]
 8003824:	f410 7000 	ands.w	r0, r0, #512	@ 0x200
 8003828:	f43f ae24 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 800382c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003830:	483b      	ldr	r0, [pc, #236]	@ (8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 8003832:	bf18      	it	ne
 8003834:	2000      	movne	r0, #0
 8003836:	e61d      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003838:	4a38      	ldr	r2, [pc, #224]	@ (800391c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 800383a:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
 800383e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
        switch (srcclk)
 8003842:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003846:	d032      	beq.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8003848:	d829      	bhi.n	800389e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
 800384a:	b153      	cbz	r3, 8003862 <HAL_RCCEx_GetPeriphCLKFreq+0x5d6>
 800384c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003850:	f43f aec3 	beq.w	80035da <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8003854:	e5e5      	b.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003856:	6813      	ldr	r3, [r2, #0]
 8003858:	4832      	ldr	r0, [pc, #200]	@ (8003924 <HAL_RCCEx_GetPeriphCLKFreq+0x698>)
 800385a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800385e:	40d8      	lsrs	r0, r3
 8003860:	e608      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 8003862:	b005      	add	sp, #20
 8003864:	f85d eb04 	ldr.w	lr, [sp], #4
            frequency = HAL_RCC_GetPCLK3Freq();
 8003868:	f7fe bf58 	b.w	800271c <HAL_RCC_GetPCLK3Freq>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800386c:	a801      	add	r0, sp, #4
 800386e:	f7ff fc61 	bl	8003134 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003872:	9803      	ldr	r0, [sp, #12]
 8003874:	e5fe      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8003876:	f8d3 00f0 	ldr.w	r0, [r3, #240]	@ 0xf0
 800387a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800387e:	f43f adf9 	beq.w	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        frequency = 0U;
 8003882:	2a00      	cmp	r2, #0
 8003884:	bf14      	ite	ne
 8003886:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 800388a:	2000      	moveq	r0, #0
 800388c:	e5f2      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        switch (srcclk)
 800388e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003892:	d034      	beq.n	80038fe <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 8003894:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003898:	f43f aea8 	beq.w	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 800389c:	e5c1      	b.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
        switch (srcclk)
 800389e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038a2:	d02e      	beq.n	8003902 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80038a4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80038a8:	f43f aea0 	beq.w	80035ec <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 80038ac:	e5b9      	b.n	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80038ae:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
 80038b2:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80038b6:	03c0      	lsls	r0, r0, #15
 80038b8:	e5dc      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 80038ba:	b005      	add	sp, #20
 80038bc:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetHCLKFreq();
 80038c0:	f7fe be5a 	b.w	8002578 <HAL_RCC_GetHCLKFreq>
}
 80038c4:	b005      	add	sp, #20
 80038c6:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetPCLK2Freq();
 80038ca:	f7fe bedd 	b.w	8002688 <HAL_RCC_GetPCLK2Freq>
        switch (srcclk)
 80038ce:	2b20      	cmp	r3, #32
 80038d0:	f47f ada7 	bne.w	8003422 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80038d4:	f8d1 30e8 	ldr.w	r3, [r1, #232]	@ 0xe8
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80038d8:	680a      	ldr	r2, [r1, #0]
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80038da:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80038de:	0792      	lsls	r2, r2, #30
 80038e0:	f57f ae8f 	bpl.w	8003602 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f47f ae8c 	bne.w	8003602 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 80038ea:	e655      	b.n	8003598 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = CSI_VALUE;
 80038ec:	480c      	ldr	r0, [pc, #48]	@ (8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x694>)
 80038ee:	e5c1      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
      frequency = LSE_VALUE;
 80038f0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80038f4:	e5be      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
          frequency = HSE_VALUE;
 80038f6:	480c      	ldr	r0, [pc, #48]	@ (8003928 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>)
 80038f8:	e5bc      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
          frequency = HSI48_VALUE;
 80038fa:	480c      	ldr	r0, [pc, #48]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>)
 80038fc:	e5ba      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80038fe:	4b07      	ldr	r3, [pc, #28]	@ (800391c <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8003900:	e70a      	b.n	8003718 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8003902:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
      frequency = LSI_VALUE;
 8003906:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800390a:	bf18      	it	ne
 800390c:	f44f 40fa 	movne.w	r0, #32000	@ 0x7d00
 8003910:	e5b0      	b.n	8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
}
 8003912:	b005      	add	sp, #20
 8003914:	f85d eb04 	ldr.w	lr, [sp], #4
          frequency = HAL_RCC_GetSysClockFreq();
 8003918:	f7fe be00 	b.w	800251c <HAL_RCC_GetSysClockFreq>
 800391c:	44020c00 	.word	0x44020c00
 8003920:	003d0900 	.word	0x003d0900
 8003924:	03d09000 	.word	0x03d09000
 8003928:	016e3600 	.word	0x016e3600
 800392c:	02dc6c00 	.word	0x02dc6c00

08003930 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003934:	4616      	mov	r6, r2
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003936:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800393a:	2a20      	cmp	r2, #32
 800393c:	d16a      	bne.n	8003a14 <HAL_UART_Transmit+0xe4>
  {
    if ((pData == NULL) || (Size == 0U))
 800393e:	460d      	mov	r5, r1
 8003940:	2900      	cmp	r1, #0
 8003942:	d03d      	beq.n	80039c0 <HAL_UART_Transmit+0x90>
 8003944:	2e00      	cmp	r6, #0
 8003946:	d03b      	beq.n	80039c0 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003948:	461f      	mov	r7, r3
 800394a:	6803      	ldr	r3, [r0, #0]
 800394c:	4604      	mov	r4, r0
 800394e:	689a      	ldr	r2, [r3, #8]
 8003950:	0612      	lsls	r2, r2, #24
 8003952:	d462      	bmi.n	8003a1a <HAL_UART_Transmit+0xea>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003954:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003956:	f04f 0800 	mov.w	r8, #0
 800395a:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800395e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003962:	f7fd f9f3 	bl	8000d4c <HAL_GetTick>

    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003966:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8003968:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800396a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferSize  = Size;
 800396e:	f8a4 6054 	strh.w	r6, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003972:	f8a4 6056 	strh.w	r6, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003976:	d055      	beq.n	8003a24 <HAL_UART_Transmit+0xf4>
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
    }

    while (huart->TxXferCount > 0U)
 8003978:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800397c:	6822      	ldr	r2, [r4, #0]
    while (huart->TxXferCount > 0U)
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d055      	beq.n	8003a30 <HAL_UART_Transmit+0x100>
 8003984:	1c7b      	adds	r3, r7, #1
 8003986:	d12d      	bne.n	80039e4 <HAL_UART_Transmit+0xb4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003988:	69d3      	ldr	r3, [r2, #28]
 800398a:	061f      	lsls	r7, r3, #24
 800398c:	d5fc      	bpl.n	8003988 <HAL_UART_Transmit+0x58>
      if (pdata8bits == NULL)
 800398e:	2d00      	cmp	r5, #0
 8003990:	d03b      	beq.n	8003a0a <HAL_UART_Transmit+0xda>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003992:	f815 3b01 	ldrb.w	r3, [r5], #1
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003996:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8003998:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 800399c:	3b01      	subs	r3, #1
 800399e:	b29b      	uxth	r3, r3
 80039a0:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80039a4:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1ec      	bne.n	8003988 <HAL_UART_Transmit+0x58>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039ae:	69d3      	ldr	r3, [r2, #28]
 80039b0:	0659      	lsls	r1, r3, #25
 80039b2:	d5fc      	bpl.n	80039ae <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 80039b4:	2320      	movs	r3, #32
    return HAL_OK;
 80039b6:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 80039b8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 80039bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 80039c0:	2001      	movs	r0, #1
}
 80039c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 80039c6:	2d00      	cmp	r5, #0
 80039c8:	d045      	beq.n	8003a56 <HAL_UART_Transmit+0x126>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80039ce:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80039d0:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80039dc:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	b33b      	cbz	r3, 8003a34 <HAL_UART_Transmit+0x104>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e4:	69d3      	ldr	r3, [r2, #28]
 80039e6:	061e      	lsls	r6, r3, #24
 80039e8:	d4ed      	bmi.n	80039c6 <HAL_UART_Transmit+0x96>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ea:	f7fd f9af 	bl	8000d4c <HAL_GetTick>
 80039ee:	eba0 0309 	sub.w	r3, r0, r9
 80039f2:	429f      	cmp	r7, r3
 80039f4:	d303      	bcc.n	80039fe <HAL_UART_Transmit+0xce>
 80039f6:	b117      	cbz	r7, 80039fe <HAL_UART_Transmit+0xce>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039f8:	6822      	ldr	r2, [r4, #0]
 80039fa:	6813      	ldr	r3, [r2, #0]
 80039fc:	e7f2      	b.n	80039e4 <HAL_UART_Transmit+0xb4>
        huart->gState = HAL_UART_STATE_READY;
 80039fe:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8003a00:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8003a02:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8003a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a0a:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a12:	e7c0      	b.n	8003996 <HAL_UART_Transmit+0x66>
    return HAL_BUSY;
 8003a14:	2002      	movs	r0, #2
}
 8003a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a20:	609a      	str	r2, [r3, #8]
 8003a22:	e797      	b.n	8003954 <HAL_UART_Transmit+0x24>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a24:	6923      	ldr	r3, [r4, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1a6      	bne.n	8003978 <HAL_UART_Transmit+0x48>
      pdata16bits = (const uint16_t *) pData;
 8003a2a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003a2c:	461d      	mov	r5, r3
 8003a2e:	e7a3      	b.n	8003978 <HAL_UART_Transmit+0x48>
 8003a30:	1c78      	adds	r0, r7, #1
 8003a32:	d0bc      	beq.n	80039ae <HAL_UART_Transmit+0x7e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a34:	69d3      	ldr	r3, [r2, #28]
 8003a36:	065b      	lsls	r3, r3, #25
 8003a38:	d4bc      	bmi.n	80039b4 <HAL_UART_Transmit+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a3a:	f7fd f987 	bl	8000d4c <HAL_GetTick>
 8003a3e:	eba0 0309 	sub.w	r3, r0, r9
 8003a42:	429f      	cmp	r7, r3
 8003a44:	d3db      	bcc.n	80039fe <HAL_UART_Transmit+0xce>
 8003a46:	2f00      	cmp	r7, #0
 8003a48:	d0d9      	beq.n	80039fe <HAL_UART_Transmit+0xce>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a4a:	6822      	ldr	r2, [r4, #0]
 8003a4c:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a4e:	69d3      	ldr	r3, [r2, #28]
 8003a50:	065b      	lsls	r3, r3, #25
 8003a52:	d5f2      	bpl.n	8003a3a <HAL_UART_Transmit+0x10a>
 8003a54:	e7ae      	b.n	80039b4 <HAL_UART_Transmit+0x84>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a56:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a5e:	e7b6      	b.n	80039ce <HAL_UART_Transmit+0x9e>

08003a60 <HAL_UART_Abort>:
{
 8003a60:	b538      	push	{r3, r4, r5, lr}
 8003a62:	4604      	mov	r4, r0
 8003a64:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a66:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a6a:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6e:	e842 3100 	strex	r1, r3, [r2]
 8003a72:	2900      	cmp	r1, #0
 8003a74:	d1f7      	bne.n	8003a66 <HAL_UART_Abort+0x6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8003a76:	4833      	ldr	r0, [pc, #204]	@ (8003b44 <HAL_UART_Abort+0xe4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a78:	f102 0308 	add.w	r3, r2, #8
 8003a7c:	e853 3f00 	ldrex	r3, [r3]
 8003a80:	4003      	ands	r3, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a82:	f102 0508 	add.w	r5, r2, #8
 8003a86:	e845 3100 	strex	r1, r3, [r5]
 8003a8a:	2900      	cmp	r1, #0
 8003a8c:	d1f4      	bne.n	8003a78 <HAL_UART_Abort+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a8e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d036      	beq.n	8003b02 <HAL_UART_Abort+0xa2>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003a94:	6893      	ldr	r3, [r2, #8]
 8003a96:	0619      	lsls	r1, r3, #24
 8003a98:	d508      	bpl.n	8003aac <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 8003a9a:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8003a9c:	b130      	cbz	r0, 8003aac <HAL_UART_Abort+0x4c>
      huart->hdmatx->XferAbortCallback = NULL;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003aa2:	f7fd fbb7 	bl	8001214 <HAL_DMA_Abort>
 8003aa6:	2800      	cmp	r0, #0
 8003aa8:	d13c      	bne.n	8003b24 <HAL_UART_Abort+0xc4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aaa:	6822      	ldr	r2, [r4, #0]
 8003aac:	6893      	ldr	r3, [r2, #8]
 8003aae:	065b      	lsls	r3, r3, #25
 8003ab0:	d509      	bpl.n	8003ac6 <HAL_UART_Abort+0x66>
    if (huart->hdmarx != NULL)
 8003ab2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003ab6:	b130      	cbz	r0, 8003ac6 <HAL_UART_Abort+0x66>
      huart->hdmarx->XferAbortCallback = NULL;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003abc:	f7fd fbaa 	bl	8001214 <HAL_DMA_Abort>
 8003ac0:	2800      	cmp	r0, #0
 8003ac2:	d138      	bne.n	8003b36 <HAL_UART_Abort+0xd6>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003ac4:	6822      	ldr	r2, [r4, #0]
  huart->TxXferCount = 0U;
 8003ac6:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003ac8:	200f      	movs	r0, #15
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003aca:	6e61      	ldr	r1, [r4, #100]	@ 0x64
  huart->TxXferCount = 0U;
 8003acc:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003ad0:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
  huart->RxXferCount = 0U;
 8003ad4:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003ad8:	6210      	str	r0, [r2, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003ada:	d103      	bne.n	8003ae4 <HAL_UART_Abort+0x84>
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8003adc:	6993      	ldr	r3, [r2, #24]
 8003ade:	f043 0310 	orr.w	r3, r3, #16
 8003ae2:	6193      	str	r3, [r2, #24]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ae4:	2300      	movs	r3, #0
  huart->gState  = HAL_UART_STATE_READY;
 8003ae6:	2520      	movs	r5, #32
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ae8:	6991      	ldr	r1, [r2, #24]
  return HAL_OK;
 8003aea:	4618      	mov	r0, r3
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003aec:	f041 0108 	orr.w	r1, r1, #8
 8003af0:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8003af2:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003af6:	f8c4 508c 	str.w	r5, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003afa:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003afc:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 8003b00:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b02:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003b06:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0a:	e842 3100 	strex	r1, r3, [r2]
 8003b0e:	2900      	cmp	r1, #0
 8003b10:	d0c0      	beq.n	8003a94 <HAL_UART_Abort+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b12:	e852 3f00 	ldrex	r3, [r2]
 8003b16:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b1a:	e842 3100 	strex	r1, r3, [r2]
 8003b1e:	2900      	cmp	r1, #0
 8003b20:	d1ef      	bne.n	8003b02 <HAL_UART_Abort+0xa2>
 8003b22:	e7b7      	b.n	8003a94 <HAL_UART_Abort+0x34>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003b24:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8003b26:	f7fd fc99 	bl	800145c <HAL_DMA_GetError>
 8003b2a:	2810      	cmp	r0, #16
 8003b2c:	d1bd      	bne.n	8003aaa <HAL_UART_Abort+0x4a>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003b2e:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8003b32:	2003      	movs	r0, #3
}
 8003b34:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003b36:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003b3a:	f7fd fc8f 	bl	800145c <HAL_DMA_GetError>
 8003b3e:	2810      	cmp	r0, #16
 8003b40:	d1c0      	bne.n	8003ac4 <HAL_UART_Abort+0x64>
 8003b42:	e7f4      	b.n	8003b2e <HAL_UART_Abort+0xce>
 8003b44:	ef7ffffe 	.word	0xef7ffffe

08003b48 <HAL_UART_AbortReceive>:
{
 8003b48:	b538      	push	{r3, r4, r5, lr}
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8003b52:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b56:	e843 2100 	strex	r1, r2, [r3]
 8003b5a:	2900      	cmp	r1, #0
 8003b5c:	d1f7      	bne.n	8003b4e <HAL_UART_AbortReceive+0x6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8003b5e:	4823      	ldr	r0, [pc, #140]	@ (8003bec <HAL_UART_AbortReceive+0xa4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b60:	f103 0208 	add.w	r2, r3, #8
 8003b64:	e852 2f00 	ldrex	r2, [r2]
 8003b68:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6a:	f103 0508 	add.w	r5, r3, #8
 8003b6e:	e845 2100 	strex	r1, r2, [r5]
 8003b72:	2900      	cmp	r1, #0
 8003b74:	d1f4      	bne.n	8003b60 <HAL_UART_AbortReceive+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b76:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8003b78:	2a01      	cmp	r2, #1
 8003b7a:	d01a      	beq.n	8003bb2 <HAL_UART_AbortReceive+0x6a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b7c:	689a      	ldr	r2, [r3, #8]
 8003b7e:	0652      	lsls	r2, r2, #25
 8003b80:	d508      	bpl.n	8003b94 <HAL_UART_AbortReceive+0x4c>
    if (huart->hdmarx != NULL)
 8003b82:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003b86:	b128      	cbz	r0, 8003b94 <HAL_UART_AbortReceive+0x4c>
      huart->hdmarx->XferAbortCallback = NULL;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	66c3      	str	r3, [r0, #108]	@ 0x6c
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003b8c:	f7fd fb42 	bl	8001214 <HAL_DMA_Abort>
 8003b90:	bb00      	cbnz	r0, 8003bd4 <HAL_UART_AbortReceive+0x8c>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003b92:	6823      	ldr	r3, [r4, #0]
  huart->RxXferCount = 0U;
 8003b94:	2200      	movs	r2, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003b96:	210f      	movs	r1, #15
  huart->RxState = HAL_UART_STATE_READY;
 8003b98:	2520      	movs	r5, #32
  huart->RxXferCount = 0U;
 8003b9a:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003b9e:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ba0:	6999      	ldr	r1, [r3, #24]
  return HAL_OK;
 8003ba2:	4610      	mov	r0, r2
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ba4:	f041 0108 	orr.w	r1, r1, #8
 8003ba8:	6199      	str	r1, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 8003baa:	f8c4 508c 	str.w	r5, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bae:	66e2      	str	r2, [r4, #108]	@ 0x6c
}
 8003bb0:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003bb6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bba:	e843 2100 	strex	r1, r2, [r3]
 8003bbe:	2900      	cmp	r1, #0
 8003bc0:	d0dc      	beq.n	8003b7c <HAL_UART_AbortReceive+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc2:	e853 2f00 	ldrex	r2, [r3]
 8003bc6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bca:	e843 2100 	strex	r1, r2, [r3]
 8003bce:	2900      	cmp	r1, #0
 8003bd0:	d1ef      	bne.n	8003bb2 <HAL_UART_AbortReceive+0x6a>
 8003bd2:	e7d3      	b.n	8003b7c <HAL_UART_AbortReceive+0x34>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003bd4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003bd8:	f7fd fc40 	bl	800145c <HAL_DMA_GetError>
 8003bdc:	2810      	cmp	r0, #16
 8003bde:	4603      	mov	r3, r0
 8003be0:	d1d7      	bne.n	8003b92 <HAL_UART_AbortReceive+0x4a>
          return HAL_TIMEOUT;
 8003be2:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003be4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 8003be8:	bd38      	pop	{r3, r4, r5, pc}
 8003bea:	bf00      	nop
 8003bec:	effffffe 	.word	0xeffffffe

08003bf0 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop

08003bf4 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop

08003bf8 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop

08003bfc <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop

08003c00 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c00:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
{
 8003c02:	b510      	push	{r4, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c04:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003c06:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003c0a:	f8d0 408c 	ldr.w	r4, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	0612      	lsls	r2, r2, #24
 8003c12:	d501      	bpl.n	8003c18 <UART_DMAError+0x18>
 8003c14:	2921      	cmp	r1, #33	@ 0x21
 8003c16:	d00d      	beq.n	8003c34 <UART_DMAError+0x34>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003c18:	689a      	ldr	r2, [r3, #8]
 8003c1a:	0652      	lsls	r2, r2, #25
 8003c1c:	d501      	bpl.n	8003c22 <UART_DMAError+0x22>
 8003c1e:	2c22      	cmp	r4, #34	@ 0x22
 8003c20:	d023      	beq.n	8003c6a <UART_DMAError+0x6a>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003c22:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8003c26:	f043 0310 	orr.w	r3, r3, #16
 8003c2a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c2e:	f7ff ffe5 	bl	8003bfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c32:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8003c34:	2200      	movs	r2, #0
 8003c36:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003c3e:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c42:	e843 2100 	strex	r1, r2, [r3]
 8003c46:	2900      	cmp	r1, #0
 8003c48:	d1f7      	bne.n	8003c3a <UART_DMAError+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4a:	f103 0208 	add.w	r2, r3, #8
 8003c4e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003c52:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c56:	f103 0c08 	add.w	ip, r3, #8
 8003c5a:	e84c 2100 	strex	r1, r2, [ip]
 8003c5e:	2900      	cmp	r1, #0
 8003c60:	d1f3      	bne.n	8003c4a <UART_DMAError+0x4a>
  huart->gState = HAL_UART_STATE_READY;
 8003c62:	2220      	movs	r2, #32
 8003c64:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
}
 8003c68:	e7d6      	b.n	8003c18 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c70:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c74:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c78:	e843 2100 	strex	r1, r2, [r3]
 8003c7c:	2900      	cmp	r1, #0
 8003c7e:	d1f7      	bne.n	8003c70 <UART_DMAError+0x70>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003c80:	4c13      	ldr	r4, [pc, #76]	@ (8003cd0 <UART_DMAError+0xd0>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c82:	f103 0208 	add.w	r2, r3, #8
 8003c86:	e852 2f00 	ldrex	r2, [r2]
 8003c8a:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8c:	f103 0c08 	add.w	ip, r3, #8
 8003c90:	e84c 2100 	strex	r1, r2, [ip]
 8003c94:	2900      	cmp	r1, #0
 8003c96:	d1f4      	bne.n	8003c82 <UART_DMAError+0x82>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c98:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8003c9a:	2a01      	cmp	r2, #1
 8003c9c:	d006      	beq.n	8003cac <UART_DMAError+0xac>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c9e:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003ca0:	2220      	movs	r2, #32
  huart->RxISR = NULL;
 8003ca2:	6743      	str	r3, [r0, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003ca4:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ca8:	66c3      	str	r3, [r0, #108]	@ 0x6c
}
 8003caa:	e7ba      	b.n	8003c22 <UART_DMAError+0x22>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cac:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cb0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb4:	e843 2100 	strex	r1, r2, [r3]
 8003cb8:	2900      	cmp	r1, #0
 8003cba:	d0f0      	beq.n	8003c9e <UART_DMAError+0x9e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbc:	e853 2f00 	ldrex	r2, [r3]
 8003cc0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cc4:	e843 2100 	strex	r1, r2, [r3]
 8003cc8:	2900      	cmp	r1, #0
 8003cca:	d1ef      	bne.n	8003cac <UART_DMAError+0xac>
 8003ccc:	e7e7      	b.n	8003c9e <UART_DMAError+0x9e>
 8003cce:	bf00      	nop
 8003cd0:	effffffe 	.word	0xeffffffe

08003cd4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cd4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
  huart->RxXferCount = 0U;
 8003cd6:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003cd8:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxXferCount = 0U;
 8003cda:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cde:	f7ff ff8d 	bl	8003bfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ce2:	bd08      	pop	{r3, pc}

08003ce4 <HAL_UART_AbortReceiveCpltCallback>:
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop

08003ce8 <HAL_UART_AbortReceive_IT>:
{
 8003ce8:	b538      	push	{r3, r4, r5, lr}
 8003cea:	4605      	mov	r5, r0
 8003cec:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8003cf2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf6:	e843 2100 	strex	r1, r2, [r3]
 8003cfa:	2900      	cmp	r1, #0
 8003cfc:	d1f7      	bne.n	8003cee <HAL_UART_AbortReceive_IT+0x6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003cfe:	4c29      	ldr	r4, [pc, #164]	@ (8003da4 <HAL_UART_AbortReceive_IT+0xbc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d00:	f103 0208 	add.w	r2, r3, #8
 8003d04:	e852 2f00 	ldrex	r2, [r2]
 8003d08:	4022      	ands	r2, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0a:	f103 0008 	add.w	r0, r3, #8
 8003d0e:	e840 2100 	strex	r1, r2, [r0]
 8003d12:	2900      	cmp	r1, #0
 8003d14:	d1f4      	bne.n	8003d00 <HAL_UART_AbortReceive_IT+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d16:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 8003d18:	2a01      	cmp	r2, #1
 8003d1a:	d012      	beq.n	8003d42 <HAL_UART_AbortReceive_IT+0x5a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
 8003d22:	d031      	beq.n	8003d88 <HAL_UART_AbortReceive_IT+0xa0>
    if (huart->hdmarx != NULL)
 8003d24:	f8d5 2080 	ldr.w	r2, [r5, #128]	@ 0x80
 8003d28:	b1e2      	cbz	r2, 8003d64 <HAL_UART_AbortReceive_IT+0x7c>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8003da8 <HAL_UART_AbortReceive_IT+0xc0>)
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d2c:	4610      	mov	r0, r2
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003d2e:	66d3      	str	r3, [r2, #108]	@ 0x6c
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d30:	f7fd fabe 	bl	80012b0 <HAL_DMA_Abort_IT>
 8003d34:	b118      	cbz	r0, 8003d3e <HAL_UART_AbortReceive_IT+0x56>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d36:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 8003d3a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003d3c:	4798      	blx	r3
}
 8003d3e:	2000      	movs	r0, #0
 8003d40:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d42:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003d46:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4a:	e843 2100 	strex	r1, r2, [r3]
 8003d4e:	2900      	cmp	r1, #0
 8003d50:	d0e4      	beq.n	8003d1c <HAL_UART_AbortReceive_IT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d52:	e853 2f00 	ldrex	r2, [r3]
 8003d56:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5a:	e843 2100 	strex	r1, r2, [r3]
 8003d5e:	2900      	cmp	r1, #0
 8003d60:	d1ef      	bne.n	8003d42 <HAL_UART_AbortReceive_IT+0x5a>
 8003d62:	e7db      	b.n	8003d1c <HAL_UART_AbortReceive_IT+0x34>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003d64:	210f      	movs	r1, #15
      huart->RxState = HAL_UART_STATE_READY;
 8003d66:	2420      	movs	r4, #32
      huart->RxXferCount = 0U;
 8003d68:	f8a5 205e 	strh.w	r2, [r5, #94]	@ 0x5e
      huart->pRxBuffPtr = NULL;
 8003d6c:	65aa      	str	r2, [r5, #88]	@ 0x58
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003d6e:	6219      	str	r1, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d70:	6999      	ldr	r1, [r3, #24]
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003d72:	4628      	mov	r0, r5
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d74:	f041 0108 	orr.w	r1, r1, #8
 8003d78:	6199      	str	r1, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 8003d7a:	f8c5 408c 	str.w	r4, [r5, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d7e:	66ea      	str	r2, [r5, #108]	@ 0x6c
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003d80:	f7ff ffb0 	bl	8003ce4 <HAL_UART_AbortReceiveCpltCallback>
}
 8003d84:	2000      	movs	r0, #0
 8003d86:	bd38      	pop	{r3, r4, r5, pc}
    huart->RxState = HAL_UART_STATE_READY;
 8003d88:	2120      	movs	r1, #32
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003d8a:	240f      	movs	r4, #15
    huart->RxXferCount = 0U;
 8003d8c:	f8a5 205e 	strh.w	r2, [r5, #94]	@ 0x5e
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003d90:	4628      	mov	r0, r5
    huart->pRxBuffPtr = NULL;
 8003d92:	65aa      	str	r2, [r5, #88]	@ 0x58
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003d94:	621c      	str	r4, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 8003d96:	f8c5 108c 	str.w	r1, [r5, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d9a:	66ea      	str	r2, [r5, #108]	@ 0x6c
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003d9c:	f7ff ffa2 	bl	8003ce4 <HAL_UART_AbortReceiveCpltCallback>
}
 8003da0:	2000      	movs	r0, #0
 8003da2:	bd38      	pop	{r3, r4, r5, pc}
 8003da4:	effffffe 	.word	0xeffffffe
 8003da8:	08003dad 	.word	0x08003dad

08003dac <UART_DMARxOnlyAbortCallback>:
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  huart->RxXferCount = 0U;
 8003dac:	2100      	movs	r1, #0

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003dae:	220f      	movs	r2, #15
{
 8003db0:	b510      	push	{r4, lr}

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003db2:	2420      	movs	r4, #32
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003db4:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003db6:	6803      	ldr	r3, [r0, #0]
  huart->RxXferCount = 0U;
 8003db8:	f8a0 105e 	strh.w	r1, [r0, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003dbc:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003dbe:	699a      	ldr	r2, [r3, #24]
 8003dc0:	f042 0208 	orr.w	r2, r2, #8
 8003dc4:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 8003dc6:	f8c0 408c 	str.w	r4, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dca:	66c1      	str	r1, [r0, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8003dcc:	f7ff ff8a 	bl	8003ce4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003dd0:	bd10      	pop	{r4, pc}
 8003dd2:	bf00      	nop

08003dd4 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003dd4:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003dd8:	6803      	ldr	r3, [r0, #0]
{
 8003dda:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003ddc:	69da      	ldr	r2, [r3, #28]
{
 8003dde:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8003de0:	ea12 0f0c 	tst.w	r2, ip
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003de4:	681d      	ldr	r5, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003de6:	6899      	ldr	r1, [r3, #8]
  if (errorflags == 0U)
 8003de8:	d145      	bne.n	8003e76 <HAL_UART_IRQHandler+0xa2>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003dea:	0696      	lsls	r6, r2, #26
 8003dec:	d507      	bpl.n	8003dfe <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003dee:	f005 0c20 	and.w	ip, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003df2:	f001 5680 	and.w	r6, r1, #268435456	@ 0x10000000
 8003df6:	ea5c 0c06 	orrs.w	ip, ip, r6
 8003dfa:	f040 8110 	bne.w	800401e <HAL_UART_IRQHandler+0x24a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dfe:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8003e00:	2801      	cmp	r0, #1
 8003e02:	f000 80c0 	beq.w	8003f86 <HAL_UART_IRQHandler+0x1b2>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e06:	02d0      	lsls	r0, r2, #11
 8003e08:	d41d      	bmi.n	8003e46 <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003e0a:	0610      	lsls	r0, r2, #24
 8003e0c:	d506      	bpl.n	8003e1c <HAL_UART_IRQHandler+0x48>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003e0e:	f401 0100 	and.w	r1, r1, #8388608	@ 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003e12:	f005 0080 	and.w	r0, r5, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003e16:	4308      	orrs	r0, r1
 8003e18:	f040 8108 	bne.w	800402c <HAL_UART_IRQHandler+0x258>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003e1c:	0651      	lsls	r1, r2, #25
 8003e1e:	d51c      	bpl.n	8003e5a <HAL_UART_IRQHandler+0x86>
 8003e20:	066e      	lsls	r6, r5, #25
 8003e22:	d51a      	bpl.n	8003e5a <HAL_UART_IRQHandler+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e24:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2c:	e843 2100 	strex	r1, r2, [r3]
 8003e30:	2900      	cmp	r1, #0
 8003e32:	d1f7      	bne.n	8003e24 <HAL_UART_IRQHandler+0x50>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e34:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e36:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e38:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 8003e3a:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 8003e3e:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 8003e40:	f7ff fed6 	bl	8003bf0 <HAL_UART_TxCpltCallback>
}
 8003e44:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e46:	024e      	lsls	r6, r1, #9
 8003e48:	d5df      	bpl.n	8003e0a <HAL_UART_IRQHandler+0x36>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e4a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8003e4e:	4620      	mov	r0, r4
}
 8003e50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e54:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8003e56:	f000 bcf3 	b.w	8004840 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003e5a:	0210      	lsls	r0, r2, #8
 8003e5c:	d502      	bpl.n	8003e64 <HAL_UART_IRQHandler+0x90>
 8003e5e:	0069      	lsls	r1, r5, #1
 8003e60:	f100 8122 	bmi.w	80040a8 <HAL_UART_IRQHandler+0x2d4>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003e64:	01d3      	lsls	r3, r2, #7
 8003e66:	d5ed      	bpl.n	8003e44 <HAL_UART_IRQHandler+0x70>
 8003e68:	2d00      	cmp	r5, #0
 8003e6a:	daeb      	bge.n	8003e44 <HAL_UART_IRQHandler+0x70>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003e6c:	4620      	mov	r0, r4
}
 8003e6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003e72:	f000 bce7 	b.w	8004844 <HAL_UARTEx_RxFifoFullCallback>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003e76:	48b0      	ldr	r0, [pc, #704]	@ (8004138 <HAL_UART_IRQHandler+0x364>)
 8003e78:	4008      	ands	r0, r1
 8003e7a:	f040 810a 	bne.w	8004092 <HAL_UART_IRQHandler+0x2be>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003e7e:	4eaf      	ldr	r6, [pc, #700]	@ (800413c <HAL_UART_IRQHandler+0x368>)
 8003e80:	4235      	tst	r5, r6
 8003e82:	d0bc      	beq.n	8003dfe <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e84:	07d6      	lsls	r6, r2, #31
 8003e86:	d51a      	bpl.n	8003ebe <HAL_UART_IRQHandler+0xea>
 8003e88:	05ee      	lsls	r6, r5, #23
 8003e8a:	f140 80e8 	bpl.w	800405e <HAL_UART_IRQHandler+0x28a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003e8e:	2601      	movs	r6, #1
 8003e90:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e92:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8003e96:	f046 0601 	orr.w	r6, r6, #1
 8003e9a:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e9e:	0796      	lsls	r6, r2, #30
 8003ea0:	f140 80e0 	bpl.w	8004064 <HAL_UART_IRQHandler+0x290>
 8003ea4:	07ce      	lsls	r6, r1, #31
 8003ea6:	d50a      	bpl.n	8003ebe <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003ea8:	2602      	movs	r6, #2
 8003eaa:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003eac:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8003eb0:	f046 0604 	orr.w	r6, r6, #4
 8003eb4:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003eb8:	0756      	lsls	r6, r2, #29
 8003eba:	f100 80d9 	bmi.w	8004070 <HAL_UART_IRQHandler+0x29c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ebe:	0716      	lsls	r6, r2, #28
 8003ec0:	d50b      	bpl.n	8003eda <HAL_UART_IRQHandler+0x106>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003ec2:	f005 0620 	and.w	r6, r5, #32
 8003ec6:	4306      	orrs	r6, r0
 8003ec8:	d007      	beq.n	8003eda <HAL_UART_IRQHandler+0x106>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003eca:	2008      	movs	r0, #8
 8003ecc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ece:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8003ed2:	f040 0008 	orr.w	r0, r0, #8
 8003ed6:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003eda:	0516      	lsls	r6, r2, #20
 8003edc:	d50a      	bpl.n	8003ef4 <HAL_UART_IRQHandler+0x120>
 8003ede:	0168      	lsls	r0, r5, #5
 8003ee0:	d508      	bpl.n	8003ef4 <HAL_UART_IRQHandler+0x120>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ee2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003ee6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003ee8:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8003eec:	f040 0020 	orr.w	r0, r0, #32
 8003ef0:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ef4:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	d0a3      	beq.n	8003e44 <HAL_UART_IRQHandler+0x70>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003efc:	0696      	lsls	r6, r2, #26
 8003efe:	d506      	bpl.n	8003f0e <HAL_UART_IRQHandler+0x13a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003f00:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003f04:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8003f08:	430d      	orrs	r5, r1
 8003f0a:	f040 80ba 	bne.w	8004082 <HAL_UART_IRQHandler+0x2ae>
      errorcode = huart->ErrorCode;
 8003f0e:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f12:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003f14:	f001 0128 	and.w	r1, r1, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f18:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8003f1c:	ea52 0501 	orrs.w	r5, r2, r1
 8003f20:	f000 80c7 	beq.w	80040b2 <HAL_UART_IRQHandler+0x2de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f24:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f28:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2c:	e843 2100 	strex	r1, r2, [r3]
 8003f30:	2900      	cmp	r1, #0
 8003f32:	d1f7      	bne.n	8003f24 <HAL_UART_IRQHandler+0x150>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003f34:	4882      	ldr	r0, [pc, #520]	@ (8004140 <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f36:	f103 0208 	add.w	r2, r3, #8
 8003f3a:	e852 2f00 	ldrex	r2, [r2]
 8003f3e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f40:	f103 0508 	add.w	r5, r3, #8
 8003f44:	e845 2100 	strex	r1, r2, [r5]
 8003f48:	2900      	cmp	r1, #0
 8003f4a:	d1f4      	bne.n	8003f36 <HAL_UART_IRQHandler+0x162>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f4c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8003f4e:	2a01      	cmp	r2, #1
 8003f50:	d074      	beq.n	800403c <HAL_UART_IRQHandler+0x268>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f52:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003f54:	2120      	movs	r1, #32
 8003f56:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f5a:	66e2      	str	r2, [r4, #108]	@ 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f5c:	689b      	ldr	r3, [r3, #8]
  huart->RxISR = NULL;
 8003f5e:	6762      	str	r2, [r4, #116]	@ 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f60:	065d      	lsls	r5, r3, #25
 8003f62:	f140 809d 	bpl.w	80040a0 <HAL_UART_IRQHandler+0x2cc>
          if (huart->hdmarx != NULL)
 8003f66:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003f6a:	2800      	cmp	r0, #0
 8003f6c:	f000 8098 	beq.w	80040a0 <HAL_UART_IRQHandler+0x2cc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f70:	4b74      	ldr	r3, [pc, #464]	@ (8004144 <HAL_UART_IRQHandler+0x370>)
 8003f72:	66c3      	str	r3, [r0, #108]	@ 0x6c
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f74:	f7fd f99c 	bl	80012b0 <HAL_DMA_Abort_IT>
 8003f78:	2800      	cmp	r0, #0
 8003f7a:	f43f af63 	beq.w	8003e44 <HAL_UART_IRQHandler+0x70>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f7e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003f82:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003f84:	e04f      	b.n	8004026 <HAL_UART_IRQHandler+0x252>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003f86:	06d0      	lsls	r0, r2, #27
 8003f88:	f57f af3d 	bpl.w	8003e06 <HAL_UART_IRQHandler+0x32>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003f8c:	06ee      	lsls	r6, r5, #27
 8003f8e:	f57f af3a 	bpl.w	8003e06 <HAL_UART_IRQHandler+0x32>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f92:	2110      	movs	r1, #16
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f94:	f8b4 205c 	ldrh.w	r2, [r4, #92]	@ 0x5c
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f98:	6219      	str	r1, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f9a:	6899      	ldr	r1, [r3, #8]
 8003f9c:	064d      	lsls	r5, r1, #25
 8003f9e:	f140 808e 	bpl.w	80040be <HAL_UART_IRQHandler+0x2ea>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003fa2:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003fa6:	6801      	ldr	r1, [r0, #0]
 8003fa8:	6c89      	ldr	r1, [r1, #72]	@ 0x48
 8003faa:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8003fac:	2900      	cmp	r1, #0
 8003fae:	f000 80bb 	beq.w	8004128 <HAL_UART_IRQHandler+0x354>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fb2:	4291      	cmp	r1, r2
 8003fb4:	f080 80b8 	bcs.w	8004128 <HAL_UART_IRQHandler+0x354>
        huart->RxXferCount = nb_remaining_rx_data;
 8003fb8:	f8a4 105e 	strh.w	r1, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8003fbc:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8003fbe:	2981      	cmp	r1, #129	@ 0x81
 8003fc0:	d023      	beq.n	800400a <HAL_UART_IRQHandler+0x236>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fc6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fca:	e843 2100 	strex	r1, r2, [r3]
 8003fce:	2900      	cmp	r1, #0
 8003fd0:	d1f7      	bne.n	8003fc2 <HAL_UART_IRQHandler+0x1ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	f103 0208 	add.w	r2, r3, #8
 8003fd6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fda:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fde:	f103 0508 	add.w	r5, r3, #8
 8003fe2:	e845 2100 	strex	r1, r2, [r5]
 8003fe6:	2900      	cmp	r1, #0
 8003fe8:	d1f3      	bne.n	8003fd2 <HAL_UART_IRQHandler+0x1fe>
          huart->RxState = HAL_UART_STATE_READY;
 8003fea:	2220      	movs	r2, #32
 8003fec:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff0:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ff6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffa:	e843 2100 	strex	r1, r2, [r3]
 8003ffe:	2900      	cmp	r1, #0
 8004000:	d1f7      	bne.n	8003ff2 <HAL_UART_IRQHandler+0x21e>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004002:	f7fd f907 	bl	8001214 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004006:	f8b4 205c 	ldrh.w	r2, [r4, #92]	@ 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800400a:	2302      	movs	r3, #2
 800400c:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800400e:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
 8004012:	4620      	mov	r0, r4
 8004014:	1a51      	subs	r1, r2, r1
 8004016:	b289      	uxth	r1, r1
 8004018:	f7fc fda0 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
}
 800401c:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 800401e:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8004020:	2b00      	cmp	r3, #0
 8004022:	f43f af0f 	beq.w	8003e44 <HAL_UART_IRQHandler+0x70>
}
 8004026:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800402a:	4718      	bx	r3
    if (huart->TxISR != NULL)
 800402c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800402e:	2b00      	cmp	r3, #0
 8004030:	f43f af08 	beq.w	8003e44 <HAL_UART_IRQHandler+0x70>
      huart->TxISR(huart);
 8004034:	4620      	mov	r0, r4
}
 8004036:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800403a:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004040:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004044:	e843 2100 	strex	r1, r2, [r3]
 8004048:	2900      	cmp	r1, #0
 800404a:	d082      	beq.n	8003f52 <HAL_UART_IRQHandler+0x17e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404c:	e853 2f00 	ldrex	r2, [r3]
 8004050:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004054:	e843 2100 	strex	r1, r2, [r3]
 8004058:	2900      	cmp	r1, #0
 800405a:	d1ef      	bne.n	800403c <HAL_UART_IRQHandler+0x268>
 800405c:	e779      	b.n	8003f52 <HAL_UART_IRQHandler+0x17e>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800405e:	0796      	lsls	r6, r2, #30
 8004060:	f53f af2d 	bmi.w	8003ebe <HAL_UART_IRQHandler+0xea>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004064:	0756      	lsls	r6, r2, #29
 8004066:	f57f af2a 	bpl.w	8003ebe <HAL_UART_IRQHandler+0xea>
 800406a:	07ce      	lsls	r6, r1, #31
 800406c:	f57f af27 	bpl.w	8003ebe <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004070:	2604      	movs	r6, #4
 8004072:	621e      	str	r6, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004074:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 8004078:	f046 0602 	orr.w	r6, r6, #2
 800407c:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
 8004080:	e71d      	b.n	8003ebe <HAL_UART_IRQHandler+0xea>
        if (huart->RxISR != NULL)
 8004082:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8004084:	2a00      	cmp	r2, #0
 8004086:	f43f af42 	beq.w	8003f0e <HAL_UART_IRQHandler+0x13a>
          huart->RxISR(huart);
 800408a:	4620      	mov	r0, r4
 800408c:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	e73d      	b.n	8003f0e <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004092:	07d6      	lsls	r6, r2, #31
 8004094:	f57f af03 	bpl.w	8003e9e <HAL_UART_IRQHandler+0xca>
 8004098:	05ee      	lsls	r6, r5, #23
 800409a:	f57f af00 	bpl.w	8003e9e <HAL_UART_IRQHandler+0xca>
 800409e:	e6f6      	b.n	8003e8e <HAL_UART_IRQHandler+0xba>
            HAL_UART_ErrorCallback(huart);
 80040a0:	4620      	mov	r0, r4
 80040a2:	f7ff fdab 	bl	8003bfc <HAL_UART_ErrorCallback>
}
 80040a6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80040a8:	4620      	mov	r0, r4
}
 80040aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80040ae:	f000 bbcb 	b.w	8004848 <HAL_UARTEx_TxFifoEmptyCallback>
        HAL_UART_ErrorCallback(huart);
 80040b2:	4620      	mov	r0, r4
 80040b4:	f7ff fda2 	bl	8003bfc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b8:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
}
 80040bc:	bd70      	pop	{r4, r5, r6, pc}
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040be:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 80040c2:	f8b4 105e 	ldrh.w	r1, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040c6:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 80040c8:	b289      	uxth	r1, r1
 80040ca:	2900      	cmp	r1, #0
 80040cc:	f43f aeba 	beq.w	8003e44 <HAL_UART_IRQHandler+0x70>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040d0:	1a12      	subs	r2, r2, r0
 80040d2:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 80040d4:	2900      	cmp	r1, #0
 80040d6:	f43f aeb5 	beq.w	8003e44 <HAL_UART_IRQHandler+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040da:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80040de:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e2:	e843 2000 	strex	r0, r2, [r3]
 80040e6:	2800      	cmp	r0, #0
 80040e8:	d1f7      	bne.n	80040da <HAL_UART_IRQHandler+0x306>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80040ea:	4d15      	ldr	r5, [pc, #84]	@ (8004140 <HAL_UART_IRQHandler+0x36c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ec:	f103 0208 	add.w	r2, r3, #8
 80040f0:	e852 2f00 	ldrex	r2, [r2]
 80040f4:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f6:	f103 0608 	add.w	r6, r3, #8
 80040fa:	e846 2000 	strex	r0, r2, [r6]
 80040fe:	2800      	cmp	r0, #0
 8004100:	d1f4      	bne.n	80040ec <HAL_UART_IRQHandler+0x318>
        huart->RxState = HAL_UART_STATE_READY;
 8004102:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8004104:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004106:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800410a:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004110:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	e843 2000 	strex	r0, r2, [r3]
 8004118:	2800      	cmp	r0, #0
 800411a:	d1f7      	bne.n	800410c <HAL_UART_IRQHandler+0x338>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800411c:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800411e:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004120:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004122:	f7fc fd1b 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
}
 8004126:	bd70      	pop	{r4, r5, r6, pc}
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004128:	4291      	cmp	r1, r2
 800412a:	f47f ae8b 	bne.w	8003e44 <HAL_UART_IRQHandler+0x70>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800412e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8004130:	2b81      	cmp	r3, #129	@ 0x81
 8004132:	d0f3      	beq.n	800411c <HAL_UART_IRQHandler+0x348>
}
 8004134:	bd70      	pop	{r4, r5, r6, pc}
 8004136:	bf00      	nop
 8004138:	10000001 	.word	0x10000001
 800413c:	04000120 	.word	0x04000120
 8004140:	effffffe 	.word	0xeffffffe
 8004144:	08003cd5 	.word	0x08003cd5

08004148 <UART_DMARxHalfCplt>:
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004148:	2201      	movs	r2, #1
{
 800414a:	b508      	push	{r3, lr}
 800414c:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800414e:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004150:	6702      	str	r2, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004152:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8004154:	2a01      	cmp	r2, #1
 8004156:	d112      	bne.n	800417e <UART_DMARxHalfCplt+0x36>
    huart->RxXferCount = huart->RxXferSize / 2U;
 8004158:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800415c:	681b      	ldr	r3, [r3, #0]
    huart->RxXferCount = huart->RxXferSize / 2U;
 800415e:	084a      	lsrs	r2, r1, #1
 8004160:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8004164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004166:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8004168:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 800416a:	bf28      	it	cs
 800416c:	f8a0 305e 	strhcs.w	r3, [r0, #94]	@ 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004170:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8004174:	1ac9      	subs	r1, r1, r3
 8004176:	b289      	uxth	r1, r1
 8004178:	f7fc fcf0 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
}
 800417c:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 800417e:	f7ff fd3b 	bl	8003bf8 <HAL_UART_RxHalfCpltCallback>
}
 8004182:	bd08      	pop	{r3, pc}

08004184 <UART_DMAReceiveCplt>:
{
 8004184:	b508      	push	{r3, lr}
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 8004186:	6d03      	ldr	r3, [r0, #80]	@ 0x50
{
 8004188:	4684      	mov	ip, r0
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800418a:	2b81      	cmp	r3, #129	@ 0x81
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800418c:	6dc0      	ldr	r0, [r0, #92]	@ 0x5c
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800418e:	d01d      	beq.n	80041cc <UART_DMAReceiveCplt+0x48>
    huart->RxXferCount = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	6802      	ldr	r2, [r0, #0]
 8004194:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800419c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a0:	e842 3100 	strex	r1, r3, [r2]
 80041a4:	2900      	cmp	r1, #0
 80041a6:	d1f7      	bne.n	8004198 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a8:	f102 0308 	add.w	r3, r2, #8
 80041ac:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041b0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b4:	f102 0e08 	add.w	lr, r2, #8
 80041b8:	e84e 3100 	strex	r1, r3, [lr]
 80041bc:	2900      	cmp	r1, #0
 80041be:	d1f3      	bne.n	80041a8 <UART_DMAReceiveCplt+0x24>
    huart->RxState = HAL_UART_STATE_READY;
 80041c0:	2320      	movs	r3, #32
 80041c2:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041c6:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d017      	beq.n	80041fc <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041cc:	2300      	movs	r3, #0
 80041ce:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041d0:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80041d2:	2a01      	cmp	r2, #1
 80041d4:	d123      	bne.n	800421e <UART_DMAReceiveCplt+0x9a>
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80041d6:	f8dc 2000 	ldr.w	r2, [ip]
    huart->RxXferCount = 0;
 80041da:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80041de:	6c93      	ldr	r3, [r2, #72]	@ 0x48
    if (nb_remaining_rx_data < huart->RxXferSize)
 80041e0:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80041e4:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data < huart->RxXferSize)
 80041e6:	4299      	cmp	r1, r3
      huart->RxXferCount = nb_remaining_rx_data;
 80041e8:	bf88      	it	hi
 80041ea:	f8a0 305e 	strhhi.w	r3, [r0, #94]	@ 0x5e
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041ee:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 80041f2:	1ac9      	subs	r1, r1, r3
 80041f4:	b289      	uxth	r1, r1
 80041f6:	f7fc fcb1 	bl	8000b5c <HAL_UARTEx_RxEventCallback>
}
 80041fa:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fc:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004200:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004204:	e842 3100 	strex	r1, r3, [r2]
 8004208:	2900      	cmp	r1, #0
 800420a:	d0df      	beq.n	80041cc <UART_DMAReceiveCplt+0x48>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420c:	e852 3f00 	ldrex	r3, [r2]
 8004210:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004214:	e842 3100 	strex	r1, r3, [r2]
 8004218:	2900      	cmp	r1, #0
 800421a:	d1ef      	bne.n	80041fc <UART_DMAReceiveCplt+0x78>
 800421c:	e7d6      	b.n	80041cc <UART_DMAReceiveCplt+0x48>
    HAL_UART_RxCpltCallback(huart);
 800421e:	f7ff fce9 	bl	8003bf4 <HAL_UART_RxCpltCallback>
}
 8004222:	bd08      	pop	{r3, pc}

08004224 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004224:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8004226:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004228:	071a      	lsls	r2, r3, #28
 800422a:	d506      	bpl.n	800423a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800422c:	6801      	ldr	r1, [r0, #0]
 800422e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004230:	684a      	ldr	r2, [r1, #4]
 8004232:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004236:	4322      	orrs	r2, r4
 8004238:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800423a:	07dc      	lsls	r4, r3, #31
 800423c:	d506      	bpl.n	800424c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800423e:	6801      	ldr	r1, [r0, #0]
 8004240:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004242:	684a      	ldr	r2, [r1, #4]
 8004244:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004248:	4322      	orrs	r2, r4
 800424a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800424c:	0799      	lsls	r1, r3, #30
 800424e:	d506      	bpl.n	800425e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004250:	6801      	ldr	r1, [r0, #0]
 8004252:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8004254:	684a      	ldr	r2, [r1, #4]
 8004256:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800425a:	4322      	orrs	r2, r4
 800425c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800425e:	075a      	lsls	r2, r3, #29
 8004260:	d506      	bpl.n	8004270 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004262:	6801      	ldr	r1, [r0, #0]
 8004264:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8004266:	684a      	ldr	r2, [r1, #4]
 8004268:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800426c:	4322      	orrs	r2, r4
 800426e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004270:	06dc      	lsls	r4, r3, #27
 8004272:	d506      	bpl.n	8004282 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004274:	6801      	ldr	r1, [r0, #0]
 8004276:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8004278:	688a      	ldr	r2, [r1, #8]
 800427a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800427e:	4322      	orrs	r2, r4
 8004280:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004282:	0699      	lsls	r1, r3, #26
 8004284:	d506      	bpl.n	8004294 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004286:	6801      	ldr	r1, [r0, #0]
 8004288:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800428a:	688a      	ldr	r2, [r1, #8]
 800428c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004290:	4322      	orrs	r2, r4
 8004292:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004294:	065a      	lsls	r2, r3, #25
 8004296:	d50a      	bpl.n	80042ae <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004298:	6801      	ldr	r1, [r0, #0]
 800429a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800429c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800429e:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042a2:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80042a6:	ea42 0204 	orr.w	r2, r2, r4
 80042aa:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042ac:	d00b      	beq.n	80042c6 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042ae:	061b      	lsls	r3, r3, #24
 80042b0:	d506      	bpl.n	80042c0 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042b2:	6802      	ldr	r2, [r0, #0]
 80042b4:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80042b6:	6853      	ldr	r3, [r2, #4]
 80042b8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80042bc:	430b      	orrs	r3, r1
 80042be:	6053      	str	r3, [r2, #4]
}
 80042c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042c4:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042c6:	684a      	ldr	r2, [r1, #4]
 80042c8:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80042ca:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80042ce:	4322      	orrs	r2, r4
 80042d0:	604a      	str	r2, [r1, #4]
 80042d2:	e7ec      	b.n	80042ae <UART_AdvFeatureConfig+0x8a>

080042d4 <UART_CheckIdleState>:
{
 80042d4:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d6:	2300      	movs	r3, #0
{
 80042d8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042da:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80042de:	f7fc fd35 	bl	8000d4c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042e2:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 80042e4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80042e6:	6813      	ldr	r3, [r2, #0]
 80042e8:	071b      	lsls	r3, r3, #28
 80042ea:	d40f      	bmi.n	800430c <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042ec:	6813      	ldr	r3, [r2, #0]
 80042ee:	0759      	lsls	r1, r3, #29
 80042f0:	d431      	bmi.n	8004356 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f2:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80042f4:	2220      	movs	r2, #32
  return HAL_OK;
 80042f6:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 80042f8:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80042fc:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004300:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004302:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8004304:	2300      	movs	r3, #0
 8004306:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800430a:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800430c:	69d3      	ldr	r3, [r2, #28]
 800430e:	0298      	lsls	r0, r3, #10
 8004310:	d4ec      	bmi.n	80042ec <UART_CheckIdleState+0x18>
 8004312:	e00c      	b.n	800432e <UART_CheckIdleState+0x5a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004314:	6819      	ldr	r1, [r3, #0]
 8004316:	461a      	mov	r2, r3
 8004318:	0749      	lsls	r1, r1, #29
 800431a:	d505      	bpl.n	8004328 <UART_CheckIdleState+0x54>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800431c:	69d9      	ldr	r1, [r3, #28]
 800431e:	0708      	lsls	r0, r1, #28
 8004320:	d44a      	bmi.n	80043b8 <UART_CheckIdleState+0xe4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004322:	69d9      	ldr	r1, [r3, #28]
 8004324:	0509      	lsls	r1, r1, #20
 8004326:	d475      	bmi.n	8004414 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	0298      	lsls	r0, r3, #10
 800432c:	d4de      	bmi.n	80042ec <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800432e:	f7fc fd0d 	bl	8000d4c <HAL_GetTick>
 8004332:	1b43      	subs	r3, r0, r5
 8004334:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004338:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800433a:	d3eb      	bcc.n	8004314 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004340:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004344:	e843 2100 	strex	r1, r2, [r3]
 8004348:	2900      	cmp	r1, #0
 800434a:	d1f7      	bne.n	800433c <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 800434c:	2320      	movs	r3, #32
 800434e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8004352:	2003      	movs	r0, #3
 8004354:	e7d6      	b.n	8004304 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004356:	69d3      	ldr	r3, [r2, #28]
 8004358:	025b      	lsls	r3, r3, #9
 800435a:	d4ca      	bmi.n	80042f2 <UART_CheckIdleState+0x1e>
 800435c:	e00d      	b.n	800437a <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	0750      	lsls	r0, r2, #29
 8004362:	d507      	bpl.n	8004374 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004364:	69da      	ldr	r2, [r3, #28]
 8004366:	0711      	lsls	r1, r2, #28
 8004368:	f100 8082 	bmi.w	8004470 <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800436c:	69da      	ldr	r2, [r3, #28]
 800436e:	0512      	lsls	r2, r2, #20
 8004370:	f100 80ac 	bmi.w	80044cc <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004374:	69db      	ldr	r3, [r3, #28]
 8004376:	025b      	lsls	r3, r3, #9
 8004378:	d4bb      	bmi.n	80042f2 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800437a:	f7fc fce7 	bl	8000d4c <HAL_GetTick>
 800437e:	1b43      	subs	r3, r0, r5
 8004380:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004384:	6823      	ldr	r3, [r4, #0]
 8004386:	d3ea      	bcc.n	800435e <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800438c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004390:	e843 2100 	strex	r1, r2, [r3]
 8004394:	2900      	cmp	r1, #0
 8004396:	d1f7      	bne.n	8004388 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004398:	f103 0208 	add.w	r2, r3, #8
 800439c:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043a0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a4:	f103 0008 	add.w	r0, r3, #8
 80043a8:	e840 2100 	strex	r1, r2, [r0]
 80043ac:	2900      	cmp	r1, #0
 80043ae:	d1f3      	bne.n	8004398 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 80043b0:	2320      	movs	r3, #32
 80043b2:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 80043b6:	e7cc      	b.n	8004352 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043b8:	2208      	movs	r2, #8
 80043ba:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043bc:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043c0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c4:	e843 2100 	strex	r1, r2, [r3]
 80043c8:	2900      	cmp	r1, #0
 80043ca:	d1f7      	bne.n	80043bc <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80043cc:	4856      	ldr	r0, [pc, #344]	@ (8004528 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ce:	f103 0208 	add.w	r2, r3, #8
 80043d2:	e852 2f00 	ldrex	r2, [r2]
 80043d6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d8:	f103 0508 	add.w	r5, r3, #8
 80043dc:	e845 2100 	strex	r1, r2, [r5]
 80043e0:	2900      	cmp	r1, #0
 80043e2:	d1f4      	bne.n	80043ce <UART_CheckIdleState+0xfa>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e4:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80043e6:	2a01      	cmp	r2, #1
 80043e8:	d00b      	beq.n	8004402 <UART_CheckIdleState+0x12e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ea:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80043ec:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043ee:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80043f0:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80043f4:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f6:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80043f8:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043fc:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8004400:	e79c      	b.n	800433c <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004402:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004406:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800440a:	e843 2100 	strex	r1, r2, [r3]
 800440e:	2900      	cmp	r1, #0
 8004410:	d1f7      	bne.n	8004402 <UART_CheckIdleState+0x12e>
 8004412:	e7ea      	b.n	80043ea <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004414:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004418:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800441a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800441e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004422:	e843 2100 	strex	r1, r2, [r3]
 8004426:	2900      	cmp	r1, #0
 8004428:	d1f7      	bne.n	800441a <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800442a:	483f      	ldr	r0, [pc, #252]	@ (8004528 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442c:	f103 0208 	add.w	r2, r3, #8
 8004430:	e852 2f00 	ldrex	r2, [r2]
 8004434:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004436:	f103 0508 	add.w	r5, r3, #8
 800443a:	e845 2100 	strex	r1, r2, [r5]
 800443e:	2900      	cmp	r1, #0
 8004440:	d1f4      	bne.n	800442c <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004442:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8004444:	2a01      	cmp	r2, #1
 8004446:	d00a      	beq.n	800445e <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004448:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800444a:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800444c:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800444e:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 8004452:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004456:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004458:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 800445c:	e76e      	b.n	800433c <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004462:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004466:	e843 2100 	strex	r1, r2, [r3]
 800446a:	2900      	cmp	r1, #0
 800446c:	d1f7      	bne.n	800445e <UART_CheckIdleState+0x18a>
 800446e:	e7eb      	b.n	8004448 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004470:	2208      	movs	r2, #8
 8004472:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004474:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004478:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447c:	e843 2100 	strex	r1, r2, [r3]
 8004480:	2900      	cmp	r1, #0
 8004482:	d1f7      	bne.n	8004474 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004484:	4828      	ldr	r0, [pc, #160]	@ (8004528 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004486:	f103 0208 	add.w	r2, r3, #8
 800448a:	e852 2f00 	ldrex	r2, [r2]
 800448e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	f103 0508 	add.w	r5, r3, #8
 8004494:	e845 2100 	strex	r1, r2, [r5]
 8004498:	2900      	cmp	r1, #0
 800449a:	d1f4      	bne.n	8004486 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800449c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 800449e:	2a01      	cmp	r2, #1
 80044a0:	d00b      	beq.n	80044ba <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044a2:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80044a4:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044a6:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80044a8:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80044ac:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ae:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80044b0:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044b4:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 80044b8:	e766      	b.n	8004388 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ba:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044be:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c2:	e843 2100 	strex	r1, r2, [r3]
 80044c6:	2900      	cmp	r1, #0
 80044c8:	d1f7      	bne.n	80044ba <UART_CheckIdleState+0x1e6>
 80044ca:	e7ea      	b.n	80044a2 <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044d0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80044d6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044da:	e843 2100 	strex	r1, r2, [r3]
 80044de:	2900      	cmp	r1, #0
 80044e0:	d1f7      	bne.n	80044d2 <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044e2:	4811      	ldr	r0, [pc, #68]	@ (8004528 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e4:	f103 0208 	add.w	r2, r3, #8
 80044e8:	e852 2f00 	ldrex	r2, [r2]
 80044ec:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	f103 0508 	add.w	r5, r3, #8
 80044f2:	e845 2100 	strex	r1, r2, [r5]
 80044f6:	2900      	cmp	r1, #0
 80044f8:	d1f4      	bne.n	80044e4 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044fa:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80044fc:	2a01      	cmp	r2, #1
 80044fe:	d00a      	beq.n	8004516 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004500:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004502:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8004504:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004506:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 800450a:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800450e:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004510:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8004514:	e738      	b.n	8004388 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004516:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800451a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451e:	e843 2100 	strex	r1, r2, [r3]
 8004522:	2900      	cmp	r1, #0
 8004524:	d1f7      	bne.n	8004516 <UART_CheckIdleState+0x242>
 8004526:	e7eb      	b.n	8004500 <UART_CheckIdleState+0x22c>
 8004528:	effffffe 	.word	0xeffffffe

0800452c <HAL_UART_Init>:
  if (huart == NULL)
 800452c:	2800      	cmp	r0, #0
 800452e:	f000 80dd 	beq.w	80046ec <HAL_UART_Init+0x1c0>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004532:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8004536:	b570      	push	{r4, r5, r6, lr}
 8004538:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 80ce 	beq.w	80046dc <HAL_UART_Init+0x1b0>
  huart->gState = HAL_UART_STATE_BUSY;
 8004540:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8004542:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004544:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8004548:	682b      	ldr	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800454a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  __HAL_UART_DISABLE(huart);
 800454c:	f023 0301 	bic.w	r3, r3, #1
 8004550:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004552:	2a00      	cmp	r2, #0
 8004554:	f040 80be 	bne.w	80046d4 <HAL_UART_Init+0x1a8>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004558:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 800455c:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800455e:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004560:	4313      	orrs	r3, r2
 8004562:	430b      	orrs	r3, r1
 8004564:	69e2      	ldr	r2, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004566:	4977      	ldr	r1, [pc, #476]	@ (8004744 <HAL_UART_Init+0x218>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004568:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800456a:	4001      	ands	r1, r0
 800456c:	430b      	orrs	r3, r1
 800456e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004570:	686b      	ldr	r3, [r5, #4]
 8004572:	68e1      	ldr	r1, [r4, #12]
 8004574:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004578:	430b      	orrs	r3, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800457a:	4973      	ldr	r1, [pc, #460]	@ (8004748 <HAL_UART_Init+0x21c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800457c:	606b      	str	r3, [r5, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800457e:	428d      	cmp	r5, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004580:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004582:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004584:	d068      	beq.n	8004658 <HAL_UART_Init+0x12c>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004586:	68a9      	ldr	r1, [r5, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8004588:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800458a:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 800458e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8004592:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004594:	430b      	orrs	r3, r1
 8004596:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004598:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800459a:	496c      	ldr	r1, [pc, #432]	@ (800474c <HAL_UART_Init+0x220>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800459c:	f023 030f 	bic.w	r3, r3, #15
 80045a0:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045a2:	428d      	cmp	r5, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80045a4:	62eb      	str	r3, [r5, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80045a6:	d02b      	beq.n	8004600 <HAL_UART_Init+0xd4>
 80045a8:	4b69      	ldr	r3, [pc, #420]	@ (8004750 <HAL_UART_Init+0x224>)
 80045aa:	429d      	cmp	r5, r3
 80045ac:	f000 809b 	beq.w	80046e6 <HAL_UART_Init+0x1ba>
 80045b0:	4868      	ldr	r0, [pc, #416]	@ (8004754 <HAL_UART_Init+0x228>)
 80045b2:	2100      	movs	r1, #0
 80045b4:	1a28      	subs	r0, r5, r0
 80045b6:	fab0 f080 	clz	r0, r0
 80045ba:	0940      	lsrs	r0, r0, #5
 80045bc:	0080      	lsls	r0, r0, #2
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045be:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80045c2:	d024      	beq.n	800460e <HAL_UART_Init+0xe2>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80045c4:	f7fe fe62 	bl	800328c <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 80045c8:	2800      	cmp	r0, #0
 80045ca:	d06c      	beq.n	80046a6 <HAL_UART_Init+0x17a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045cc:	4a62      	ldr	r2, [pc, #392]	@ (8004758 <HAL_UART_Init+0x22c>)
 80045ce:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80045d0:	6863      	ldr	r3, [r4, #4]
 80045d2:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045d6:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045da:	fbb0 f0f1 	udiv	r0, r0, r1
 80045de:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80045e2:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045e6:	f1a0 0310 	sub.w	r3, r0, #16
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d853      	bhi.n	8004696 <HAL_UART_Init+0x16a>
  huart->RxISR = NULL;
 80045ee:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80045f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
        huart->Instance->BRR = (uint16_t)usartdiv;
 80045f4:	6822      	ldr	r2, [r4, #0]
 80045f6:	60d0      	str	r0, [r2, #12]
  huart->RxISR = NULL;
 80045f8:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 80045fa:	66a1      	str	r1, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80045fc:	67a3      	str	r3, [r4, #120]	@ 0x78
  return ret;
 80045fe:	e058      	b.n	80046b2 <HAL_UART_Init+0x186>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004600:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004604:	f04f 0001 	mov.w	r0, #1
 8004608:	f04f 0100 	mov.w	r1, #0
 800460c:	d1da      	bne.n	80045c4 <HAL_UART_Init+0x98>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800460e:	f7fe fe3d 	bl	800328c <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 8004612:	2800      	cmp	r0, #0
 8004614:	d047      	beq.n	80046a6 <HAL_UART_Init+0x17a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004616:	4b50      	ldr	r3, [pc, #320]	@ (8004758 <HAL_UART_Init+0x22c>)
 8004618:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800461a:	6862      	ldr	r2, [r4, #4]
 800461c:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8004620:	0853      	lsrs	r3, r2, #1
 8004622:	fbb0 f0f1 	udiv	r0, r0, r1
 8004626:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800462a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800462e:	f64f 71ef 	movw	r1, #65519	@ 0xffef
 8004632:	f1a3 0210 	sub.w	r2, r3, #16
 8004636:	428a      	cmp	r2, r1
 8004638:	d82d      	bhi.n	8004696 <HAL_UART_Init+0x16a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800463a:	f023 010f 	bic.w	r1, r3, #15
 800463e:	b289      	uxth	r1, r1
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004640:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004644:	430b      	orrs	r3, r1
  huart->NbRxDataToProcess = 1;
 8004646:	f04f 1001 	mov.w	r0, #65537	@ 0x10001
  huart->RxISR = NULL;
 800464a:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 800464c:	6822      	ldr	r2, [r4, #0]
 800464e:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8004650:	6761      	str	r1, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8004652:	66a0      	str	r0, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8004654:	67a1      	str	r1, [r4, #120]	@ 0x78
  return ret;
 8004656:	e02c      	b.n	80046b2 <HAL_UART_Init+0x186>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004658:	68aa      	ldr	r2, [r5, #8]
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800465a:	2100      	movs	r1, #0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800465c:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 8004660:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 8004664:	431a      	orrs	r2, r3
 8004666:	60aa      	str	r2, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004668:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800466a:	f023 030f 	bic.w	r3, r3, #15
 800466e:	4303      	orrs	r3, r0
 8004670:	62eb      	str	r3, [r5, #44]	@ 0x2c
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8004672:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004676:	f7fe fe09 	bl	800328c <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
 800467a:	4603      	mov	r3, r0
 800467c:	2800      	cmp	r0, #0
 800467e:	d037      	beq.n	80046f0 <HAL_UART_Init+0x1c4>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004680:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004682:	4a35      	ldr	r2, [pc, #212]	@ (8004758 <HAL_UART_Init+0x22c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004684:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004686:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800468a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800468e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004692:	428b      	cmp	r3, r1
 8004694:	d233      	bcs.n	80046fe <HAL_UART_Init+0x1d2>
  huart->RxISR = NULL;
 8004696:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8004698:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
}
 800469c:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800469e:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 80046a0:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80046a2:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80046a4:	bd70      	pop	{r4, r5, r6, pc}
  huart->NbRxDataToProcess = 1;
 80046a6:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
  huart->TxISR = NULL;
 80046aa:	e9c4 001d 	strd	r0, r0, [r4, #116]	@ 0x74
        huart->Instance->BRR = brrtemp;
 80046ae:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80046b0:	66a3      	str	r3, [r4, #104]	@ 0x68
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046b2:	6853      	ldr	r3, [r2, #4]
  return (UART_CheckIdleState(huart));
 80046b4:	4620      	mov	r0, r4
}
 80046b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ba:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80046be:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046c0:	6893      	ldr	r3, [r2, #8]
 80046c2:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80046c6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80046c8:	6813      	ldr	r3, [r2, #0]
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80046d0:	f7ff be00 	b.w	80042d4 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 80046d4:	4620      	mov	r0, r4
 80046d6:	f7ff fda5 	bl	8004224 <UART_AdvFeatureConfig>
 80046da:	e73d      	b.n	8004558 <HAL_UART_Init+0x2c>
    huart->Lock = HAL_UNLOCKED;
 80046dc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80046e0:	f7fc f956 	bl	8000990 <HAL_UART_MspInit>
 80046e4:	e72c      	b.n	8004540 <HAL_UART_Init+0x14>
 80046e6:	2002      	movs	r0, #2
 80046e8:	2100      	movs	r1, #0
 80046ea:	e768      	b.n	80045be <HAL_UART_Init+0x92>
}
 80046ec:	2001      	movs	r0, #1
 80046ee:	4770      	bx	lr
  huart->NbRxDataToProcess = 1;
 80046f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
  huart->TxISR = NULL;
 80046f4:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
          huart->Instance->BRR = usartdiv;
 80046f8:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 80046fa:	66a1      	str	r1, [r4, #104]	@ 0x68
  return ret;
 80046fc:	e7d9      	b.n	80046b2 <HAL_UART_Init+0x186>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80046fe:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8004702:	d8c8      	bhi.n	8004696 <HAL_UART_Init+0x16a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004704:	2600      	movs	r6, #0
 8004706:	4633      	mov	r3, r6
 8004708:	4631      	mov	r1, r6
 800470a:	f7fb fdc5 	bl	8000298 <__aeabi_uldivmod>
 800470e:	0209      	lsls	r1, r1, #8
 8004710:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 8004714:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004718:	0200      	lsls	r0, r0, #8
 800471a:	eb10 000c 	adds.w	r0, r0, ip
 800471e:	462a      	mov	r2, r5
 8004720:	4633      	mov	r3, r6
 8004722:	f141 0100 	adc.w	r1, r1, #0
 8004726:	f7fb fdb7 	bl	8000298 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800472a:	4b0c      	ldr	r3, [pc, #48]	@ (800475c <HAL_UART_Init+0x230>)
 800472c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8004730:	429a      	cmp	r2, r3
 8004732:	d8b0      	bhi.n	8004696 <HAL_UART_Init+0x16a>
  huart->NbRxDataToProcess = 1;
 8004734:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
          huart->Instance->BRR = usartdiv;
 8004738:	6822      	ldr	r2, [r4, #0]
 800473a:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 800473c:	e9c4 661d 	strd	r6, r6, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8004740:	66a3      	str	r3, [r4, #104]	@ 0x68
  return ret;
 8004742:	e7b6      	b.n	80046b2 <HAL_UART_Init+0x186>
 8004744:	cfff69f3 	.word	0xcfff69f3
 8004748:	44002400 	.word	0x44002400
 800474c:	40013800 	.word	0x40013800
 8004750:	40004400 	.word	0x40004400
 8004754:	40004800 	.word	0x40004800
 8004758:	08005a9c 	.word	0x08005a9c
 800475c:	000ffcff 	.word	0x000ffcff

08004760 <UART_Start_Receive_DMA>:
{
 8004760:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004762:	2500      	movs	r5, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004764:	2622      	movs	r6, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004766:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
{
 800476a:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 800476c:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize = Size;
 800476e:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004772:	f8c0 608c 	str.w	r6, [r0, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 8004776:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 800477a:	b1e8      	cbz	r0, 80047b8 <UART_Start_Receive_DMA+0x58>
    huart->hdmarx->XferAbortCallback = NULL;
 800477c:	66c5      	str	r5, [r0, #108]	@ 0x6c
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800477e:	4d2d      	ldr	r5, [pc, #180]	@ (8004834 <UART_Start_Receive_DMA+0xd4>)
 8004780:	4613      	mov	r3, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004782:	68a2      	ldr	r2, [r4, #8]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004784:	6605      	str	r5, [r0, #96]	@ 0x60
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004786:	4d2c      	ldr	r5, [pc, #176]	@ (8004838 <UART_Start_Receive_DMA+0xd8>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004788:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800478c:	6645      	str	r5, [r0, #100]	@ 0x64
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800478e:	4d2b      	ldr	r5, [pc, #172]	@ (800483c <UART_Start_Receive_DMA+0xdc>)
 8004790:	6685      	str	r5, [r0, #104]	@ 0x68
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004792:	d037      	beq.n	8004804 <UART_Start_Receive_DMA+0xa4>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004794:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8004796:	0612      	lsls	r2, r2, #24
 8004798:	d53c      	bpl.n	8004814 <UART_Start_Receive_DMA+0xb4>
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 800479a:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 800479c:	2a00      	cmp	r2, #0
 800479e:	d041      	beq.n	8004824 <UART_Start_Receive_DMA+0xc4>
 80047a0:	6812      	ldr	r2, [r2, #0]
 80047a2:	2a00      	cmp	r2, #0
 80047a4:	d03e      	beq.n	8004824 <UART_Start_Receive_DMA+0xc4>
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 80047a6:	6093      	str	r3, [r2, #8]
          (uint32_t)&huart->Instance->RDR;
 80047a8:	6823      	ldr	r3, [r4, #0]
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 80047aa:	6111      	str	r1, [r2, #16]
          (uint32_t)&huart->Instance->RDR;
 80047ac:	3324      	adds	r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 80047ae:	60d3      	str	r3, [r2, #12]
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 80047b0:	f7fc fe72 	bl	8001498 <HAL_DMAEx_List_Start_IT>
    if (status != HAL_OK)
 80047b4:	2800      	cmp	r0, #0
 80047b6:	d135      	bne.n	8004824 <UART_Start_Receive_DMA+0xc4>
  if (huart->Init.Parity != UART_PARITY_NONE)
 80047b8:	6923      	ldr	r3, [r4, #16]
 80047ba:	b14b      	cbz	r3, 80047d0 <UART_Start_Receive_DMA+0x70>
 80047bc:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047be:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c6:	e843 2100 	strex	r1, r2, [r3]
 80047ca:	2900      	cmp	r1, #0
 80047cc:	d1f7      	bne.n	80047be <UART_Start_Receive_DMA+0x5e>
 80047ce:	e000      	b.n	80047d2 <UART_Start_Receive_DMA+0x72>
 80047d0:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d2:	f103 0208 	add.w	r2, r3, #8
 80047d6:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047da:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047de:	f103 0008 	add.w	r0, r3, #8
 80047e2:	e840 2100 	strex	r1, r2, [r0]
 80047e6:	2900      	cmp	r1, #0
 80047e8:	d1f3      	bne.n	80047d2 <UART_Start_Receive_DMA+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ea:	f103 0208 	add.w	r2, r3, #8
 80047ee:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f6:	f103 0108 	add.w	r1, r3, #8
 80047fa:	e841 2000 	strex	r0, r2, [r1]
 80047fe:	2800      	cmp	r0, #0
 8004800:	d1f3      	bne.n	80047ea <UART_Start_Receive_DMA+0x8a>
}
 8004802:	bd70      	pop	{r4, r5, r6, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004804:	6922      	ldr	r2, [r4, #16]
 8004806:	2a00      	cmp	r2, #0
 8004808:	d1c4      	bne.n	8004794 <UART_Start_Receive_DMA+0x34>
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800480a:	6d02      	ldr	r2, [r0, #80]	@ 0x50
      nbByte = Size * 2U;
 800480c:	005b      	lsls	r3, r3, #1
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800480e:	0612      	lsls	r2, r2, #24
      nbByte = Size * 2U;
 8004810:	b29b      	uxth	r3, r3
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8004812:	d4c2      	bmi.n	800479a <UART_Start_Receive_DMA+0x3a>
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 8004814:	6825      	ldr	r5, [r4, #0]
 8004816:	460a      	mov	r2, r1
 8004818:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 800481c:	f7fc fcb6 	bl	800118c <HAL_DMA_Start_IT>
    if (status != HAL_OK)
 8004820:	2800      	cmp	r0, #0
 8004822:	d0c9      	beq.n	80047b8 <UART_Start_Receive_DMA+0x58>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004824:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 8004826:	2320      	movs	r3, #32
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004828:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
      return HAL_ERROR;
 800482c:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 800482e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 8004832:	bd70      	pop	{r4, r5, r6, pc}
 8004834:	08004185 	.word	0x08004185
 8004838:	08004149 	.word	0x08004149
 800483c:	08003c01 	.word	0x08003c01

08004840 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop

08004844 <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop

08004848 <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop

0800484c <HAL_UARTEx_EnableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800484c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8004850:	2a01      	cmp	r2, #1
 8004852:	d032      	beq.n	80048ba <HAL_UARTEx_EnableFifoMode+0x6e>

  huart->gState = HAL_UART_STATE_BUSY;
 8004854:	4603      	mov	r3, r0
 8004856:	2124      	movs	r1, #36	@ 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8004858:	f04f 5c00 	mov.w	ip, #536870912	@ 0x20000000
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800485c:	6802      	ldr	r2, [r0, #0]
{
 800485e:	b5f0      	push	{r4, r5, r6, r7, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8004860:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004864:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004866:	6814      	ldr	r4, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004868:	ea41 010c 	orr.w	r1, r1, ip
  __HAL_UART_DISABLE(huart);
 800486c:	f024 0401 	bic.w	r4, r4, #1
 8004870:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8004872:	f8c3 c064 	str.w	ip, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004876:	6011      	str	r1, [r2, #0]
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004878:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800487a:	6892      	ldr	r2, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800487c:	4e10      	ldr	r6, [pc, #64]	@ (80048c0 <HAL_UARTEx_EnableFifoMode+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800487e:	ea4f 7e52 	mov.w	lr, r2, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004882:	f3c1 6c42 	ubfx	ip, r1, #25, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004886:	4d0f      	ldr	r5, [pc, #60]	@ (80048c4 <HAL_UARTEx_EnableFifoMode+0x78>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004888:	f816 100e 	ldrb.w	r1, [r6, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800488c:	f816 200c 	ldrb.w	r2, [r6, ip]
                               (uint16_t)denominator[rx_fifo_threshold];
 8004890:	f815 400c 	ldrb.w	r4, [r5, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004894:	f815 600e 	ldrb.w	r6, [r5, lr]
  __HAL_UNLOCK(huart);
 8004898:	2000      	movs	r0, #0
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800489a:	00c9      	lsls	r1, r1, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800489c:	00d2      	lsls	r2, r2, #3
  huart->gState = HAL_UART_STATE_READY;
 800489e:	2720      	movs	r7, #32
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048a0:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048a4:	fbb2 f2f4 	udiv	r2, r2, r4
  __HAL_UNLOCK(huart);
 80048a8:	f883 0084 	strb.w	r0, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 80048ac:	f8c3 7088 	str.w	r7, [r3, #136]	@ 0x88
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048b0:	f8a3 106a 	strh.w	r1, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80048b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 80048ba:	2002      	movs	r0, #2
}
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	08005abc 	.word	0x08005abc
 80048c4:	08005ab4 	.word	0x08005ab4

080048c8 <HAL_UARTEx_SetTxFifoThreshold>:
  __HAL_LOCK(huart);
 80048c8:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80048cc:	2a01      	cmp	r2, #1
 80048ce:	d037      	beq.n	8004940 <HAL_UARTEx_SetTxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80048d0:	4603      	mov	r3, r0
 80048d2:	2024      	movs	r0, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048d4:	681a      	ldr	r2, [r3, #0]
{
 80048d6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80048d8:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048dc:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80048de:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80048e0:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
  __HAL_UART_DISABLE(huart);
 80048e2:	f020 0001 	bic.w	r0, r0, #1
 80048e6:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80048e8:	6890      	ldr	r0, [r2, #8]
 80048ea:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 80048ee:	4301      	orrs	r1, r0
 80048f0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80048f2:	b315      	cbz	r5, 800493a <HAL_UARTEx_SetTxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80048f4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80048f6:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80048f8:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048fc:	4911      	ldr	r1, [pc, #68]	@ (8004944 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
                               (uint16_t)denominator[tx_fifo_threshold];
 80048fe:	4d12      	ldr	r5, [pc, #72]	@ (8004948 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004900:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004904:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004908:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800490c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8004910:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004914:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004916:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004918:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800491c:	fbb1 f1f5 	udiv	r1, r1, r5
 8004920:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8004924:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 8004926:	2520      	movs	r5, #32
 8004928:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800492c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800492e:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8004932:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8004934:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8004938:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800493a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800493c:	4608      	mov	r0, r1
 800493e:	e7ef      	b.n	8004920 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8004940:	2002      	movs	r0, #2
}
 8004942:	4770      	bx	lr
 8004944:	08005abc 	.word	0x08005abc
 8004948:	08005ab4 	.word	0x08005ab4

0800494c <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800494c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8004950:	2a01      	cmp	r2, #1
 8004952:	d037      	beq.n	80049c4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8004954:	4603      	mov	r3, r0
 8004956:	2024      	movs	r0, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004958:	681a      	ldr	r2, [r3, #0]
{
 800495a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800495c:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004960:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004962:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004964:	6e5d      	ldr	r5, [r3, #100]	@ 0x64
  __HAL_UART_DISABLE(huart);
 8004966:	f020 0001 	bic.w	r0, r0, #1
 800496a:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800496c:	6890      	ldr	r0, [r2, #8]
 800496e:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 8004972:	4301      	orrs	r1, r0
 8004974:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004976:	b315      	cbz	r5, 80049be <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004978:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800497a:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800497c:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004980:	4911      	ldr	r1, [pc, #68]	@ (80049c8 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
                               (uint16_t)denominator[tx_fifo_threshold];
 8004982:	4d12      	ldr	r5, [pc, #72]	@ (80049cc <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004984:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004988:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800498c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004990:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8004994:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004998:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800499a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800499c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80049a0:	fbb1 f1f5 	udiv	r1, r1, r5
 80049a4:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 80049a8:	2100      	movs	r1, #0
  huart->gState = HAL_UART_STATE_READY;
 80049aa:	2520      	movs	r5, #32
 80049ac:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049b0:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80049b2:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 80049b6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80049b8:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 80049bc:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80049be:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80049c0:	4608      	mov	r0, r1
 80049c2:	e7ef      	b.n	80049a4 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80049c4:	2002      	movs	r0, #2
}
 80049c6:	4770      	bx	lr
 80049c8:	08005abc 	.word	0x08005abc
 80049cc:	08005ab4 	.word	0x08005ab4

080049d0 <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 80049d0:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80049d2:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
 80049d6:	2e20      	cmp	r6, #32
 80049d8:	d103      	bne.n	80049e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
    if ((pData == NULL) || (Size == 0U))
 80049da:	b101      	cbz	r1, 80049de <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
 80049dc:	b91a      	cbnz	r2, 80049e6 <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      return HAL_ERROR;
 80049de:	2001      	movs	r0, #1
}
 80049e0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 80049e2:	2002      	movs	r0, #2
}
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80049e6:	2501      	movs	r5, #1
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049e8:	2300      	movs	r3, #0
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80049ea:	66c5      	str	r5, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049ec:	6703      	str	r3, [r0, #112]	@ 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80049ee:	4604      	mov	r4, r0
 80049f0:	f7ff feb6 	bl	8004760 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 80049f4:	2800      	cmp	r0, #0
 80049f6:	d1f3      	bne.n	80049e0 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049f8:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80049fa:	42ab      	cmp	r3, r5
 80049fc:	d1ef      	bne.n	80049de <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049fe:	2310      	movs	r3, #16
 8004a00:	6822      	ldr	r2, [r4, #0]
 8004a02:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a04:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a08:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	e842 3100 	strex	r1, r3, [r2]
 8004a10:	2900      	cmp	r1, #0
 8004a12:	d1f7      	bne.n	8004a04 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
}
 8004a14:	bd70      	pop	{r4, r5, r6, pc}
 8004a16:	bf00      	nop

08004a18 <IAP_Init>:
/**
 * @brief Initialize IAP module
 * @details Initializes UART and loads config for dual-image management
 */
void IAP_Init(void)
{
 8004a18:	b508      	push	{r3, lr}
    IAP_UART_Init();
    
    /* Load or initialize dual-image config */
    if (Config_Read(&g_config) != 0) {
 8004a1a:	4806      	ldr	r0, [pc, #24]	@ (8004a34 <IAP_Init+0x1c>)
 8004a1c:	f000 f950 	bl	8004cc0 <Config_Read>
 8004a20:	b900      	cbnz	r0, 8004a24 <IAP_Init+0xc>
//        HAL_UART_Transmit(&huart1, (uint8_t*)"Config invalid, init...\r\n", 25, 100);
        Config_Init();
        Config_Read(&g_config);
    }
    
}
 8004a22:	bd08      	pop	{r3, pc}
        Config_Init();
 8004a24:	f000 f9ba 	bl	8004d9c <Config_Init>
}
 8004a28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Config_Read(&g_config);
 8004a2c:	4801      	ldr	r0, [pc, #4]	@ (8004a34 <IAP_Init+0x1c>)
 8004a2e:	f000 b947 	b.w	8004cc0 <Config_Read>
 8004a32:	bf00      	nop
 8004a34:	200001d8 	.word	0x200001d8

08004a38 <IAP_RunApp>:
 * 
 * @return 0 if successful (should never return), -1 if no valid image
 * @note This function should never return if application is valid
 */
int8_t IAP_RunApp(void)
{
 8004a38:	b538      	push	{r3, r4, r5, lr}
    /* Select boot image using dual-image logic */
    uint32_t boot_address = Select_Boot_Image(&g_config);
 8004a3a:	483a      	ldr	r0, [pc, #232]	@ (8004b24 <IAP_RunApp+0xec>)
 8004a3c:	f000 fa28 	bl	8004e90 <Select_Boot_Image>
    
    /* Send boot_address to host PC via UART1 as string */
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" : 
 8004a40:	4b39      	ldr	r3, [pc, #228]	@ (8004b28 <IAP_RunApp+0xf0>)
    uint32_t boot_address = Select_Boot_Image(&g_config);
 8004a42:	4604      	mov	r4, r0
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" : 
 8004a44:	4298      	cmp	r0, r3
 8004a46:	d068      	beq.n	8004b1a <IAP_RunApp+0xe2>
 8004a48:	f503 4340 	add.w	r3, r3, #49152	@ 0xc000
 8004a4c:	4298      	cmp	r0, r3
 8004a4e:	d056      	beq.n	8004afe <IAP_RunApp+0xc6>
                           (boot_address == 0x08014000) ? "0x08014000\r\n" : "0x00000000\r\n";
    HAL_UART_Transmit(&huart1, (uint8_t *)"Burn to ", strlen("Burn to "), 100);
 8004a50:	2364      	movs	r3, #100	@ 0x64
 8004a52:	2208      	movs	r2, #8
 8004a54:	4935      	ldr	r1, [pc, #212]	@ (8004b2c <IAP_RunApp+0xf4>)
 8004a56:	4836      	ldr	r0, [pc, #216]	@ (8004b30 <IAP_RunApp+0xf8>)
 8004a58:	f7fe ff6a 	bl	8003930 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)addr_str, strlen(addr_str), 100);
 8004a5c:	2364      	movs	r3, #100	@ 0x64
 8004a5e:	220c      	movs	r2, #12
 8004a60:	4934      	ldr	r1, [pc, #208]	@ (8004b34 <IAP_RunApp+0xfc>)
 8004a62:	4833      	ldr	r0, [pc, #204]	@ (8004b30 <IAP_RunApp+0xf8>)
 8004a64:	f7fe ff64 	bl	8003930 <HAL_UART_Transmit>

    if (boot_address == 0) {
 8004a68:	2c00      	cmp	r4, #0
 8004a6a:	d058      	beq.n	8004b1e <IAP_RunApp+0xe6>
        return -1;
    }
    
    /* Read application's initial stack pointer */
    uint32_t sp = (*(__IO uint32_t*)boot_address);
 8004a6c:	6823      	ldr	r3, [r4, #0]
    
    /* Validate stack pointer (STM32H503 SRAM: 0x20000000-0x20008000, 32KB) */
    if (sp >= 0x20000000 && sp <= 0x20008000)
 8004a6e:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8004a72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a76:	d852      	bhi.n	8004b1e <IAP_RunApp+0xe6>
    {
        HAL_Delay(10);
 8004a78:	200a      	movs	r0, #10
 8004a7a:	f7fc f96d 	bl	8000d58 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 8004a7e:	b672      	cpsid	i
        
        /* 1. Disable global interrupts */
        __disable_irq();
        
        /* 2. De-initialize peripherals */
        HAL_UART_MspDeInit(&huart1);
 8004a80:	482b      	ldr	r0, [pc, #172]	@ (8004b30 <IAP_RunApp+0xf8>)
 8004a82:	f7fc f847 	bl	8000b14 <HAL_UART_MspDeInit>
        HAL_DeInit();
        
        /* 3. Disable SysTick */
        SysTick->CTRL = 0;
 8004a86:	2500      	movs	r5, #0
        HAL_DeInit();
 8004a88:	f7fc f8b4 	bl	8000bf4 <HAL_DeInit>
        SysTick->VAL = 0;
        
        /* 4. Clear all pending interrupts */
        for (uint8_t i = 0; i < 8; i++)
        {
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004a8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
        SysTick->CTRL = 0;
 8004a90:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004a94:	4b28      	ldr	r3, [pc, #160]	@ (8004b38 <IAP_RunApp+0x100>)
            NVIC->ICPR[i] = 0xFFFFFFFF;
        }
        
        /* 5. Set vector table offset to application address */
        SCB->VTOR = boot_address;
 8004a96:	4829      	ldr	r0, [pc, #164]	@ (8004b3c <IAP_RunApp+0x104>)
        SysTick->CTRL = 0;
 8004a98:	610d      	str	r5, [r1, #16]
        SysTick->LOAD = 0;
 8004a9a:	614d      	str	r5, [r1, #20]
        SysTick->VAL = 0;
 8004a9c:	618d      	str	r5, [r1, #24]
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004a9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004aa2:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004aa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004aaa:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004aae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ab2:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ab6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004aba:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004abe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ac2:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ac6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004aca:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ace:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ad2:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
            NVIC->ICER[i] = 0xFFFFFFFF;
 8004ad6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
            NVIC->ICPR[i] = 0xFFFFFFFF;
 8004ada:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
        SCB->VTOR = boot_address;
 8004ade:	6084      	str	r4, [r0, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8004ae0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004ae4:	f3bf 8f6f 	isb	sy
        SCB_CleanInvalidateDCache();
        SCB_DisableDCache();
        #endif
        
        /* 7. Set main stack pointer */
        __set_MSP(*(__IO uint32_t*) boot_address);
 8004ae8:	6823      	ldr	r3, [r4, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8004aea:	f383 8808 	msr	MSP, r3
        
        /* 8. Get reset vector address and jump */
        JumpAddress = *(__IO uint32_t*) (boot_address + 4);
 8004aee:	4914      	ldr	r1, [pc, #80]	@ (8004b40 <IAP_RunApp+0x108>)
 8004af0:	6863      	ldr	r3, [r4, #4]
        Jump_To_Application = (pFunction) JumpAddress;
 8004af2:	4a14      	ldr	r2, [pc, #80]	@ (8004b44 <IAP_RunApp+0x10c>)
        JumpAddress = *(__IO uint32_t*) (boot_address + 4);
 8004af4:	600b      	str	r3, [r1, #0]
        Jump_To_Application = (pFunction) JumpAddress;
 8004af6:	6013      	str	r3, [r2, #0]
        
        /* 9. Jump to application */
        Jump_To_Application();
 8004af8:	4798      	blx	r3
        
        return 0;
 8004afa:	4628      	mov	r0, r5
    }
    else
    {
        return -1;
    }
}
 8004afc:	bd38      	pop	{r3, r4, r5, pc}
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" : 
 8004afe:	4d12      	ldr	r5, [pc, #72]	@ (8004b48 <IAP_RunApp+0x110>)
    HAL_UART_Transmit(&huart1, (uint8_t *)"Burn to ", strlen("Burn to "), 100);
 8004b00:	2364      	movs	r3, #100	@ 0x64
 8004b02:	2208      	movs	r2, #8
 8004b04:	4909      	ldr	r1, [pc, #36]	@ (8004b2c <IAP_RunApp+0xf4>)
 8004b06:	480a      	ldr	r0, [pc, #40]	@ (8004b30 <IAP_RunApp+0xf8>)
 8004b08:	f7fe ff12 	bl	8003930 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)addr_str, strlen(addr_str), 100);
 8004b0c:	2364      	movs	r3, #100	@ 0x64
 8004b0e:	220c      	movs	r2, #12
 8004b10:	4629      	mov	r1, r5
 8004b12:	4807      	ldr	r0, [pc, #28]	@ (8004b30 <IAP_RunApp+0xf8>)
 8004b14:	f7fe ff0c 	bl	8003930 <HAL_UART_Transmit>
    if (boot_address == 0) {
 8004b18:	e7a8      	b.n	8004a6c <IAP_RunApp+0x34>
    const char *addr_str = (boot_address == 0x08008000) ? "0x08008000\r\n" : 
 8004b1a:	4d0c      	ldr	r5, [pc, #48]	@ (8004b4c <IAP_RunApp+0x114>)
 8004b1c:	e7f0      	b.n	8004b00 <IAP_RunApp+0xc8>
        return -1;
 8004b1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8004b22:	bd38      	pop	{r3, r4, r5, pc}
 8004b24:	200001d8 	.word	0x200001d8
 8004b28:	08008000 	.word	0x08008000
 8004b2c:	08005ae4 	.word	0x08005ae4
 8004b30:	20000140 	.word	0x20000140
 8004b34:	08005af0 	.word	0x08005af0
 8004b38:	e000e100 	.word	0xe000e100
 8004b3c:	e000ed00 	.word	0xe000ed00
 8004b40:	200001f0 	.word	0x200001f0
 8004b44:	200001f4 	.word	0x200001f4
 8004b48:	08005ac4 	.word	0x08005ac4
 8004b4c:	08005ad4 	.word	0x08005ad4

08004b50 <IAP_Update>:
 * 7. On failure: Keep old image active
 * 
 * @return 0 on success, -1 on erase failure, -2 on timeout, -3 on no data
 */
int8_t IAP_Update(void)
{
 8004b50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t start_time;
    HAL_StatusTypeDef status;
    uint8_t consecutive_idle = 0;
    
    /* Reload config in case it changed */
    Config_Read(&g_config);
 8004b54:	4850      	ldr	r0, [pc, #320]	@ (8004c98 <IAP_Update+0x148>)
 8004b56:	f000 f8b3 	bl	8004cc0 <Config_Read>
    
    /* Select update target (always the inactive image) */
    uint8_t target_image = Select_Update_Target(&g_config);
 8004b5a:	484f      	ldr	r0, [pc, #316]	@ (8004c98 <IAP_Update+0x148>)
 8004b5c:	f000 fa10 	bl	8004f80 <Select_Update_Target>
 8004b60:	4682      	mov	sl, r0
    g_update_target_addr = Get_Update_Address(&g_config);
 8004b62:	484d      	ldr	r0, [pc, #308]	@ (8004c98 <IAP_Update+0x148>)
 8004b64:	f000 fa12 	bl	8004f8c <Get_Update_Address>
 8004b68:	4602      	mov	r2, r0
    
    /* Set flag: Enter Update mode */
    UART1_in_update_mode = 1;
 8004b6a:	2301      	movs	r3, #1
    g_update_target_addr = Get_Update_Address(&g_config);
 8004b6c:	494b      	ldr	r1, [pc, #300]	@ (8004c9c <IAP_Update+0x14c>)
    UART1_in_update_mode = 1;
 8004b6e:	f8df b148 	ldr.w	fp, [pc, #328]	@ 8004cb8 <IAP_Update+0x168>
    g_update_target_addr = Get_Update_Address(&g_config);
 8004b72:	600a      	str	r2, [r1, #0]
    
    /* 1. Mark update started (protection against power loss) */
    Update_Start(&g_config, target_image);
 8004b74:	4848      	ldr	r0, [pc, #288]	@ (8004c98 <IAP_Update+0x148>)
 8004b76:	4651      	mov	r1, sl
    UART1_in_update_mode = 1;
 8004b78:	f88b 3000 	strb.w	r3, [fp]
    Update_Start(&g_config, target_image);
 8004b7c:	f000 fa12 	bl	8004fa4 <Update_Start>
    
    /* 2. Initialize protocol layer */
    Protocol_IAP_Init();
 8004b80:	f000 fa78 	bl	8005074 <Protocol_IAP_Init>
    
    /* 3. Send target image info to host PC (0=A, 1=B) */
    /* Host should send app_a.bin for target=0, app_b.bin for target=1 */
     HAL_UART_Transmit(&huart1, (uint8_t *)"fireware start:", strlen("fireware start:"), 100);
 8004b84:	2364      	movs	r3, #100	@ 0x64
 8004b86:	220f      	movs	r2, #15
 8004b88:	4945      	ldr	r1, [pc, #276]	@ (8004ca0 <IAP_Update+0x150>)
 8004b8a:	4846      	ldr	r0, [pc, #280]	@ (8004ca4 <IAP_Update+0x154>)
 8004b8c:	f7fe fed0 	bl	8003930 <HAL_UART_Transmit>
    const char *target_addr_str = (target_image == 0) ? "0x08008000\r\n" : "0x08014000\r\n";
    HAL_UART_Transmit(&huart1, (uint8_t*)target_addr_str, strlen(target_addr_str), 100);
 8004b90:	4f44      	ldr	r7, [pc, #272]	@ (8004ca4 <IAP_Update+0x154>)
    const char *target_addr_str = (target_image == 0) ? "0x08008000\r\n" : "0x08014000\r\n";
 8004b92:	4b45      	ldr	r3, [pc, #276]	@ (8004ca8 <IAP_Update+0x158>)
 8004b94:	4945      	ldr	r1, [pc, #276]	@ (8004cac <IAP_Update+0x15c>)
    HAL_UART_Transmit(&huart1, (uint8_t*)target_addr_str, strlen(target_addr_str), 100);
 8004b96:	220c      	movs	r2, #12
 8004b98:	f1ba 0f00 	cmp.w	sl, #0
 8004b9c:	bf08      	it	eq
 8004b9e:	4619      	moveq	r1, r3
 8004ba0:	4638      	mov	r0, r7
 8004ba2:	2364      	movs	r3, #100	@ 0x64
 8004ba4:	f7fe fec4 	bl	8003930 <HAL_UART_Transmit>
    
    if (!Erase_Image(target_image))
 8004ba8:	4650      	mov	r0, sl
 8004baa:	f000 fa15 	bl	8004fd8 <Erase_Image>
 8004bae:	2800      	cmp	r0, #0
 8004bb0:	d065      	beq.n	8004c7e <IAP_Update+0x12e>
        Update_Failed(&g_config);
        UART1_in_update_mode = 0;
        return -1;
    }
    
    start_time = HAL_GetTick();
 8004bb2:	f7fc f8cb 	bl	8000d4c <HAL_GetTick>
    
    /* 4. Start first DMA reception */
    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8004bb6:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
    start_time = HAL_GetTick();
 8004bba:	4606      	mov	r6, r0
    status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8004bbc:	493c      	ldr	r1, [pc, #240]	@ (8004cb0 <IAP_Update+0x160>)
 8004bbe:	4638      	mov	r0, r7
 8004bc0:	f7ff ff06 	bl	80049d0 <HAL_UARTEx_ReceiveToIdle_DMA>
    if (status != HAL_OK) {
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	d15a      	bne.n	8004c7e <IAP_Update+0x12e>
        Update_Failed(&g_config);
        UART1_in_update_mode = 0;
        return -1;
    }
    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8004bc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
            Update_Failed(&g_config);
            UART1_in_update_mode = 0;
            return -2;
        }
        
        if(UART1_Complete_flag==1)
 8004bcc:	4c39      	ldr	r4, [pc, #228]	@ (8004cb4 <IAP_Update+0x164>)
        {
            UART1_Complete_flag = 0;
            
            uint16_t remaining = (uint16_t)__HAL_DMA_GET_COUNTER(huart1.hdmarx);
            rx_len = sizeof(rx_buffer) - remaining;
 8004bce:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 8004cbc <IAP_Update+0x16c>
                status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
                if (status == HAL_OK) {
                    huart1.hdmarx->XferHalfCpltCallback = NULL;
                }
            }
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 8004bd2:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 8004cb0 <IAP_Update+0x160>
    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8004bd6:	6658      	str	r0, [r3, #100]	@ 0x64
 8004bd8:	e003      	b.n	8004be2 <IAP_Update+0x92>
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 8004bda:	d031      	beq.n	8004c40 <IAP_Update+0xf0>
                    }
                }
            }
        }
        
        HAL_Delay(1);
 8004bdc:	2001      	movs	r0, #1
 8004bde:	f7fc f8bb 	bl	8000d58 <HAL_Delay>
        if ((HAL_GetTick() - start_time) > 30000)
 8004be2:	f7fc f8b3 	bl	8000d4c <HAL_GetTick>
 8004be6:	f247 5330 	movw	r3, #30000	@ 0x7530
 8004bea:	1b80      	subs	r0, r0, r6
 8004bec:	4298      	cmp	r0, r3
 8004bee:	d83c      	bhi.n	8004c6a <IAP_Update+0x11a>
        if(UART1_Complete_flag==1)
 8004bf0:	7823      	ldrb	r3, [r4, #0]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d1f2      	bne.n	8004bdc <IAP_Update+0x8c>
            UART1_Complete_flag = 0;
 8004bf6:	2500      	movs	r5, #0
            uint16_t remaining = (uint16_t)__HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8004bf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
            UART1_Complete_flag = 0;
 8004bfc:	7025      	strb	r5, [r4, #0]
            uint16_t remaining = (uint16_t)__HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6c99      	ldr	r1, [r3, #72]	@ 0x48
            rx_len = sizeof(rx_buffer) - remaining;
 8004c02:	f5c1 5120 	rsb	r1, r1, #10240	@ 0x2800
 8004c06:	b289      	uxth	r1, r1
            if (rx_len > 1)
 8004c08:	2901      	cmp	r1, #1
            rx_len = sizeof(rx_buffer) - remaining;
 8004c0a:	f8a9 1000 	strh.w	r1, [r9]
            if (rx_len > 1)
 8004c0e:	d9e4      	bls.n	8004bda <IAP_Update+0x8a>
                Protocol_Receive(rx_buffer, rx_len);
 8004c10:	4640      	mov	r0, r8
 8004c12:	f000 fd21 	bl	8005658 <Protocol_Receive>
                memset(rx_buffer, 0, MAX_FRAME_SIZE);
 8004c16:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	4640      	mov	r0, r8
 8004c1e:	f000 feeb 	bl	80059f8 <memset>
                HAL_UART_AbortReceive(&huart1);
 8004c22:	4820      	ldr	r0, [pc, #128]	@ (8004ca4 <IAP_Update+0x154>)
 8004c24:	f7fe ff90 	bl	8003b48 <HAL_UART_AbortReceive>
                status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8004c28:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8004c2c:	4641      	mov	r1, r8
 8004c2e:	481d      	ldr	r0, [pc, #116]	@ (8004ca4 <IAP_Update+0x154>)
 8004c30:	f7ff fece 	bl	80049d0 <HAL_UARTEx_ReceiveToIdle_DMA>
                if (status == HAL_OK) {
 8004c34:	2800      	cmp	r0, #0
 8004c36:	d1d1      	bne.n	8004bdc <IAP_Update+0x8c>
                    huart1.hdmarx->XferHalfCpltCallback = NULL;
 8004c38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c3c:	6658      	str	r0, [r3, #100]	@ 0x64
 8004c3e:	e7cd      	b.n	8004bdc <IAP_Update+0x8c>
            else if(rx_len == 1 && rx_buffer[0] == 0xFF)
 8004c40:	f898 3000 	ldrb.w	r3, [r8]
 8004c44:	2bff      	cmp	r3, #255	@ 0xff
 8004c46:	d1c9      	bne.n	8004bdc <IAP_Update+0x8c>
                    uint32_t total_received = Protocol_IAP_GetProgress();
 8004c48:	f000 fa4c 	bl	80050e4 <Protocol_IAP_GetProgress>
                    if (total_received > 0)
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	b1e0      	cbz	r0, 8004c8a <IAP_Update+0x13a>
                        uint32_t new_crc = Calculate_Image_CRC(g_update_target_addr, total_received);
 8004c50:	4b12      	ldr	r3, [pc, #72]	@ (8004c9c <IAP_Update+0x14c>)
 8004c52:	4621      	mov	r1, r4
 8004c54:	6818      	ldr	r0, [r3, #0]
 8004c56:	f000 f913 	bl	8004e80 <Calculate_Image_CRC>
                        Update_Complete(&g_config, target_image, total_received, new_crc);
 8004c5a:	4622      	mov	r2, r4
                        uint32_t new_crc = Calculate_Image_CRC(g_update_target_addr, total_received);
 8004c5c:	4603      	mov	r3, r0
                        Update_Complete(&g_config, target_image, total_received, new_crc);
 8004c5e:	4651      	mov	r1, sl
 8004c60:	480d      	ldr	r0, [pc, #52]	@ (8004c98 <IAP_Update+0x148>)
 8004c62:	f000 f9a3 	bl	8004fac <Update_Complete>
                        return 0;
 8004c66:	4628      	mov	r0, r5
 8004c68:	e004      	b.n	8004c74 <IAP_Update+0x124>
            Update_Failed(&g_config);
 8004c6a:	480b      	ldr	r0, [pc, #44]	@ (8004c98 <IAP_Update+0x148>)
 8004c6c:	f000 f9b0 	bl	8004fd0 <Update_Failed>
            return -2;
 8004c70:	f06f 0001 	mvn.w	r0, #1
        UART1_in_update_mode = 0;
 8004c74:	2300      	movs	r3, #0
 8004c76:	f88b 3000 	strb.w	r3, [fp]
    }
}
 8004c7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        Update_Failed(&g_config);
 8004c7e:	4806      	ldr	r0, [pc, #24]	@ (8004c98 <IAP_Update+0x148>)
 8004c80:	f000 f9a6 	bl	8004fd0 <Update_Failed>
        return -1;
 8004c84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c88:	e7f4      	b.n	8004c74 <IAP_Update+0x124>
                        Update_Failed(&g_config);
 8004c8a:	4803      	ldr	r0, [pc, #12]	@ (8004c98 <IAP_Update+0x148>)
 8004c8c:	f000 f9a0 	bl	8004fd0 <Update_Failed>
                        return -3;
 8004c90:	f06f 0002 	mvn.w	r0, #2
 8004c94:	e7ee      	b.n	8004c74 <IAP_Update+0x124>
 8004c96:	bf00      	nop
 8004c98:	200001d8 	.word	0x200001d8
 8004c9c:	20000028 	.word	0x20000028
 8004ca0:	08005b00 	.word	0x08005b00
 8004ca4:	20000140 	.word	0x20000140
 8004ca8:	08005ad4 	.word	0x08005ad4
 8004cac:	08005ac4 	.word	0x08005ac4
 8004cb0:	2000027c 	.word	0x2000027c
 8004cb4:	2000004e 	.word	0x2000004e
 8004cb8:	2000004f 	.word	0x2000004f
 8004cbc:	2000004c 	.word	0x2000004c

08004cc0 <Config_Read>:
 * @param config Pointer to destination structure
 * @return 0=success, -1=invalid or uninitialized
 */
int8_t Config_Read(ImageConfig_t *config)
{
    if (config == NULL) return -1;
 8004cc0:	b1d0      	cbz	r0, 8004cf8 <Config_Read+0x38>
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004cc2:	4684      	mov	ip, r0
{
 8004cc4:	b430      	push	{r4, r5}
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004cc6:	4c0e      	ldr	r4, [pc, #56]	@ (8004d00 <Config_Read+0x40>)
    return (config->magic == CONFIG_MAGIC) ? 0 : -1;
 8004cc8:	4d0e      	ldr	r5, [pc, #56]	@ (8004d04 <Config_Read+0x44>)
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004cca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ccc:	f8cc 0000 	str.w	r0, [ip]
 8004cd0:	f8cc 2008 	str.w	r2, [ip, #8]
    return (config->magic == CONFIG_MAGIC) ? 0 : -1;
 8004cd4:	f8dc 2000 	ldr.w	r2, [ip]
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004cd8:	f8cc 1004 	str.w	r1, [ip, #4]
    return (config->magic == CONFIG_MAGIC) ? 0 : -1;
 8004cdc:	1b52      	subs	r2, r2, r5
 8004cde:	bf18      	it	ne
 8004ce0:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
    memcpy(config, (void*)CONFIG_BASE, sizeof(ImageConfig_t));
 8004ce4:	f8cc 300c 	str.w	r3, [ip, #12]
 8004ce8:	cc03      	ldmia	r4!, {r0, r1}
 8004cea:	f8cc 0010 	str.w	r0, [ip, #16]
 8004cee:	f8cc 1014 	str.w	r1, [ip, #20]
}
 8004cf2:	4610      	mov	r0, r2
 8004cf4:	bc30      	pop	{r4, r5}
 8004cf6:	4770      	bx	lr
    if (config == NULL) return -1;
 8004cf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
}
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	4770      	bx	lr
 8004d00:	08006000 	.word	0x08006000
 8004d04:	41535444 	.word	0x41535444

08004d08 <Config_Write>:
 * @param config Pointer to source structure
 * @return 0=success, -1=erase or write failed
 */
int8_t Config_Write(const ImageConfig_t *config)
{
    if (config == NULL) return -1;
 8004d08:	2800      	cmp	r0, #0
 8004d0a:	d03f      	beq.n	8004d8c <Config_Write+0x84>
    
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8004d0c:	2300      	movs	r3, #0
{
 8004d0e:	b530      	push	{r4, r5, lr}
 8004d10:	b08d      	sub	sp, #52	@ 0x34
    uint32_t SectorError = 0;
 8004d12:	9301      	str	r3, [sp, #4]
    uint32_t config_sector = (CONFIG_BASE - STM32_FLASH_BASE) / PAGE_SIZE;
    
    HAL_FLASH_Unlock();
 8004d14:	4605      	mov	r5, r0
 8004d16:	f7fc fca3 	bl	8001660 <HAL_FLASH_Unlock>
    
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004d1a:	2003      	movs	r0, #3
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	2204      	movs	r2, #4
 8004d20:	2301      	movs	r3, #1
 8004d22:	e9cd 0104 	strd	r0, r1, [sp, #16]
    EraseInitStruct.Banks = FLASH_BANK_1;
    EraseInitStruct.Sector = config_sector;
    EraseInitStruct.NbSectors = 1;
    
    status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8004d26:	a901      	add	r1, sp, #4
 8004d28:	a802      	add	r0, sp, #8
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004d2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8004d2e:	f7fc fce9 	bl	8001704 <HAL_FLASHEx_Erase>
    if (status != HAL_OK) {
 8004d32:	bb28      	cbnz	r0, 8004d80 <Config_Write+0x78>
    uint64_t *src = (uint64_t*)config;
    uint32_t addr = CONFIG_BASE;
    
    for (int i = 0; i < 2; i++) {
        __attribute__((aligned(16))) uint64_t qw_data[2];
        qw_data[0] = src[i * 2];
 8004d34:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8004d38:	ed95 7b00 	vldr	d7, [r5]
 8004d3c:	f10d 0427 	add.w	r4, sp, #39	@ 0x27
 8004d40:	f024 040f 	bic.w	r4, r4, #15
 8004d44:	e9c4 2302 	strd	r2, r3, [r4, #8]
        qw_data[1] = src[i * 2 + 1];
        
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d48:	2002      	movs	r0, #2
 8004d4a:	4622      	mov	r2, r4
 8004d4c:	4911      	ldr	r1, [pc, #68]	@ (8004d94 <Config_Write+0x8c>)
        qw_data[0] = src[i * 2];
 8004d4e:	ed84 7b00 	vstr	d7, [r4]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d52:	f7fc fc03 	bl	800155c <HAL_FLASH_Program>
        if (status != HAL_OK) {
 8004d56:	b998      	cbnz	r0, 8004d80 <Config_Write+0x78>
        qw_data[0] = src[i * 2];
 8004d58:	e9d5 2306 	ldrd	r2, r3, [r5, #24]
 8004d5c:	ed95 7b04 	vldr	d7, [r5, #16]
 8004d60:	e9c4 2302 	strd	r2, r3, [r4, #8]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d64:	2002      	movs	r0, #2
 8004d66:	4622      	mov	r2, r4
 8004d68:	490b      	ldr	r1, [pc, #44]	@ (8004d98 <Config_Write+0x90>)
        qw_data[0] = src[i * 2];
 8004d6a:	ed84 7b00 	vstr	d7, [r4]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, addr, (uint32_t)qw_data);
 8004d6e:	f7fc fbf5 	bl	800155c <HAL_FLASH_Program>
        if (status != HAL_OK) {
 8004d72:	4604      	mov	r4, r0
 8004d74:	b920      	cbnz	r0, 8004d80 <Config_Write+0x78>
            return -1;
        }
        addr += 16;
    }
    
    HAL_FLASH_Lock();
 8004d76:	f7fc fc87 	bl	8001688 <HAL_FLASH_Lock>
    return 0;
 8004d7a:	4620      	mov	r0, r4
}
 8004d7c:	b00d      	add	sp, #52	@ 0x34
 8004d7e:	bd30      	pop	{r4, r5, pc}
        HAL_FLASH_Lock();
 8004d80:	f7fc fc82 	bl	8001688 <HAL_FLASH_Lock>
    if (config == NULL) return -1;
 8004d84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8004d88:	b00d      	add	sp, #52	@ 0x34
 8004d8a:	bd30      	pop	{r4, r5, pc}
    if (config == NULL) return -1;
 8004d8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	08006000 	.word	0x08006000
 8004d98:	08006010 	.word	0x08006010

08004d9c <Config_Init>:
 * @brief Initialize config sector with default values
 * @details If valid firmware is detected at Image A/B, auto-record CRC and size
 * @return 0=success, -1=failed
 */
int8_t Config_Init(void)
{
 8004d9c:	b510      	push	{r4, lr}
    ImageConfig_t default_config = IMAGE_CONFIG_DEFAULT;
 8004d9e:	2400      	movs	r4, #0
 8004da0:	4a34      	ldr	r2, [pc, #208]	@ (8004e74 <Config_Init+0xd8>)
{
 8004da2:	b086      	sub	sp, #24
    ImageConfig_t default_config = IMAGE_CONFIG_DEFAULT;
 8004da4:	e9cd 2400 	strd	r2, r4, [sp]
 8004da8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8004dac:	e9cd 4404 	strd	r4, r4, [sp, #16]
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004db0:	4931      	ldr	r1, [pc, #196]	@ (8004e78 <Config_Init+0xdc>)
 8004db2:	680a      	ldr	r2, [r1, #0]
    if (sp < 0x20000000 || sp > 0x20008000) {
 8004db4:	f102 4260 	add.w	r2, r2, #3758096384	@ 0xe0000000
 8004db8:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004dbc:	d822      	bhi.n	8004e04 <Config_Init+0x68>
    uint32_t reset_vector = *(__IO uint32_t*)(image_base + 4);
 8004dbe:	684a      	ldr	r2, [r1, #4]
    if (reset_vector < image_base || reset_vector > (image_base + IMAGE_A_SIZE)) {
 8004dc0:	f102 4278 	add.w	r2, r2, #4160749568	@ 0xf8000000
 8004dc4:	f5a2 4200 	sub.w	r2, r2, #32768	@ 0x8000
 8004dc8:	f5b2 4f40 	cmp.w	r2, #49152	@ 0xc000
 8004dcc:	d81a      	bhi.n	8004e04 <Config_Init+0x68>
    uint32_t size = IMAGE_A_SIZE;
 8004dce:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004dd2:	e001      	b.n	8004dd8 <Config_Init+0x3c>
    while (size > 0 && *end_ptr == 0xFF) {
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	d047      	beq.n	8004e68 <Config_Init+0xcc>
 8004dd8:	f103 6200 	add.w	r2, r3, #134217728	@ 0x8000000
 8004ddc:	f502 42e0 	add.w	r2, r2, #28672	@ 0x7000
 8004de0:	f892 2fff 	ldrb.w	r2, [r2, #4095]	@ 0xfff
 8004de4:	2aff      	cmp	r2, #255	@ 0xff
 8004de6:	d0f5      	beq.n	8004dd4 <Config_Init+0x38>
    size = (size + 15) & ~15;
 8004de8:	330f      	adds	r3, #15
 8004dea:	f023 040f 	bic.w	r4, r3, #15
    if (size < 256) {
 8004dee:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 8004df2:	bf38      	it	cc
 8004df4:	f44f 7480 	movcc.w	r4, #256	@ 0x100
    
    /* Auto-detect existing firmware at Image A */
    uint32_t size_a = Detect_Firmware_Size(IMAGE_A_BASE);
    if (size_a > 0) {
        default_config.size_A = size_a;
        default_config.crc_A = crc32_c((uint8_t*)IMAGE_A_BASE, size_a);
 8004df8:	4621      	mov	r1, r4
 8004dfa:	481f      	ldr	r0, [pc, #124]	@ (8004e78 <Config_Init+0xdc>)
        default_config.size_A = size_a;
 8004dfc:	9404      	str	r4, [sp, #16]
        default_config.crc_A = crc32_c((uint8_t*)IMAGE_A_BASE, size_a);
 8004dfe:	f000 f91f 	bl	8005040 <crc32_c>
 8004e02:	9002      	str	r0, [sp, #8]
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004e04:	4a1d      	ldr	r2, [pc, #116]	@ (8004e7c <Config_Init+0xe0>)
 8004e06:	6813      	ldr	r3, [r2, #0]
    if (sp < 0x20000000 || sp > 0x20008000) {
 8004e08:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8004e0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e10:	d825      	bhi.n	8004e5e <Config_Init+0xc2>
    uint32_t reset_vector = *(__IO uint32_t*)(image_base + 4);
 8004e12:	6853      	ldr	r3, [r2, #4]
    if (reset_vector < image_base || reset_vector > (image_base + IMAGE_A_SIZE)) {
 8004e14:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8004e18:	f5a3 33a0 	sub.w	r3, r3, #81920	@ 0x14000
 8004e1c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004e20:	d81d      	bhi.n	8004e5e <Config_Init+0xc2>
    uint32_t size = IMAGE_A_SIZE;
 8004e22:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004e26:	e001      	b.n	8004e2c <Config_Init+0x90>
    while (size > 0 && *end_ptr == 0xFF) {
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	d020      	beq.n	8004e6e <Config_Init+0xd2>
 8004e2c:	f103 6200 	add.w	r2, r3, #134217728	@ 0x8000000
 8004e30:	f502 3298 	add.w	r2, r2, #77824	@ 0x13000
 8004e34:	f892 2fff 	ldrb.w	r2, [r2, #4095]	@ 0xfff
 8004e38:	2aff      	cmp	r2, #255	@ 0xff
 8004e3a:	d0f5      	beq.n	8004e28 <Config_Init+0x8c>
    size = (size + 15) & ~15;
 8004e3c:	330f      	adds	r3, #15
 8004e3e:	f023 010f 	bic.w	r1, r3, #15
    if (size < 256) {
 8004e42:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004e46:	bf38      	it	cc
 8004e48:	f44f 7180 	movcc.w	r1, #256	@ 0x100
    
    /* Auto-detect existing firmware at Image B */
    uint32_t size_b = Detect_Firmware_Size(IMAGE_B_BASE);
    if (size_b > 0) {
        default_config.size_B = size_b;
        default_config.crc_B = crc32_c((uint8_t*)IMAGE_B_BASE, size_b);
 8004e4c:	480b      	ldr	r0, [pc, #44]	@ (8004e7c <Config_Init+0xe0>)
        default_config.size_B = size_b;
 8004e4e:	9105      	str	r1, [sp, #20]
        default_config.crc_B = crc32_c((uint8_t*)IMAGE_B_BASE, size_b);
 8004e50:	f000 f8f6 	bl	8005040 <crc32_c>
 8004e54:	9003      	str	r0, [sp, #12]
        
        /* If Image A is empty but B is valid, set B as active */
        if (size_a == 0) {
 8004e56:	b914      	cbnz	r4, 8004e5e <Config_Init+0xc2>
            default_config.active_image = 1;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	f88d 3004 	strb.w	r3, [sp, #4]
        }
    }
    
    return Config_Write(&default_config);
 8004e5e:	4668      	mov	r0, sp
 8004e60:	f7ff ff52 	bl	8004d08 <Config_Write>
}
 8004e64:	b006      	add	sp, #24
 8004e66:	bd10      	pop	{r4, pc}
 8004e68:	f44f 7480 	mov.w	r4, #256	@ 0x100
 8004e6c:	e7c4      	b.n	8004df8 <Config_Init+0x5c>
 8004e6e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004e72:	e7eb      	b.n	8004e4c <Config_Init+0xb0>
 8004e74:	41535444 	.word	0x41535444
 8004e78:	08008000 	.word	0x08008000
 8004e7c:	08014000 	.word	0x08014000

08004e80 <Calculate_Image_CRC>:
 * @param size Image length in bytes
 * @return CRC32 value
 */
uint32_t Calculate_Image_CRC(uint32_t image_base, uint32_t size)
{
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004e80:	1e4b      	subs	r3, r1, #1
 8004e82:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004e86:	d301      	bcc.n	8004e8c <Calculate_Image_CRC+0xc>
    return crc32_c((uint8_t*)image_base, size);
}
 8004e88:	2000      	movs	r0, #0
 8004e8a:	4770      	bx	lr
    return crc32_c((uint8_t*)image_base, size);
 8004e8c:	f000 b8d8 	b.w	8005040 <crc32_c>

08004e90 <Select_Boot_Image>:
 * @brief Select valid image region as boot entry on startup
 * @param config Image management structure (may be updated)
 * @return Image entry address (A or B), 0=no valid image
 */
uint32_t Select_Boot_Image(ImageConfig_t *config)
{
 8004e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* Case 1: Update interrupted */
    if (config->updating) {
 8004e92:	7943      	ldrb	r3, [r0, #5]
{
 8004e94:	4604      	mov	r4, r0
    if (config->updating) {
 8004e96:	b16b      	cbz	r3, 8004eb4 <Select_Boot_Image+0x24>
        uint8_t failed_image = 1 - config->active_image;
        if (failed_image == 0) { config->size_A = 0; config->crc_A = 0; }
 8004e98:	7903      	ldrb	r3, [r0, #4]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	f04f 0300 	mov.w	r3, #0
 8004ea0:	bf07      	ittee	eq
 8004ea2:	6103      	streq	r3, [r0, #16]
 8004ea4:	6083      	streq	r3, [r0, #8]
        else { config->size_B = 0; config->crc_B = 0; }
 8004ea6:	6143      	strne	r3, [r0, #20]
 8004ea8:	60c3      	strne	r3, [r0, #12]
        config->updating = 0;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	f8a0 3005 	strh.w	r3, [r0, #5]
        config->boot_count = 0;
        Config_Write(config);
 8004eb0:	f7ff ff2a 	bl	8004d08 <Config_Write>
    }
    
    /* Case 2: Too many failures */
    if (config->boot_count >= MAX_BOOT_ATTEMPTS) {
 8004eb4:	79a3      	ldrb	r3, [r4, #6]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d847      	bhi.n	8004f4a <Select_Boot_Image+0xba>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004eba:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
        Config_Write(config);
    }
    
    /* Case 3: Try active then backup */
    for (uint8_t attempt = 0; attempt < 2; attempt++) {
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004ebe:	7925      	ldrb	r5, [r4, #4]
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004ec0:	6922      	ldr	r2, [r4, #16]
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004ec2:	462b      	mov	r3, r5
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004ec4:	6961      	ldr	r1, [r4, #20]
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004ec6:	b1e5      	cbz	r5, 8004f02 <Select_Boot_Image+0x72>
    if (expected_size == 0) return -1;
 8004ec8:	b321      	cbz	r1, 8004f14 <Select_Boot_Image+0x84>
 8004eca:	482b      	ldr	r0, [pc, #172]	@ (8004f78 <Select_Boot_Image+0xe8>)
 8004ecc:	4607      	mov	r7, r0
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004ece:	6802      	ldr	r2, [r0, #0]
    if (sp < 0x20000000 || sp > 0x20008000) return -1;
 8004ed0:	f102 4260 	add.w	r2, r2, #3758096384	@ 0xe0000000
 8004ed4:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8004ed8:	d81c      	bhi.n	8004f14 <Select_Boot_Image+0x84>
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004eda:	1e4a      	subs	r2, r1, #1
 8004edc:	f5b2 4f40 	cmp.w	r2, #49152	@ 0xc000
 8004ee0:	d216      	bcs.n	8004f10 <Select_Boot_Image+0x80>
    return crc32_c((uint8_t*)image_base, size);
 8004ee2:	f000 f8ad 	bl	8005040 <crc32_c>
    return (Calculate_Image_CRC(image_base, expected_size) == expected_crc) ? 0 : -1;
 8004ee6:	42b0      	cmp	r0, r6
 8004ee8:	d140      	bne.n	8004f6c <Select_Boot_Image+0xdc>
        
        if (Verify_Image(try_image, config) == 0) {
            uint32_t boot_addr = (try_image == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
            if (try_image != config->active_image) {
 8004eea:	7923      	ldrb	r3, [r4, #4]
 8004eec:	42ab      	cmp	r3, r5
                config->active_image = try_image;
 8004eee:	bf18      	it	ne
 8004ef0:	7125      	strbne	r5, [r4, #4]
            }
            config->boot_count++;
 8004ef2:	79a3      	ldrb	r3, [r4, #6]
            Config_Write(config);
 8004ef4:	4620      	mov	r0, r4
            config->boot_count++;
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	71a3      	strb	r3, [r4, #6]
            Config_Write(config);
 8004efa:	f7ff ff05 	bl	8004d08 <Config_Write>
            return boot_addr;
        }
    }
    
    return 0;  /* No valid image */
}
 8004efe:	4638      	mov	r0, r7
 8004f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (expected_size == 0) return -1;
 8004f02:	2a00      	cmp	r2, #0
 8004f04:	d034      	beq.n	8004f70 <Select_Boot_Image+0xe0>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f06:	4606      	mov	r6, r0
    if (expected_size == 0) return -1;
 8004f08:	481c      	ldr	r0, [pc, #112]	@ (8004f7c <Select_Boot_Image+0xec>)
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004f0a:	4611      	mov	r1, r2
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004f0c:	4607      	mov	r7, r0
 8004f0e:	e7de      	b.n	8004ece <Select_Boot_Image+0x3e>
    return (Calculate_Image_CRC(image_base, expected_size) == expected_crc) ? 0 : -1;
 8004f10:	2e00      	cmp	r6, #0
 8004f12:	d0ee      	beq.n	8004ef2 <Select_Boot_Image+0x62>
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004f14:	f1c3 0301 	rsb	r3, r3, #1
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004f18:	f013 05ff 	ands.w	r5, r3, #255	@ 0xff
 8004f1c:	d021      	beq.n	8004f62 <Select_Boot_Image+0xd2>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f1e:	4816      	ldr	r0, [pc, #88]	@ (8004f78 <Select_Boot_Image+0xe8>)
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004f20:	6961      	ldr	r1, [r4, #20]
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f22:	4607      	mov	r7, r0
 8004f24:	68e6      	ldr	r6, [r4, #12]
    if (expected_size == 0) return -1;
 8004f26:	b169      	cbz	r1, 8004f44 <Select_Boot_Image+0xb4>
    uint32_t sp = *(__IO uint32_t*)image_base;
 8004f28:	6803      	ldr	r3, [r0, #0]
    if (sp < 0x20000000 || sp > 0x20008000) return -1;
 8004f2a:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8004f2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f32:	d807      	bhi.n	8004f44 <Select_Boot_Image+0xb4>
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004f34:	1e4b      	subs	r3, r1, #1
 8004f36:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004f3a:	d210      	bcs.n	8004f5e <Select_Boot_Image+0xce>
    return crc32_c((uint8_t*)image_base, size);
 8004f3c:	f000 f880 	bl	8005040 <crc32_c>
    return (Calculate_Image_CRC(image_base, expected_size) == expected_crc) ? 0 : -1;
 8004f40:	4286      	cmp	r6, r0
 8004f42:	d0d2      	beq.n	8004eea <Select_Boot_Image+0x5a>
    return 0;  /* No valid image */
 8004f44:	2700      	movs	r7, #0
}
 8004f46:	4638      	mov	r0, r7
 8004f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        config->boot_count = 0;
 8004f4a:	2200      	movs	r2, #0
        config->active_image = 1 - config->active_image;
 8004f4c:	7923      	ldrb	r3, [r4, #4]
        Config_Write(config);
 8004f4e:	4620      	mov	r0, r4
        config->active_image = 1 - config->active_image;
 8004f50:	f1c3 0301 	rsb	r3, r3, #1
 8004f54:	7123      	strb	r3, [r4, #4]
        config->boot_count = 0;
 8004f56:	71a2      	strb	r2, [r4, #6]
        Config_Write(config);
 8004f58:	f7ff fed6 	bl	8004d08 <Config_Write>
    for (uint8_t attempt = 0; attempt < 2; attempt++) {
 8004f5c:	e7ad      	b.n	8004eba <Select_Boot_Image+0x2a>
    if (size == 0 || size > IMAGE_A_SIZE) return 0;
 8004f5e:	2000      	movs	r0, #0
 8004f60:	e7ee      	b.n	8004f40 <Select_Boot_Image+0xb0>
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f62:	4806      	ldr	r0, [pc, #24]	@ (8004f7c <Select_Boot_Image+0xec>)
    uint32_t expected_size = (image_index == 0) ? config->size_A : config->size_B;
 8004f64:	6921      	ldr	r1, [r4, #16]
    uint32_t image_base = (image_index == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004f66:	4607      	mov	r7, r0
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f68:	68a6      	ldr	r6, [r4, #8]
 8004f6a:	e7dc      	b.n	8004f26 <Select_Boot_Image+0x96>
 8004f6c:	7923      	ldrb	r3, [r4, #4]
 8004f6e:	e7d1      	b.n	8004f14 <Select_Boot_Image+0x84>
 8004f70:	4801      	ldr	r0, [pc, #4]	@ (8004f78 <Select_Boot_Image+0xe8>)
        uint8_t try_image = (attempt == 0) ? config->active_image : (1 - config->active_image);
 8004f72:	2501      	movs	r5, #1
    uint32_t expected_crc = (image_index == 0) ? config->crc_A : config->crc_B;
 8004f74:	4607      	mov	r7, r0
 8004f76:	e7d6      	b.n	8004f26 <Select_Boot_Image+0x96>
 8004f78:	08014000 	.word	0x08014000
 8004f7c:	08008000 	.word	0x08008000

08004f80 <Select_Update_Target>:
 * @param config Image management structure
 * @return 0=A, 1=B
 */
uint8_t Select_Update_Target(const ImageConfig_t *config)
{
    return 1 - config->active_image;
 8004f80:	7900      	ldrb	r0, [r0, #4]
 8004f82:	f1c0 0001 	rsb	r0, r0, #1
}
 8004f86:	b2c0      	uxtb	r0, r0
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop

08004f8c <Get_Update_Address>:
 * @param config Image management structure
 * @return Target region start address
 */
uint32_t Get_Update_Address(const ImageConfig_t *config)
{
    return (Select_Update_Target(config) == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004f8c:	4a03      	ldr	r2, [pc, #12]	@ (8004f9c <Get_Update_Address+0x10>)
 8004f8e:	4b04      	ldr	r3, [pc, #16]	@ (8004fa0 <Get_Update_Address+0x14>)
 8004f90:	7900      	ldrb	r0, [r0, #4]
}
 8004f92:	2801      	cmp	r0, #1
 8004f94:	bf14      	ite	ne
 8004f96:	4610      	movne	r0, r2
 8004f98:	4618      	moveq	r0, r3
 8004f9a:	4770      	bx	lr
 8004f9c:	08014000 	.word	0x08014000
 8004fa0:	08008000 	.word	0x08008000

08004fa4 <Update_Start>:
 * @param target_image Target region index
 */
void Update_Start(ImageConfig_t *config, uint8_t target_image)
{
    (void)target_image;
    config->updating = 1;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	7143      	strb	r3, [r0, #5]
    Config_Write(config);
 8004fa8:	f7ff beae 	b.w	8004d08 <Config_Write>

08004fac <Update_Complete>:
 * @param crc New image CRC32
 */
void Update_Complete(ImageConfig_t *config, uint8_t target_image, 
                     uint32_t size, uint32_t crc)
{
    if (target_image == 0) { config->size_A = size; config->crc_A = crc; }
 8004fac:	b939      	cbnz	r1, 8004fbe <Update_Complete+0x12>
 8004fae:	6083      	str	r3, [r0, #8]
    else { config->size_B = size; config->crc_B = crc; }
    
    config->active_image = target_image;
    config->updating = 0;
 8004fb0:	2300      	movs	r3, #0
    if (target_image == 0) { config->size_A = size; config->crc_A = crc; }
 8004fb2:	6102      	str	r2, [r0, #16]
    config->active_image = target_image;
 8004fb4:	7101      	strb	r1, [r0, #4]
    config->updating = 0;
 8004fb6:	7143      	strb	r3, [r0, #5]
    config->boot_count = 0;
 8004fb8:	7183      	strb	r3, [r0, #6]
    Config_Write(config);
 8004fba:	f7ff bea5 	b.w	8004d08 <Config_Write>
    else { config->size_B = size; config->crc_B = crc; }
 8004fbe:	60c3      	str	r3, [r0, #12]
    config->updating = 0;
 8004fc0:	2300      	movs	r3, #0
    else { config->size_B = size; config->crc_B = crc; }
 8004fc2:	6142      	str	r2, [r0, #20]
    config->active_image = target_image;
 8004fc4:	7101      	strb	r1, [r0, #4]
    config->updating = 0;
 8004fc6:	7143      	strb	r3, [r0, #5]
    config->boot_count = 0;
 8004fc8:	7183      	strb	r3, [r0, #6]
    Config_Write(config);
 8004fca:	f7ff be9d 	b.w	8004d08 <Config_Write>
 8004fce:	bf00      	nop

08004fd0 <Update_Failed>:
 * @brief Update failed, clear updating flag, keep original active region
 * @param config Image management structure
 */
void Update_Failed(ImageConfig_t *config)
{
    config->updating = 0;
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	7142      	strb	r2, [r0, #5]
    Config_Write(config);
 8004fd4:	f7ff be98 	b.w	8004d08 <Config_Write>

08004fd8 <Erase_Image>:
 */
uint8_t Erase_Image(uint8_t target_image)
{
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8004fd8:	2300      	movs	r3, #0
{
 8004fda:	b530      	push	{r4, r5, lr}
 8004fdc:	b087      	sub	sp, #28
    uint32_t SectorError = 0;
 8004fde:	9301      	str	r3, [sp, #4]
    
    uint32_t image_base = (target_image == 0) ? IMAGE_A_BASE : IMAGE_B_BASE;
 8004fe0:	b990      	cbnz	r0, 8005008 <Erase_Image+0x30>
    uint32_t start_sector = (image_base - STM32_FLASH_BASE) / PAGE_SIZE;
    uint32_t num_sectors = IMAGE_A_SIZE / PAGE_SIZE;
    uint32_t sectors_per_bank = 8;
    
    HAL_FLASH_Unlock();
 8004fe2:	f7fc fb3d 	bl	8001660 <HAL_FLASH_Unlock>
    
    if (start_sector < sectors_per_bank) {
        uint32_t bank1_sectors = (start_sector + num_sectors <= sectors_per_bank) 
                                 ? num_sectors : (sectors_per_bank - start_sector);
        
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8004fe6:	2304      	movs	r3, #4
        EraseInitStruct.Banks = FLASH_BANK_1;
 8004fe8:	2201      	movs	r2, #1
        EraseInitStruct.Sector = start_sector;
        EraseInitStruct.NbSectors = bank1_sectors;
        
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8004fea:	eb0d 0503 	add.w	r5, sp, r3
 8004fee:	ac02      	add	r4, sp, #8
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	4620      	mov	r0, r4
        EraseInitStruct.Banks = FLASH_BANK_1;
 8004ff4:	e9cd 3202 	strd	r3, r2, [sp, #8]
        EraseInitStruct.NbSectors = bank1_sectors;
 8004ff8:	e9cd 3304 	strd	r3, r3, [sp, #16]
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8004ffc:	f7fc fb82 	bl	8001704 <HAL_FLASHEx_Erase>
        if (status != HAL_OK) { HAL_FLASH_Lock(); return 0; }
 8005000:	b9c0      	cbnz	r0, 8005034 <Erase_Image+0x5c>
 8005002:	2200      	movs	r2, #0
 8005004:	2302      	movs	r3, #2
 8005006:	e005      	b.n	8005014 <Erase_Image+0x3c>
    HAL_FLASH_Unlock();
 8005008:	f7fc fb2a 	bl	8001660 <HAL_FLASH_Unlock>
 800500c:	2202      	movs	r2, #2
 800500e:	2306      	movs	r3, #6
 8005010:	ad01      	add	r5, sp, #4
 8005012:	ac02      	add	r4, sp, #8
    }
    
    if (num_sectors > 0) {
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
        EraseInitStruct.Banks = FLASH_BANK_2;
        EraseInitStruct.Sector = start_sector;
 8005014:	e9cd 2304 	strd	r2, r3, [sp, #16]
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005018:	2204      	movs	r2, #4
 800501a:	2302      	movs	r3, #2
        EraseInitStruct.NbSectors = num_sectors;
        
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800501c:	4629      	mov	r1, r5
 800501e:	4620      	mov	r0, r4
        EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005020:	e9cd 2302 	strd	r2, r3, [sp, #8]
        status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8005024:	f7fc fb6e 	bl	8001704 <HAL_FLASHEx_Erase>
        if (status != HAL_OK) { HAL_FLASH_Lock(); return 0; }
 8005028:	b920      	cbnz	r0, 8005034 <Erase_Image+0x5c>
    }
    
    HAL_FLASH_Lock();
 800502a:	f7fc fb2d 	bl	8001688 <HAL_FLASH_Lock>
    return 1;
 800502e:	2001      	movs	r0, #1
}
 8005030:	b007      	add	sp, #28
 8005032:	bd30      	pop	{r4, r5, pc}
        if (status != HAL_OK) { HAL_FLASH_Lock(); return 0; }
 8005034:	f7fc fb28 	bl	8001688 <HAL_FLASH_Lock>
 8005038:	2000      	movs	r0, #0
}
 800503a:	b007      	add	sp, #28
 800503c:	bd30      	pop	{r4, r5, pc}
 800503e:	bf00      	nop

08005040 <crc32_c>:
 * @param init_crc Initial CRC value (typically 0xFFFFFFFF)
 * @return Calculated CRC32 value (need final XOR for standard output)
 */
uint32_t crc32_calc(const uint8_t *data, uint32_t len, uint32_t init_crc) {
    uint32_t crc = init_crc;
    while (len--) {
 8005040:	b199      	cbz	r1, 800506a <crc32_c+0x2a>
    uint32_t crc = init_crc;
 8005042:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 *          Equivalent to: crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF
 * @param data Pointer to data buffer
 * @param len Length of data in bytes  
 * @return Standard CRC32 checksum
 */
uint32_t crc32_c(const uint8_t *data, uint32_t len) {
 8005046:	b410      	push	{r4}
 8005048:	4c09      	ldr	r4, [pc, #36]	@ (8005070 <crc32_c+0x30>)
 800504a:	4401      	add	r1, r0
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800504c:	f810 cb01 	ldrb.w	ip, [r0], #1
 8005050:	b2d3      	uxtb	r3, r2
 8005052:	ea83 030c 	eor.w	r3, r3, ip
 8005056:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    while (len--) {
 800505a:	4288      	cmp	r0, r1
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800505c:	ea83 2212 	eor.w	r2, r3, r2, lsr #8
    while (len--) {
 8005060:	d1f4      	bne.n	800504c <crc32_c+0xc>
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 8005062:	43d0      	mvns	r0, r2
}
 8005064:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005068:	4770      	bx	lr
    while (len--) {
 800506a:	4608      	mov	r0, r1
}
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	08005b10 	.word	0x08005b10

08005074 <Protocol_IAP_Init>:
 * 
 * @note Must be called before starting firmware update
 * @note Ensures clean state for reliable protocol communication
 */
void Protocol_IAP_Init(void)
{
 8005074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    iap_started = 0;
    /* Use dynamic target address from iap.c for dual-image support */
    iap_write_addr = g_update_target_addr;
    iap_buf_idx = 0;
 8005076:	2300      	movs	r3, #0
    iap_write_addr = g_update_target_addr;
 8005078:	4915      	ldr	r1, [pc, #84]	@ (80050d0 <Protocol_IAP_Init+0x5c>)
 800507a:	4a16      	ldr	r2, [pc, #88]	@ (80050d4 <Protocol_IAP_Init+0x60>)
 800507c:	6808      	ldr	r0, [r1, #0]
    iap_total_received = 0;

	// 1. Terminate all ongoing UART operations
	HAL_UART_AbortReceive_IT(&huart1);
 800507e:	4c16      	ldr	r4, [pc, #88]	@ (80050d8 <Protocol_IAP_Init+0x64>)
    iap_buf_idx = 0;
 8005080:	4916      	ldr	r1, [pc, #88]	@ (80050dc <Protocol_IAP_Init+0x68>)
    iap_write_addr = g_update_target_addr;
 8005082:	6010      	str	r0, [r2, #0]
    iap_total_received = 0;
 8005084:	4a16      	ldr	r2, [pc, #88]	@ (80050e0 <Protocol_IAP_Init+0x6c>)
	HAL_UART_AbortReceive_IT(&huart1);
 8005086:	4620      	mov	r0, r4
    iap_buf_idx = 0;
 8005088:	800b      	strh	r3, [r1, #0]
    iap_total_received = 0;
 800508a:	6013      	str	r3, [r2, #0]
	HAL_UART_AbortReceive_IT(&huart1);
 800508c:	f7fe fe2c 	bl	8003ce8 <HAL_UART_AbortReceive_IT>
	HAL_UART_Abort(&huart1);
 8005090:	4620      	mov	r0, r4
 8005092:	f7fe fce5 	bl	8003a60 <HAL_UART_Abort>
	
	// 2. Clear all UART error flags
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 8005096:	2701      	movs	r7, #1
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 8005098:	2110      	movs	r1, #16
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 800509a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 800509e:	2602      	movs	r6, #2
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 80050a0:	2504      	movs	r5, #4
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 80050a2:	2008      	movs	r0, #8
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_PEF);   // Parity Error
 80050a4:	6823      	ldr	r3, [r4, #0]
 80050a6:	621f      	str	r7, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_FEF);   // Frame Error
 80050a8:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_NEF);   // Noise Error
 80050aa:	621d      	str	r5, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_OREF);  // Overrun Error
 80050ac:	6218      	str	r0, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_IDLEF); // Idle Line
 80050ae:	6219      	str	r1, [r3, #32]
	__HAL_UART_CLEAR_FLAG(&huart1, UART_CLEAR_RTOF);  // Receiver Timeout
 80050b0:	621a      	str	r2, [r3, #32]
	
	// 3. Clear receive FIFO (read all data)
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 80050b2:	69da      	ldr	r2, [r3, #28]
 80050b4:	0691      	lsls	r1, r2, #26
 80050b6:	d503      	bpl.n	80050c0 <Protocol_IAP_Init+0x4c>
	{
		(void)huart1.Instance->RDR;  // Read and discard
 80050b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
	while (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE))
 80050ba:	69da      	ldr	r2, [r3, #28]
 80050bc:	0692      	lsls	r2, r2, #26
 80050be:	d4fb      	bmi.n	80050b8 <Protocol_IAP_Init+0x44>
	}
	
	// 4. Reset UART error code
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 80050c0:	2300      	movs	r3, #0
	
	// 5. Wait for state to fully recover
	HAL_Delay(10);
 80050c2:	200a      	movs	r0, #10
	huart1.ErrorCode = HAL_UART_ERROR_NONE;
 80050c4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 80050c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(10);
 80050cc:	f7fb be44 	b.w	8000d58 <HAL_Delay>
 80050d0:	20000028 	.word	0x20000028
 80050d4:	20000270 	.word	0x20000270
 80050d8:	20000140 	.word	0x20000140
 80050dc:	2000026c 	.word	0x2000026c
 80050e0:	20000268 	.word	0x20000268

080050e4 <Protocol_IAP_GetProgress>:

uint32_t Protocol_IAP_GetProgress(void)
{
    return iap_total_received;
 80050e4:	4b01      	ldr	r3, [pc, #4]	@ (80050ec <Protocol_IAP_GetProgress+0x8>)
}
 80050e6:	6818      	ldr	r0, [r3, #0]
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	20000268 	.word	0x20000268

080050f0 <parse_byte>:
// Frame format:
// [0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
static uint8_t crc_bytes[4];
uint8_t boot_to_FPGA_UL1[8];
void parse_byte(uint8_t byte)
{
 80050f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    switch (state) {
 80050f4:	4c91      	ldr	r4, [pc, #580]	@ (800533c <parse_byte+0x24c>)
 80050f6:	7823      	ldrb	r3, [r4, #0]
 80050f8:	2b04      	cmp	r3, #4
 80050fa:	d808      	bhi.n	800510e <parse_byte+0x1e>
 80050fc:	e8df f003 	tbb	[pc, r3]
 8005100:	3f281509 	.word	0x3f281509
 8005104:	03          	.byte	0x03
 8005105:	00          	.byte	0x00
                           ((uint32_t)crc_bytes[3] << 24);
                state = STATE_WAIT_END_FLAG;
            }
            break;
        case STATE_WAIT_END_FLAG:
            if (byte == START_END_FLAG) {
 8005106:	287e      	cmp	r0, #126	@ 0x7e
 8005108:	d046      	beq.n	8005198 <parse_byte+0xa8>
                    state = STATE_WAIT_START;
 800510a:	2300      	movs	r3, #0
 800510c:	7023      	strb	r3, [r4, #0]
				}
            }
            state = STATE_WAIT_START;
            break;
    }
}
 800510e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            if (byte == START_END_FLAG) {
 8005112:	287e      	cmp	r0, #126	@ 0x7e
 8005114:	d1fb      	bne.n	800510e <parse_byte+0x1e>
                recv_count = 0;
 8005116:	2300      	movs	r3, #0
                state = STATE_READ_LEN;
 8005118:	2001      	movs	r0, #1
                recv_count = 0;
 800511a:	4989      	ldr	r1, [pc, #548]	@ (8005340 <parse_byte+0x250>)
                body_offset = 0;
 800511c:	4a89      	ldr	r2, [pc, #548]	@ (8005344 <parse_byte+0x254>)
                body_len = 0;
 800511e:	4d8a      	ldr	r5, [pc, #552]	@ (8005348 <parse_byte+0x258>)
                state = STATE_READ_LEN;
 8005120:	7020      	strb	r0, [r4, #0]
                body_len = 0;
 8005122:	602b      	str	r3, [r5, #0]
                recv_count = 0;
 8005124:	600b      	str	r3, [r1, #0]
                body_offset = 0;
 8005126:	6013      	str	r3, [r2, #0]
                body_len = 0;
 8005128:	e7f1      	b.n	800510e <parse_byte+0x1e>
            ((uint8_t*)&body_len)[recv_count] = byte;
 800512a:	4a85      	ldr	r2, [pc, #532]	@ (8005340 <parse_byte+0x250>)
 800512c:	4986      	ldr	r1, [pc, #536]	@ (8005348 <parse_byte+0x258>)
 800512e:	6813      	ldr	r3, [r2, #0]
 8005130:	54c8      	strb	r0, [r1, r3]
            recv_count++;
 8005132:	3301      	adds	r3, #1
            if (recv_count == 4) {
 8005134:	2b04      	cmp	r3, #4
            recv_count++;
 8005136:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8005138:	d1e9      	bne.n	800510e <parse_byte+0x1e>
                if (body_len < 3 || body_len > MAX_FRAME_SIZE - 10) {
 800513a:	f242 70f3 	movw	r0, #10227	@ 0x27f3
 800513e:	680b      	ldr	r3, [r1, #0]
 8005140:	3b03      	subs	r3, #3
 8005142:	4283      	cmp	r3, r0
 8005144:	d8e1      	bhi.n	800510a <parse_byte+0x1a>
                state = STATE_READ_BODY;
 8005146:	2102      	movs	r1, #2
                recv_count = 0;
 8005148:	2300      	movs	r3, #0
                state = STATE_READ_BODY;
 800514a:	7021      	strb	r1, [r4, #0]
                recv_count = 0;
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	e7de      	b.n	800510e <parse_byte+0x1e>
			if (body_offset < body_len && body_offset < MAX_FRAME_SIZE) {
 8005150:	497c      	ldr	r1, [pc, #496]	@ (8005344 <parse_byte+0x254>)
 8005152:	4a7d      	ldr	r2, [pc, #500]	@ (8005348 <parse_byte+0x258>)
 8005154:	680b      	ldr	r3, [r1, #0]
 8005156:	6812      	ldr	r2, [r2, #0]
 8005158:	4293      	cmp	r3, r2
 800515a:	d206      	bcs.n	800516a <parse_byte+0x7a>
 800515c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8005160:	d2d5      	bcs.n	800510e <parse_byte+0x1e>
				frame_buf[body_offset++] = byte;
 8005162:	4d7a      	ldr	r5, [pc, #488]	@ (800534c <parse_byte+0x25c>)
 8005164:	54e8      	strb	r0, [r5, r3]
 8005166:	3301      	adds	r3, #1
 8005168:	600b      	str	r3, [r1, #0]
			if (body_offset == body_len) {
 800516a:	429a      	cmp	r2, r3
 800516c:	d1cf      	bne.n	800510e <parse_byte+0x1e>
				recv_count = 0;
 800516e:	2300      	movs	r3, #0
				state = STATE_READ_CRC;
 8005170:	2103      	movs	r1, #3
				recv_count = 0;
 8005172:	4873      	ldr	r0, [pc, #460]	@ (8005340 <parse_byte+0x250>)
				memset(crc_bytes, 0, 4);  // Clear CRC buffer
 8005174:	4a76      	ldr	r2, [pc, #472]	@ (8005350 <parse_byte+0x260>)
				recv_count = 0;
 8005176:	6003      	str	r3, [r0, #0]
				state = STATE_READ_CRC;
 8005178:	7021      	strb	r1, [r4, #0]
				memset(crc_bytes, 0, 4);  // Clear CRC buffer
 800517a:	6013      	str	r3, [r2, #0]
 800517c:	e7c7      	b.n	800510e <parse_byte+0x1e>
            crc_bytes[recv_count] = byte;
 800517e:	4a70      	ldr	r2, [pc, #448]	@ (8005340 <parse_byte+0x250>)
 8005180:	4973      	ldr	r1, [pc, #460]	@ (8005350 <parse_byte+0x260>)
 8005182:	6813      	ldr	r3, [r2, #0]
 8005184:	54c8      	strb	r0, [r1, r3]
            recv_count++;
 8005186:	3301      	adds	r3, #1
            if (recv_count == 4) {
 8005188:	2b04      	cmp	r3, #4
            recv_count++;
 800518a:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 800518c:	d1bf      	bne.n	800510e <parse_byte+0x1e>
                recv_crc = (uint32_t)crc_bytes[0] |
 800518e:	4a71      	ldr	r2, [pc, #452]	@ (8005354 <parse_byte+0x264>)
 8005190:	6809      	ldr	r1, [r1, #0]
                state = STATE_WAIT_END_FLAG;
 8005192:	7023      	strb	r3, [r4, #0]
                recv_crc = (uint32_t)crc_bytes[0] |
 8005194:	6011      	str	r1, [r2, #0]
                state = STATE_WAIT_END_FLAG;
 8005196:	e7ba      	b.n	800510e <parse_byte+0x1e>
				crc_input[0] = (uint8_t)(body_len >> 0);
 8005198:	4d6f      	ldr	r5, [pc, #444]	@ (8005358 <parse_byte+0x268>)
 800519a:	4b6b      	ldr	r3, [pc, #428]	@ (8005348 <parse_byte+0x258>)
 800519c:	4628      	mov	r0, r5
 800519e:	681f      	ldr	r7, [r3, #0]
				memcpy(&crc_input[4], frame_buf, body_len);
 80051a0:	4e6a      	ldr	r6, [pc, #424]	@ (800534c <parse_byte+0x25c>)
 80051a2:	463a      	mov	r2, r7
 80051a4:	4631      	mov	r1, r6
				crc_input[0] = (uint8_t)(body_len >> 0);
 80051a6:	f840 7b04 	str.w	r7, [r0], #4
				memcpy(&crc_input[4], frame_buf, body_len);
 80051aa:	f000 fc51 	bl	8005a50 <memcpy>
				if (calc_crc == recv_crc) {
 80051ae:	4b69      	ldr	r3, [pc, #420]	@ (8005354 <parse_byte+0x264>)
 80051b0:	f8d3 e000 	ldr.w	lr, [r3]
    while (len--) {
 80051b4:	1d3b      	adds	r3, r7, #4
 80051b6:	f000 80e5 	beq.w	8005384 <parse_byte+0x294>
    uint32_t crc = init_crc;
 80051ba:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80051be:	1d3b      	adds	r3, r7, #4
    while (len--) {
 80051c0:	4628      	mov	r0, r5
 80051c2:	eb05 0c03 	add.w	ip, r5, r3
 80051c6:	4d65      	ldr	r5, [pc, #404]	@ (800535c <parse_byte+0x26c>)
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80051c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051cc:	b2cb      	uxtb	r3, r1
 80051ce:	4053      	eors	r3, r2
 80051d0:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
    while (len--) {
 80051d4:	4560      	cmp	r0, ip
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80051d6:	ea83 2111 	eor.w	r1, r3, r1, lsr #8
    while (len--) {
 80051da:	d1f5      	bne.n	80051c8 <parse_byte+0xd8>
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 80051dc:	43c9      	mvns	r1, r1
				if (calc_crc == recv_crc) {
 80051de:	4571      	cmp	r1, lr
 80051e0:	f040 80d5 	bne.w	800538e <parse_byte+0x29e>
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 80051e4:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 8005368 <parse_byte+0x278>
 80051e8:	f8d6 3003 	ldr.w	r3, [r6, #3]
					if ( data_len > 0)
 80051ec:	1ffa      	subs	r2, r7, #7
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 80051ee:	f8c8 3000 	str.w	r3, [r8]
					if ( data_len > 0)
 80051f2:	d08a      	beq.n	800510a <parse_byte+0x1a>
						if (iap_buf_idx + data_len <= sizeof(iap_buffer))
 80051f4:	f8df 9180 	ldr.w	r9, [pc, #384]	@ 8005378 <parse_byte+0x288>
 80051f8:	f8b9 0000 	ldrh.w	r0, [r9]
 80051fc:	1887      	adds	r7, r0, r2
 80051fe:	f5b7 5f20 	cmp.w	r7, #10240	@ 0x2800
 8005202:	f200 8151 	bhi.w	80054a8 <parse_byte+0x3b8>
							iap_buf_idx += data_len;
 8005206:	b2bf      	uxth	r7, r7
							memcpy(&iap_buffer[iap_buf_idx], firmware_data, data_len);
 8005208:	4955      	ldr	r1, [pc, #340]	@ (8005360 <parse_byte+0x270>)
 800520a:	4430      	add	r0, r6
 800520c:	f000 fc20 	bl	8005a50 <memcpy>
							if (iap_buf_idx >= 2)
 8005210:	2f01      	cmp	r7, #1
							iap_buf_idx += data_len;
 8005212:	f8a9 7000 	strh.w	r7, [r9]
							if (iap_buf_idx >= 2)
 8005216:	f200 81e6 	bhi.w	80055e6 <parse_byte+0x4f6>
void send_protocol_frame(uint8_t receiver, uint8_t sender, const uint8_t *data, uint32_t data_len)
{
    // Frame body = version(1) + receiver(1) + sender(1) + data(data_len)
    uint32_t body_len = 3 + data_len;

    body[0] = 0x01;           // version
 800521a:	f240 1101 	movw	r1, #257	@ 0x101
 800521e:	4a51      	ldr	r2, [pc, #324]	@ (8005364 <parse_byte+0x274>)
    body[1] = receiver;
    body[2] = sender;
    memcpy(&body[3], data, data_len);

    // Calculate CRC input: [body_len(little-endian 4 bytes)] + body
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005220:	f8df 9158 	ldr.w	r9, [pc, #344]	@ 800537c <parse_byte+0x28c>
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 8005224:	2300      	movs	r3, #0
    body[0] = 0x01;           // version
 8005226:	8011      	strh	r1, [r2, #0]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005228:	46ce      	mov	lr, r9
 800522a:	210b      	movs	r1, #11
    memcpy(&body[3], data, data_len);
 800522c:	4e4e      	ldr	r6, [pc, #312]	@ (8005368 <parse_byte+0x278>)
							boot_to_FPGA_UL1[4] = (uint8_t)(0x00 >> 0);
 800522e:	f8c8 3004 	str.w	r3, [r8, #4]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005232:	f84e 1b04 	str.w	r1, [lr], #4
    memcpy(&body[3], data, data_len);
 8005236:	ce03      	ldmia	r6!, {r0, r1}
 8005238:	f8c2 1007 	str.w	r1, [r2, #7]
    uint32_t calc_crc = crc32_c(crc_input_send, 4 + body_len);

    // Construct unescaped raw frame
    int pos = 0;

    raw_frame[pos++] = 0x7E;  // start flag
 800523c:	f640 317e 	movw	r1, #2942	@ 0xb7e
 8005240:	4f4a      	ldr	r7, [pc, #296]	@ (800536c <parse_byte+0x27c>)
    body[2] = sender;
 8005242:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 8005244:	f8c2 0003 	str.w	r0, [r2, #3]
    raw_frame[pos++] = (uint8_t)(body_len >> 8);
    raw_frame[pos++] = (uint8_t)(body_len >> 16);
    raw_frame[pos++] = (uint8_t)(body_len >> 24);

    // Write body
    memcpy(&raw_frame[pos], body, body_len);
 8005248:	4690      	mov	r8, r2
    raw_frame[pos++] = 0x7E;  // start flag
 800524a:	6039      	str	r1, [r7, #0]
    memcpy(&crc_input_send[4], body, body_len);
 800524c:	ca07      	ldmia	r2, {r0, r1, r2}
 800524e:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 8005252:	f82e 2b02 	strh.w	r2, [lr], #2
 8005256:	0c12      	lsrs	r2, r2, #16
 8005258:	f88e 2000 	strb.w	r2, [lr]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800525c:	f899 2007 	ldrb.w	r2, [r9, #7]
 8005260:	f8df a11c 	ldr.w	sl, [pc, #284]	@ 8005380 <parse_byte+0x290>
 8005264:	f082 020d 	eor.w	r2, r2, #13
 8005268:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800526c:	f899 1008 	ldrb.w	r1, [r9, #8]
 8005270:	ea82 0a0a 	eor.w	sl, r2, sl
 8005274:	fa5f f28a 	uxtb.w	r2, sl
 8005278:	404a      	eors	r2, r1
 800527a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800527e:	f899 e009 	ldrb.w	lr, [r9, #9]
 8005282:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8005286:	b2d1      	uxtb	r1, r2
 8005288:	ea81 010e 	eor.w	r1, r1, lr
 800528c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8005290:	f899 000a 	ldrb.w	r0, [r9, #10]
 8005294:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005298:	b2ca      	uxtb	r2, r1
 800529a:	4042      	eors	r2, r0
 800529c:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
    raw_frame[pos++] = (uint8_t)(calc_crc >> 8);
    raw_frame[pos++] = (uint8_t)(calc_crc >> 16);
    raw_frame[pos++] = (uint8_t)(calc_crc >> 24);

    raw_frame[pos++] = 0x7E;  // end flag
 80052a0:	f04f 0b7e 	mov.w	fp, #126	@ 0x7e
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80052a4:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80052a8:	b2d1      	uxtb	r1, r2
 80052aa:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    		dst[dst_idx++] = src[i];
 80052ae:	2601      	movs	r6, #1
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80052b0:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 80052b4:	b2ca      	uxtb	r2, r1
 80052b6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 80052ba:	713b      	strb	r3, [r7, #4]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80052bc:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 80052c0:	b2d1      	uxtb	r1, r2
 80052c2:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    		dst[dst_idx++] = src[i];
 80052c6:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 8005370 <parse_byte+0x280>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80052ca:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 80052ce:	b2ca      	uxtb	r2, r1
 80052d0:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80052d4:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 80052d8:	43d2      	mvns	r2, r2
    memcpy(&raw_frame[pos], body, body_len);
 80052da:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 80052de:	f8c7 0005 	str.w	r0, [r7, #5]
 80052e2:	f8c7 1009 	str.w	r1, [r7, #9]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 80052e6:	613a      	str	r2, [r7, #16]
    memcpy(&raw_frame[pos], body, body_len);
 80052e8:	f8b8 2000 	ldrh.w	r2, [r8]
    raw_frame[pos++] = 0x7E;  // end flag
 80052ec:	f887 b014 	strb.w	fp, [r7, #20]
    memcpy(&raw_frame[pos], body, body_len);
 80052f0:	f8a7 200d 	strh.w	r2, [r7, #13]
 80052f4:	f898 2002 	ldrb.w	r2, [r8, #2]
    		dst[dst_idx++] = src[i];
 80052f8:	f88c b000 	strb.w	fp, [ip]
    memcpy(&raw_frame[pos], body, body_len);
 80052fc:	73fa      	strb	r2, [r7, #15]
    for (uint32_t i = 0; i < src_len; i++) {
 80052fe:	3301      	adds	r3, #1
    	if( i<1 || i>=src_len-1 )
 8005300:	2b14      	cmp	r3, #20
    		dst[dst_idx++] = src[i];
 8005302:	f106 0201 	add.w	r2, r6, #1
 8005306:	eb0c 0106 	add.w	r1, ip, r6
    	if( i<1 || i>=src_len-1 )
 800530a:	d00b      	beq.n	8005324 <parse_byte+0x234>
			switch (src[i]) {
 800530c:	5cf8      	ldrb	r0, [r7, r3]
 800530e:	287a      	cmp	r0, #122	@ 0x7a
 8005310:	f000 815a 	beq.w	80055c8 <parse_byte+0x4d8>
 8005314:	287e      	cmp	r0, #126	@ 0x7e
 8005316:	f040 8154 	bne.w	80055c2 <parse_byte+0x4d2>
					break;
 800531a:	f245 527a 	movw	r2, #21882	@ 0x557a
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 800531e:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8005320:	800a      	strh	r2, [r1, #0]
 8005322:	e7ec      	b.n	80052fe <parse_byte+0x20e>
    		dst[dst_idx++] = src[i];
 8005324:	257e      	movs	r5, #126	@ 0x7e

    // Escape encoding
    uint32_t escaped_len = encode_escape(escaped_buf, raw_frame, pos);
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len,1000);
 8005326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800532a:	4911      	ldr	r1, [pc, #68]	@ (8005370 <parse_byte+0x280>)
 800532c:	b292      	uxth	r2, r2
    		dst[dst_idx++] = src[i];
 800532e:	f80c 5006 	strb.w	r5, [ip, r6]
    HAL_UART_Transmit(&huart1, escaped_buf, escaped_len,1000);
 8005332:	4810      	ldr	r0, [pc, #64]	@ (8005374 <parse_byte+0x284>)
 8005334:	f7fe fafc 	bl	8003930 <HAL_UART_Transmit>

}
 8005338:	e6e7      	b.n	800510a <parse_byte+0x1a>
 800533a:	bf00      	nop
 800533c:	2000528c 	.word	0x2000528c
 8005340:	20005280 	.word	0x20005280
 8005344:	20005284 	.word	0x20005284
 8005348:	20005288 	.word	0x20005288
 800534c:	20002a7c 	.word	0x20002a7c
 8005350:	20000264 	.word	0x20000264
 8005354:	2000527c 	.word	0x2000527c
 8005358:	2000027c 	.word	0x2000027c
 800535c:	08005b10 	.word	0x08005b10
 8005360:	20002a83 	.word	0x20002a83
 8005364:	2000024c 	.word	0x2000024c
 8005368:	2000025c 	.word	0x2000025c
 800536c:	20000220 	.word	0x20000220
 8005370:	200001f8 	.word	0x200001f8
 8005374:	20000140 	.word	0x20000140
 8005378:	2000026c 	.word	0x2000026c
 800537c:	20000238 	.word	0x20000238
 8005380:	00784d2f 	.word	0x00784d2f
				if (calc_crc == recv_crc) {
 8005384:	f1be 0f00 	cmp.w	lr, #0
 8005388:	f000 8123 	beq.w	80055d2 <parse_byte+0x4e2>
 800538c:	4da8      	ldr	r5, [pc, #672]	@ (8005630 <parse_byte+0x540>)
    body[0] = 0x01;           // version
 800538e:	f240 1101 	movw	r1, #257	@ 0x101
 8005392:	4aa8      	ldr	r2, [pc, #672]	@ (8005634 <parse_byte+0x544>)
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 8005394:	f8df 92b0 	ldr.w	r9, [pc, #688]	@ 8005648 <parse_byte+0x558>
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 8005398:	2601      	movs	r6, #1
    body[0] = 0x01;           // version
 800539a:	8011      	strh	r1, [r2, #0]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 800539c:	46ce      	mov	lr, r9
 800539e:	210b      	movs	r1, #11
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80053a0:	4fa5      	ldr	r7, [pc, #660]	@ (8005638 <parse_byte+0x548>)
    body[2] = sender;
 80053a2:	2300      	movs	r3, #0
					boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80053a4:	607e      	str	r6, [r7, #4]
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80053a6:	f84e 1b04 	str.w	r1, [lr], #4
    memcpy(&body[3], data, data_len);
 80053aa:	cf03      	ldmia	r7!, {r0, r1}
 80053ac:	f8c2 1007 	str.w	r1, [r2, #7]
    raw_frame[pos++] = 0x7E;  // start flag
 80053b0:	f640 317e 	movw	r1, #2942	@ 0xb7e
 80053b4:	4fa1      	ldr	r7, [pc, #644]	@ (800563c <parse_byte+0x54c>)
    body[2] = sender;
 80053b6:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 80053b8:	f8c2 0003 	str.w	r0, [r2, #3]
    memcpy(&raw_frame[pos], body, body_len);
 80053bc:	4690      	mov	r8, r2
    raw_frame[pos++] = 0x7E;  // start flag
 80053be:	6039      	str	r1, [r7, #0]
    memcpy(&crc_input_send[4], body, body_len);
 80053c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80053c2:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 80053c6:	f82e 2b02 	strh.w	r2, [lr], #2
 80053ca:	0c12      	lsrs	r2, r2, #16
 80053cc:	f88e 2000 	strb.w	r2, [lr]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80053d0:	f899 2007 	ldrb.w	r2, [r9, #7]
 80053d4:	f8df a274 	ldr.w	sl, [pc, #628]	@ 800564c <parse_byte+0x55c>
 80053d8:	f082 020d 	eor.w	r2, r2, #13
 80053dc:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80053e0:	f899 000a 	ldrb.w	r0, [r9, #10]
 80053e4:	ea82 0a0a 	eor.w	sl, r2, sl
 80053e8:	f899 2008 	ldrb.w	r2, [r9, #8]
 80053ec:	fa5f f18a 	uxtb.w	r1, sl
 80053f0:	404a      	eors	r2, r1
 80053f2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80053f6:	f899 1009 	ldrb.w	r1, [r9, #9]
 80053fa:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 80053fe:	fa5f fe82 	uxtb.w	lr, r2
 8005402:	ea81 010e 	eor.w	r1, r1, lr
 8005406:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    raw_frame[pos++] = 0x7E;  // end flag
 800540a:	f04f 0b7e 	mov.w	fp, #126	@ 0x7e
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800540e:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005412:	b2ca      	uxtb	r2, r1
 8005414:	4042      	eors	r2, r0
 8005416:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 800541a:	713b      	strb	r3, [r7, #4]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800541c:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8005420:	b2d1      	uxtb	r1, r2
 8005422:	4071      	eors	r1, r6
 8005424:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    		dst[dst_idx++] = src[i];
 8005428:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8005650 <parse_byte+0x560>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 800542c:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005430:	b2ca      	uxtb	r2, r1
 8005432:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005436:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 800543a:	b2d1      	uxtb	r1, r2
 800543c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8005440:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005444:	b2ca      	uxtb	r2, r1
 8005446:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800544a:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 800544e:	43d2      	mvns	r2, r2
    memcpy(&raw_frame[pos], body, body_len);
 8005450:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 8005454:	f8c7 0005 	str.w	r0, [r7, #5]
 8005458:	f8c7 1009 	str.w	r1, [r7, #9]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 800545c:	613a      	str	r2, [r7, #16]
    memcpy(&raw_frame[pos], body, body_len);
 800545e:	f8b8 2000 	ldrh.w	r2, [r8]
    raw_frame[pos++] = 0x7E;  // end flag
 8005462:	f887 b014 	strb.w	fp, [r7, #20]
    memcpy(&raw_frame[pos], body, body_len);
 8005466:	f8a7 200d 	strh.w	r2, [r7, #13]
 800546a:	f898 2002 	ldrb.w	r2, [r8, #2]
    		dst[dst_idx++] = src[i];
 800546e:	f88c b000 	strb.w	fp, [ip]
    memcpy(&raw_frame[pos], body, body_len);
 8005472:	73fa      	strb	r2, [r7, #15]
    for (uint32_t i = 0; i < src_len; i++) {
 8005474:	3301      	adds	r3, #1
    	if( i<1 || i>=src_len-1 )
 8005476:	2b14      	cmp	r3, #20
    		dst[dst_idx++] = src[i];
 8005478:	f106 0201 	add.w	r2, r6, #1
 800547c:	eb0c 0106 	add.w	r1, ip, r6
    	if( i<1 || i>=src_len-1 )
 8005480:	f43f af50 	beq.w	8005324 <parse_byte+0x234>
			switch (src[i]) {
 8005484:	5cf8      	ldrb	r0, [r7, r3]
 8005486:	287a      	cmp	r0, #122	@ 0x7a
 8005488:	d009      	beq.n	800549e <parse_byte+0x3ae>
 800548a:	287e      	cmp	r0, #126	@ 0x7e
 800548c:	d104      	bne.n	8005498 <parse_byte+0x3a8>
					break;
 800548e:	f245 527a 	movw	r2, #21882	@ 0x557a
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 8005492:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 8005494:	800a      	strh	r2, [r1, #0]
 8005496:	e7ed      	b.n	8005474 <parse_byte+0x384>
					break;
 8005498:	4616      	mov	r6, r2
					dst[dst_idx++] = src[i];
 800549a:	7008      	strb	r0, [r1, #0]
					break;
 800549c:	e7ea      	b.n	8005474 <parse_byte+0x384>
					break;
 800549e:	f64a 227a 	movw	r2, #43642	@ 0xaa7a
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 80054a2:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80054a4:	800a      	strh	r2, [r1, #0]
 80054a6:	e7e5      	b.n	8005474 <parse_byte+0x384>
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80054a8:	f8df 919c 	ldr.w	r9, [pc, #412]	@ 8005648 <parse_byte+0x558>
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80054ac:	2601      	movs	r6, #1
    body[0] = 0x01;           // version
 80054ae:	f240 1301 	movw	r3, #257	@ 0x101
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80054b2:	46ce      	mov	lr, r9
 80054b4:	210b      	movs	r1, #11
    body[0] = 0x01;           // version
 80054b6:	4a5f      	ldr	r2, [pc, #380]	@ (8005634 <parse_byte+0x544>)
    memcpy(&body[3], data, data_len);
 80054b8:	4f5f      	ldr	r7, [pc, #380]	@ (8005638 <parse_byte+0x548>)
    body[0] = 0x01;           // version
 80054ba:	8013      	strh	r3, [r2, #0]
							boot_to_FPGA_UL1[4] = (uint8_t)(0x01 >> 0);
 80054bc:	f8c8 6004 	str.w	r6, [r8, #4]
    body[2] = sender;
 80054c0:	2300      	movs	r3, #0
    crc_input_send[0] = (uint8_t)(body_len >> 0);
 80054c2:	f84e 1b04 	str.w	r1, [lr], #4
    memcpy(&body[3], data, data_len);
 80054c6:	cf03      	ldmia	r7!, {r0, r1}
 80054c8:	f8c2 1007 	str.w	r1, [r2, #7]
    raw_frame[pos++] = 0x7E;  // start flag
 80054cc:	f640 317e 	movw	r1, #2942	@ 0xb7e
 80054d0:	4f5a      	ldr	r7, [pc, #360]	@ (800563c <parse_byte+0x54c>)
    body[2] = sender;
 80054d2:	7093      	strb	r3, [r2, #2]
    memcpy(&body[3], data, data_len);
 80054d4:	f8c2 0003 	str.w	r0, [r2, #3]
    memcpy(&raw_frame[pos], body, body_len);
 80054d8:	4690      	mov	r8, r2
    raw_frame[pos++] = 0x7E;  // start flag
 80054da:	6039      	str	r1, [r7, #0]
    memcpy(&crc_input_send[4], body, body_len);
 80054dc:	ca07      	ldmia	r2, {r0, r1, r2}
 80054de:	e8ae 0003 	stmia.w	lr!, {r0, r1}
 80054e2:	f82e 2b02 	strh.w	r2, [lr], #2
 80054e6:	0c12      	lsrs	r2, r2, #16
 80054e8:	f88e 2000 	strb.w	r2, [lr]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80054ec:	f899 2007 	ldrb.w	r2, [r9, #7]
 80054f0:	f8df a158 	ldr.w	sl, [pc, #344]	@ 800564c <parse_byte+0x55c>
 80054f4:	f082 020d 	eor.w	r2, r2, #13
 80054f8:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80054fc:	f899 1008 	ldrb.w	r1, [r9, #8]
 8005500:	ea82 0a0a 	eor.w	sl, r2, sl
 8005504:	fa5f f28a 	uxtb.w	r2, sl
 8005508:	404a      	eors	r2, r1
 800550a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800550e:	f899 e009 	ldrb.w	lr, [r9, #9]
 8005512:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8005516:	b2d1      	uxtb	r1, r2
 8005518:	ea81 010e 	eor.w	r1, r1, lr
 800551c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 8005520:	f899 000a 	ldrb.w	r0, [r9, #10]
 8005524:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005528:	b2ca      	uxtb	r2, r1
 800552a:	4042      	eors	r2, r0
 800552c:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    raw_frame[pos++] = 0x7E;  // end flag
 8005530:	f04f 0b7e 	mov.w	fp, #126	@ 0x7e
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005534:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8005538:	b2d1      	uxtb	r1, r2
 800553a:	4071      	eors	r1, r6
 800553c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
    raw_frame[pos++] = (uint8_t)(body_len >> 24);
 8005540:	713b      	strb	r3, [r7, #4]
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005542:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 8005546:	b2ca      	uxtb	r2, r1
 8005548:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    		dst[dst_idx++] = src[i];
 800554c:	f8df c100 	ldr.w	ip, [pc, #256]	@ 8005650 <parse_byte+0x560>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 8005550:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8005554:	b2d1      	uxtb	r1, r2
 8005556:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800555a:	ea81 2112 	eor.w	r1, r1, r2, lsr #8
 800555e:	b2ca      	uxtb	r2, r1
 8005560:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005564:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 8005568:	43d2      	mvns	r2, r2
    memcpy(&raw_frame[pos], body, body_len);
 800556a:	e8b8 0003 	ldmia.w	r8!, {r0, r1}
 800556e:	f8c7 0005 	str.w	r0, [r7, #5]
 8005572:	f8c7 1009 	str.w	r1, [r7, #9]
    raw_frame[pos++] = (uint8_t)(calc_crc >> 0);
 8005576:	613a      	str	r2, [r7, #16]
    memcpy(&raw_frame[pos], body, body_len);
 8005578:	f8b8 2000 	ldrh.w	r2, [r8]
    raw_frame[pos++] = 0x7E;  // end flag
 800557c:	f887 b014 	strb.w	fp, [r7, #20]
    memcpy(&raw_frame[pos], body, body_len);
 8005580:	f8a7 200d 	strh.w	r2, [r7, #13]
 8005584:	f898 2002 	ldrb.w	r2, [r8, #2]
    		dst[dst_idx++] = src[i];
 8005588:	f88c b000 	strb.w	fp, [ip]
    memcpy(&raw_frame[pos], body, body_len);
 800558c:	73fa      	strb	r2, [r7, #15]
    for (uint32_t i = 0; i < src_len; i++) {
 800558e:	3301      	adds	r3, #1
    	if( i<1 || i>=src_len-1 )
 8005590:	2b14      	cmp	r3, #20
    		dst[dst_idx++] = src[i];
 8005592:	f106 0201 	add.w	r2, r6, #1
 8005596:	eb0c 0106 	add.w	r1, ip, r6
    	if( i<1 || i>=src_len-1 )
 800559a:	f43f aec3 	beq.w	8005324 <parse_byte+0x234>
			switch (src[i]) {
 800559e:	5cf8      	ldrb	r0, [r7, r3]
 80055a0:	287a      	cmp	r0, #122	@ 0x7a
 80055a2:	d009      	beq.n	80055b8 <parse_byte+0x4c8>
 80055a4:	287e      	cmp	r0, #126	@ 0x7e
 80055a6:	d104      	bne.n	80055b2 <parse_byte+0x4c2>
					break;
 80055a8:	f245 527a 	movw	r2, #21882	@ 0x557a
					dst[dst_idx++] = ESCAPE_7E;       // 0x55
 80055ac:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80055ae:	800a      	strh	r2, [r1, #0]
 80055b0:	e7ed      	b.n	800558e <parse_byte+0x49e>
					break;
 80055b2:	4616      	mov	r6, r2
					dst[dst_idx++] = src[i];
 80055b4:	7008      	strb	r0, [r1, #0]
					break;
 80055b6:	e7ea      	b.n	800558e <parse_byte+0x49e>
					break;
 80055b8:	f64a 227a 	movw	r2, #43642	@ 0xaa7a
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 80055bc:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80055be:	800a      	strh	r2, [r1, #0]
 80055c0:	e7e5      	b.n	800558e <parse_byte+0x49e>
					break;
 80055c2:	4616      	mov	r6, r2
					dst[dst_idx++] = src[i];
 80055c4:	7008      	strb	r0, [r1, #0]
					break;
 80055c6:	e69a      	b.n	80052fe <parse_byte+0x20e>
					break;
 80055c8:	f64a 227a 	movw	r2, #43642	@ 0xaa7a
					dst[dst_idx++] = ESCAPE_7A;       // 0xAA
 80055cc:	3602      	adds	r6, #2
					dst[dst_idx++] = ESCAPE_FLAG;     // 0x7A
 80055ce:	800a      	strh	r2, [r1, #0]
 80055d0:	e695      	b.n	80052fe <parse_byte+0x20e>
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 80055d2:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 8005638 <parse_byte+0x548>
 80055d6:	f8d6 3003 	ldr.w	r3, [r6, #3]
					uint32_t data_len = body_len - 7;
 80055da:	f06f 020a 	mvn.w	r2, #10
 80055de:	4d14      	ldr	r5, [pc, #80]	@ (8005630 <parse_byte+0x540>)
					memcpy(boot_to_FPGA_UL1,&frame_buf[3],4);
 80055e0:	f8c8 3000 	str.w	r3, [r8]
					if ( data_len > 0)
 80055e4:	e606      	b.n	80051f4 <parse_byte+0x104>
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 80055e6:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8005654 <parse_byte+0x564>
								uint16_t write_count = iap_buf_idx / 2;
 80055ea:	087f      	lsrs	r7, r7, #1
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 80055ec:	463a      	mov	r2, r7
 80055ee:	4914      	ldr	r1, [pc, #80]	@ (8005640 <parse_byte+0x550>)
 80055f0:	f8da 0000 	ldr.w	r0, [sl]
 80055f4:	f000 f940 	bl	8005878 <STMFLASH_Write>
								iap_total_received += write_count * 2;
 80055f8:	4a12      	ldr	r2, [pc, #72]	@ (8005644 <parse_byte+0x554>)
 80055fa:	6813      	ldr	r3, [r2, #0]
 80055fc:	eb03 0347 	add.w	r3, r3, r7, lsl #1
 8005600:	6013      	str	r3, [r2, #0]
								iap_write_addr += write_count * 2;
 8005602:	f8da 3000 	ldr.w	r3, [sl]
 8005606:	eb03 0347 	add.w	r3, r3, r7, lsl #1
 800560a:	f8ca 3000 	str.w	r3, [sl]
								if (iap_buf_idx % 2)
 800560e:	f8b9 3000 	ldrh.w	r3, [r9]
 8005612:	f013 0201 	ands.w	r2, r3, #1
 8005616:	d007      	beq.n	8005628 <parse_byte+0x538>
									iap_buffer[0] = iap_buffer[iap_buf_idx - 1];
 8005618:	4433      	add	r3, r6
 800561a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800561e:	7033      	strb	r3, [r6, #0]
									iap_buf_idx = 1;
 8005620:	2301      	movs	r3, #1
 8005622:	f8a9 3000 	strh.w	r3, [r9]
 8005626:	e5f8      	b.n	800521a <parse_byte+0x12a>
									iap_buf_idx = 0;
 8005628:	f8a9 2000 	strh.w	r2, [r9]
 800562c:	e5f5      	b.n	800521a <parse_byte+0x12a>
 800562e:	bf00      	nop
 8005630:	08005b10 	.word	0x08005b10
 8005634:	2000024c 	.word	0x2000024c
 8005638:	2000025c 	.word	0x2000025c
 800563c:	20000220 	.word	0x20000220
 8005640:	20002a7c 	.word	0x20002a7c
 8005644:	20000268 	.word	0x20000268
 8005648:	20000238 	.word	0x20000238
 800564c:	00784d2f 	.word	0x00784d2f
 8005650:	200001f8 	.word	0x200001f8
 8005654:	20000270 	.word	0x20000270

08005658 <Protocol_Receive>:
	for (uint32_t i = 0; i < len; i++)
 8005658:	2900      	cmp	r1, #0
 800565a:	f000 808b 	beq.w	8005774 <Protocol_Receive+0x11c>
{
 800565e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		uint8_t byte = buf[i];
 8005662:	4604      	mov	r4, r0
		if (!in_frame)
 8005664:	4e44      	ldr	r6, [pc, #272]	@ (8005778 <Protocol_Receive+0x120>)
 8005666:	4408      	add	r0, r1
 8005668:	7832      	ldrb	r2, [r6, #0]
		uint8_t byte = buf[i];
 800566a:	7823      	ldrb	r3, [r4, #0]
 800566c:	1e45      	subs	r5, r0, #1
		if (!in_frame)
 800566e:	2a00      	cmp	r2, #0
 8005670:	d165      	bne.n	800573e <Protocol_Receive+0xe6>
			if (byte == 0x7E)
 8005672:	2b7e      	cmp	r3, #126	@ 0x7e
 8005674:	d005      	beq.n	8005682 <Protocol_Receive+0x2a>
	for (uint32_t i = 0; i < len; i++)
 8005676:	42a5      	cmp	r5, r4
 8005678:	d054      	beq.n	8005724 <Protocol_Receive+0xcc>
		uint8_t byte = buf[i];
 800567a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
			if (byte == 0x7E)
 800567e:	2b7e      	cmp	r3, #126	@ 0x7e
 8005680:	d1f9      	bne.n	8005676 <Protocol_Receive+0x1e>
				in_frame = 1;
 8005682:	2201      	movs	r2, #1
				state=STATE_WAIT_START;
 8005684:	2700      	movs	r7, #0
				frame_buffer[frame_pos++] = byte;
 8005686:	f8df 8100 	ldr.w	r8, [pc, #256]	@ 8005788 <Protocol_Receive+0x130>
 800568a:	493c      	ldr	r1, [pc, #240]	@ (800577c <Protocol_Receive+0x124>)
				state=STATE_WAIT_START;
 800568c:	483c      	ldr	r0, [pc, #240]	@ (8005780 <Protocol_Receive+0x128>)
	for (uint32_t i = 0; i < len; i++)
 800568e:	42a5      	cmp	r5, r4
				frame_buffer[frame_pos++] = byte;
 8005690:	700b      	strb	r3, [r1, #0]
				in_frame = 1;
 8005692:	7032      	strb	r2, [r6, #0]
				frame_buffer[frame_pos++] = byte;
 8005694:	f8c8 2000 	str.w	r2, [r8]
				state=STATE_WAIT_START;
 8005698:	7007      	strb	r7, [r0, #0]
	for (uint32_t i = 0; i < len; i++)
 800569a:	d043      	beq.n	8005724 <Protocol_Receive+0xcc>
		uint8_t byte = buf[i];
 800569c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
				frame_buffer[frame_pos++] = byte;
 80056a0:	1c50      	adds	r0, r2, #1
				if (byte == 0x7E && frame_pos >= 13)
 80056a2:	2b7e      	cmp	r3, #126	@ 0x7e
				frame_buffer[frame_pos++] = byte;
 80056a4:	f8c8 0000 	str.w	r0, [r8]
 80056a8:	548b      	strb	r3, [r1, r2]
				if (byte == 0x7E && frame_pos >= 13)
 80056aa:	d00e      	beq.n	80056ca <Protocol_Receive+0x72>
	for (uint32_t i = 0; i < len; i++)
 80056ac:	42a5      	cmp	r5, r4
 80056ae:	d039      	beq.n	8005724 <Protocol_Receive+0xcc>
		uint8_t byte = buf[i];
 80056b0:	4602      	mov	r2, r0
 80056b2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
			if (frame_pos < MAX_FRAME_SIZE)
 80056b6:	f5b2 5f20 	cmp.w	r2, #10240	@ 0x2800
 80056ba:	d238      	bcs.n	800572e <Protocol_Receive+0xd6>
 80056bc:	492f      	ldr	r1, [pc, #188]	@ (800577c <Protocol_Receive+0x124>)
				frame_buffer[frame_pos++] = byte;
 80056be:	1c50      	adds	r0, r2, #1
				if (byte == 0x7E && frame_pos >= 13)
 80056c0:	2b7e      	cmp	r3, #126	@ 0x7e
				frame_buffer[frame_pos++] = byte;
 80056c2:	f8c8 0000 	str.w	r0, [r8]
 80056c6:	548b      	strb	r3, [r1, r2]
				if (byte == 0x7E && frame_pos >= 13)
 80056c8:	d1f0      	bne.n	80056ac <Protocol_Receive+0x54>
 80056ca:	280c      	cmp	r0, #12
 80056cc:	d9ee      	bls.n	80056ac <Protocol_Receive+0x54>
    	if( i>=1 && i < src_len-1 )
 80056ce:	2301      	movs	r3, #1
 80056d0:	f04f 0c00 	mov.w	ip, #0
			if (src[i] == ESCAPE_FLAG)
 80056d4:	780f      	ldrb	r7, [r1, #0]
 80056d6:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 8005784 <Protocol_Receive+0x12c>
    for (uint32_t i = 0; i < src_len; i++)
 80056da:	4298      	cmp	r0, r3
			dst[dst_idx++] = src[i];
 80056dc:	f809 700c 	strb.w	r7, [r9, ip]
 80056e0:	f10c 0c01 	add.w	ip, ip, #1
    for (uint32_t i = 0; i < src_len; i++)
 80056e4:	d90d      	bls.n	8005702 <Protocol_Receive+0xaa>
			if (src[i] == ESCAPE_FLAG)
 80056e6:	5ccf      	ldrb	r7, [r1, r3]
				if (src[i+1] == ESCAPE_7E)
 80056e8:	f103 0e01 	add.w	lr, r3, #1
    	if( i>=1 && i < src_len-1 )
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d91c      	bls.n	800572a <Protocol_Receive+0xd2>
			if (src[i] == ESCAPE_FLAG)
 80056f0:	2f7a      	cmp	r7, #122	@ 0x7a
 80056f2:	d029      	beq.n	8005748 <Protocol_Receive+0xf0>
				dst[dst_idx++] = src[i];
 80056f4:	f809 700c 	strb.w	r7, [r9, ip]
 80056f8:	f10c 0c01 	add.w	ip, ip, #1
 80056fc:	4673      	mov	r3, lr
    for (uint32_t i = 0; i < src_len; i++)
 80056fe:	4298      	cmp	r0, r3
 8005700:	d8f1      	bhi.n	80056e6 <Protocol_Receive+0x8e>
					for (uint32_t j = 0; j < decoded_len; j++)
 8005702:	f1bc 0f00 	cmp.w	ip, #0
 8005706:	d007      	beq.n	8005718 <Protocol_Receive+0xc0>
 8005708:	4f1e      	ldr	r7, [pc, #120]	@ (8005784 <Protocol_Receive+0x12c>)
 800570a:	44e1      	add	r9, ip
						parse_byte(decode_data[j]);
 800570c:	f817 0b01 	ldrb.w	r0, [r7], #1
 8005710:	f7ff fcee 	bl	80050f0 <parse_byte>
					for (uint32_t j = 0; j < decoded_len; j++)
 8005714:	454f      	cmp	r7, r9
 8005716:	d1f9      	bne.n	800570c <Protocol_Receive+0xb4>
					in_frame = 0;
 8005718:	2300      	movs	r3, #0
	for (uint32_t i = 0; i < len; i++)
 800571a:	42a5      	cmp	r5, r4
					in_frame = 0;
 800571c:	7033      	strb	r3, [r6, #0]
					frame_pos = 0;
 800571e:	f8c8 3000 	str.w	r3, [r8]
	for (uint32_t i = 0; i < len; i++)
 8005722:	d1aa      	bne.n	800567a <Protocol_Receive+0x22>
	return 0;
 8005724:	2000      	movs	r0, #0
}
 8005726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800572a:	4673      	mov	r3, lr
 800572c:	e7d5      	b.n	80056da <Protocol_Receive+0x82>
				in_frame = 0;
 800572e:	2300      	movs	r3, #0
 8005730:	7033      	strb	r3, [r6, #0]
				return -1;
 8005732:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
				frame_pos = 0;
 8005736:	f8c8 3000 	str.w	r3, [r8]
}
 800573a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800573e:	f8df 8048 	ldr.w	r8, [pc, #72]	@ 8005788 <Protocol_Receive+0x130>
 8005742:	f8d8 2000 	ldr.w	r2, [r8]
 8005746:	e7b6      	b.n	80056b6 <Protocol_Receive+0x5e>
				if (src[i+1] == ESCAPE_7E)
 8005748:	f811 a00e 	ldrb.w	sl, [r1, lr]
 800574c:	f1ba 0f55 	cmp.w	sl, #85	@ 0x55
 8005750:	d00e      	beq.n	8005770 <Protocol_Receive+0x118>
				else if (src[i+1] == ESCAPE_7A) {
 8005752:	f1ba 0faa 	cmp.w	sl, #170	@ 0xaa
 8005756:	d1d1      	bne.n	80056fc <Protocol_Receive+0xa4>
					dst[dst_idx++] = ESCAPE_FLAG;
 8005758:	f809 700c 	strb.w	r7, [r9, ip]
    for (uint32_t i = 0; i < src_len; i++)
 800575c:	1c9f      	adds	r7, r3, #2
 800575e:	42b8      	cmp	r0, r7
					dst[dst_idx++] = ESCAPE_FLAG;
 8005760:	f10c 0c01 	add.w	ip, ip, #1
    for (uint32_t i = 0; i < src_len; i++)
 8005764:	d9cd      	bls.n	8005702 <Protocol_Receive+0xaa>
				if (src[i+1] == ESCAPE_7E)
 8005766:	f103 0e03 	add.w	lr, r3, #3
			if (src[i] == ESCAPE_FLAG)
 800576a:	463b      	mov	r3, r7
 800576c:	5dcf      	ldrb	r7, [r1, r7]
 800576e:	e7bd      	b.n	80056ec <Protocol_Receive+0x94>
					dst[dst_idx++] = START_END_FLAG;
 8005770:	277e      	movs	r7, #126	@ 0x7e
 8005772:	e7f1      	b.n	8005758 <Protocol_Receive+0x100>
	return 0;
 8005774:	2000      	movs	r0, #0
}
 8005776:	4770      	bx	lr
 8005778:	20000274 	.word	0x20000274
 800577c:	2000027c 	.word	0x2000027c
 8005780:	2000528c 	.word	0x2000528c
 8005784:	20002a7c 	.word	0x20002a7c
 8005788:	20000278 	.word	0x20000278

0800578c <STMFLASH_Write_NoCheck.part.0>:
	if (pBuffer == NULL || NumToWrite == 0) {
		return;
	}
	
	// Prevent address overflow (Flash range check)
	if (WriteAddr < STM32_FLASH_BASE || 
 800578c:	f100 4378 	add.w	r3, r0, #4160749568	@ 0xf8000000
 8005790:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005794:	d265      	bcs.n	8005862 <STMFLASH_Write_NoCheck.part.0+0xd6>
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 8005796:	4b35      	ldr	r3, [pc, #212]	@ (800586c <STMFLASH_Write_NoCheck.part.0+0xe0>)
static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
 8005798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	4617      	mov	r7, r2
	    WriteAddr + (NumToWrite * 2) > (STM32_FLASH_BASE + 0x20000)) {
 800579e:	eb00 0242 	add.w	r2, r0, r2, lsl #1
	    WriteAddr >= (STM32_FLASH_BASE + 0x20000) ||
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d84f      	bhi.n	8005846 <STMFLASH_Write_NoCheck.part.0+0xba>
		                    ((uint64_t)temp_static[6] << 32) |
		                    ((uint64_t)temp_static[7] << 48);

		// Critical fix: Use static variable address to avoid illegal address access from stack overflow
		// Previously stack-based qw_data address might be 0x20008000 (exceeding RAM range)
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 80057a6:	460d      	mov	r5, r1
 80057a8:	2600      	movs	r6, #0
			temp_static[k] = 0xFFFF;
 80057aa:	f04f 39ff 	mov.w	r9, #4294967295	@ 0xffffffff
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 80057ae:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 8005874 <STMFLASH_Write_NoCheck.part.0+0xe8>
 80057b2:	4c2f      	ldr	r4, [pc, #188]	@ (8005870 <STMFLASH_Write_NoCheck.part.0+0xe4>)
 80057b4:	eba0 0a01 	sub.w	sl, r0, r1
 80057b8:	e037      	b.n	800582a <STMFLASH_Write_NoCheck.part.0+0x9e>
			temp_static[j] = pBuffer[i+j];
 80057ba:	882a      	ldrh	r2, [r5, #0]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057bc:	1c73      	adds	r3, r6, #1
 80057be:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 80057c0:	8022      	strh	r2, [r4, #0]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057c2:	dd42      	ble.n	800584a <STMFLASH_Write_NoCheck.part.0+0xbe>
			temp_static[j] = pBuffer[i+j];
 80057c4:	886a      	ldrh	r2, [r5, #2]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057c6:	1cb3      	adds	r3, r6, #2
 80057c8:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 80057ca:	8062      	strh	r2, [r4, #2]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057cc:	dd3d      	ble.n	800584a <STMFLASH_Write_NoCheck.part.0+0xbe>
			temp_static[j] = pBuffer[i+j];
 80057ce:	88aa      	ldrh	r2, [r5, #4]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057d0:	1cf3      	adds	r3, r6, #3
 80057d2:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 80057d4:	80a2      	strh	r2, [r4, #4]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057d6:	dd3e      	ble.n	8005856 <STMFLASH_Write_NoCheck.part.0+0xca>
			temp_static[j] = pBuffer[i+j];
 80057d8:	88ea      	ldrh	r2, [r5, #6]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057da:	1d33      	adds	r3, r6, #4
 80057dc:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 80057de:	80e2      	strh	r2, [r4, #6]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057e0:	dd39      	ble.n	8005856 <STMFLASH_Write_NoCheck.part.0+0xca>
			temp_static[j] = pBuffer[i+j];
 80057e2:	892a      	ldrh	r2, [r5, #8]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057e4:	1d73      	adds	r3, r6, #5
 80057e6:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 80057e8:	8122      	strh	r2, [r4, #8]
		                    ((uint64_t)temp_static[2] << 32) |
 80057ea:	e9d4 0200 	ldrd	r0, r2, [r4]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057ee:	dd39      	ble.n	8005864 <STMFLASH_Write_NoCheck.part.0+0xd8>
			temp_static[j] = pBuffer[i+j];
 80057f0:	896b      	ldrh	r3, [r5, #10]
 80057f2:	8163      	strh	r3, [r4, #10]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057f4:	1db3      	adds	r3, r6, #6
 80057f6:	429f      	cmp	r7, r3
 80057f8:	dd34      	ble.n	8005864 <STMFLASH_Write_NoCheck.part.0+0xd8>
			temp_static[j] = pBuffer[i+j];
 80057fa:	89ab      	ldrh	r3, [r5, #12]
 80057fc:	81a3      	strh	r3, [r4, #12]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 80057fe:	1df3      	adds	r3, r6, #7
 8005800:	429f      	cmp	r7, r3
			temp_static[j] = pBuffer[i+j];
 8005802:	bfc4      	itt	gt
 8005804:	89eb      	ldrhgt	r3, [r5, #14]
 8005806:	81e3      	strhgt	r3, [r4, #14]
		                    ((uint64_t)temp_static[6] << 32) |
 8005808:	e9d4 3c02 	ldrd	r3, ip, [r4, #8]
		qw_data_static[0] = ((uint64_t)temp_static[0])       |
 800580c:	e9c8 0200 	strd	r0, r2, [r8]
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 8005810:	4642      	mov	r2, r8
 8005812:	2002      	movs	r0, #2
		qw_data_static[1] = ((uint64_t)temp_static[4])       |
 8005814:	e9c8 3c02 	strd	r3, ip, [r8, #8]
		HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, 
 8005818:	f7fb fea0 	bl	800155c <HAL_FLASH_Program>
		                                              WriteAddr, 
		                                              (uint32_t)(&qw_data_static[0]));

		        if (status != HAL_OK) {
 800581c:	b998      	cbnz	r0, 8005846 <STMFLASH_Write_NoCheck.part.0+0xba>
	for(i=0; i<NumToWrite; i+=8)
 800581e:	3608      	adds	r6, #8
 8005820:	b2b3      	uxth	r3, r6
 8005822:	429f      	cmp	r7, r3
 8005824:	f105 0510 	add.w	r5, r5, #16
 8005828:	d90d      	bls.n	8005846 <STMFLASH_Write_NoCheck.part.0+0xba>
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 800582a:	42b7      	cmp	r7, r6
			temp_static[k] = 0xFFFF;
 800582c:	e9c4 9900 	strd	r9, r9, [r4]
 8005830:	e9c4 9902 	strd	r9, r9, [r4, #8]
 8005834:	eb05 010a 	add.w	r1, r5, sl
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8005838:	dcbf      	bgt.n	80057ba <STMFLASH_Write_NoCheck.part.0+0x2e>
 800583a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800583e:	469c      	mov	ip, r3
 8005840:	4618      	mov	r0, r3
 8005842:	461a      	mov	r2, r3
 8005844:	e7e2      	b.n	800580c <STMFLASH_Write_NoCheck.part.0+0x80>
		            return;
		        }
		WriteAddr += 16; // Advance by 16 bytes
	}
} 
 8005846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		                    ((uint64_t)temp_static[2] << 32) |
 800584a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800584e:	6820      	ldr	r0, [r4, #0]
 8005850:	4613      	mov	r3, r2
 8005852:	4694      	mov	ip, r2
 8005854:	e7da      	b.n	800580c <STMFLASH_Write_NoCheck.part.0+0x80>
 8005856:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800585a:	e9d4 0200 	ldrd	r0, r2, [r4]
 800585e:	469c      	mov	ip, r3
 8005860:	e7d4      	b.n	800580c <STMFLASH_Write_NoCheck.part.0+0x80>
 8005862:	4770      	bx	lr
		                    ((uint64_t)temp_static[6] << 32) |
 8005864:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8005868:	68a3      	ldr	r3, [r4, #8]
 800586a:	e7cf      	b.n	800580c <STMFLASH_Write_NoCheck.part.0+0x80>
 800586c:	08020000 	.word	0x08020000
 8005870:	20006290 	.word	0x20006290
 8005874:	200062a0 	.word	0x200062a0

08005878 <STMFLASH_Write>:
  * @warning Function returns silently on error (NULL pointer, address out of range, misalignment).
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
	// Safety check: prevent NULL pointer and invalid parameters
	if (pBuffer == NULL || NumToWrite == 0) {
 8005878:	2900      	cmp	r1, #0
 800587a:	f000 80b1 	beq.w	80059e0 <STMFLASH_Write+0x168>
{
 800587e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005882:	ed2d 8b02 	vpush	{d8}
 8005886:	4615      	mov	r5, r2
 8005888:	b089      	sub	sp, #36	@ 0x24
	if (pBuffer == NULL || NumToWrite == 0) {
 800588a:	b142      	cbz	r2, 800589e <STMFLASH_Write+0x26>
		return;
	}
	
	// Address alignment check: STM32H5 Flash programming requires 16-byte alignment
	if ((WriteAddr & 0x0F) != 0) {
 800588c:	f010 0f0f 	tst.w	r0, #15
 8005890:	4683      	mov	fp, r0
 8005892:	d104      	bne.n	800589e <STMFLASH_Write+0x26>
	uint16_t secremain;    // Remaining space in current sector (in halfwords)	   
 	uint16_t i = 0;        // Loop counter (must initialize to 0)
	uint32_t offaddr;      // Offset address (relative to Flash base)
	
	// Validate address is within valid Flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return; // Invalid address
 8005894:	f100 4778 	add.w	r7, r0, #4160749568	@ 0xf8000000
 8005898:	f5b7 3f00 	cmp.w	r7, #131072	@ 0x20000
 800589c:	d304      	bcc.n	80058a8 <STMFLASH_Write+0x30>
		}	 
	};	
	
	HAL_FLASH_Lock();  // Lock Flash after operation
	__enable_irq();    // Re-enable interrupts
}
 800589e:	b009      	add	sp, #36	@ 0x24
 80058a0:	ecbd 8b02 	vpop	{d8}
 80058a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 80058a8:	468a      	mov	sl, r1
 80058aa:	b672      	cpsid	i
	HAL_FLASH_Unlock();  // Unlock Flash for writing
 80058ac:	f7fb fed8 	bl	8001660 <HAL_FLASH_Unlock>
	secpos=offaddr/STM_SECTOR_SIZE;			// Calculate sector index (0~15 for STM32H503 with 8KB sectors)
 80058b0:	0b7b      	lsrs	r3, r7, #13
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		// Calculate offset within sector (in halfwords, 2 bytes each)
 80058b2:	f3c7 074b 	ubfx	r7, r7, #1, #12
	secremain=STM_SECTOR_SIZE/2-secoff;		// Calculate remaining space in current sector (in halfwords)
 80058b6:	f5c7 5480 	rsb	r4, r7, #4096	@ 0x1000
	if(NumToWrite<=secremain)secremain=NumToWrite;  // Data fits within current sector
 80058ba:	b2a4      	uxth	r4, r4
 80058bc:	42ac      	cmp	r4, r5
 80058be:	bf28      	it	cs
 80058c0:	462c      	movcs	r4, r5
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80058c2:	ed9f 8b49 	vldr	d8, [pc, #292]	@ 80059e8 <STMFLASH_Write+0x170>
 80058c6:	4a4a      	ldr	r2, [pc, #296]	@ (80059f0 <STMFLASH_Write+0x178>)
 80058c8:	f502 5800 	add.w	r8, r2, #8192	@ 0x2000
 80058cc:	ebc2 3643 	rsb	r6, r2, r3, lsl #13
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 80058d0:	4a47      	ldr	r2, [pc, #284]	@ (80059f0 <STMFLASH_Write+0x178>)
	return *(uint16_t*)faddr;
 80058d2:	1991      	adds	r1, r2, r6
 80058d4:	f101 6100 	add.w	r1, r1, #134217728	@ 0x8000000
 80058d8:	6809      	ldr	r1, [r1, #0]
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
	uint16_t i;
	for(i=0;i<NumToRead;i++)
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);// Read 2 bytes (1 halfword)
 80058da:	f842 1b04 	str.w	r1, [r2], #4
	for(i=0;i<NumToRead;i++)
 80058de:	4542      	cmp	r2, r8
 80058e0:	d1f7      	bne.n	80058d2 <STMFLASH_Write+0x5a>
 80058e2:	4a43      	ldr	r2, [pc, #268]	@ (80059f0 <STMFLASH_Write+0x178>)
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 80058e4:	f64f 7eff 	movw	lr, #65535	@ 0xffff
 80058e8:	eb02 0947 	add.w	r9, r2, r7, lsl #1
	for(i=0;i<NumToRead;i++)
 80058ec:	4649      	mov	r1, r9
		for(i=0;i<secremain;i++)
 80058ee:	2200      	movs	r2, #0
 80058f0:	e003      	b.n	80058fa <STMFLASH_Write+0x82>
 80058f2:	fa1f f28c 	uxth.w	r2, ip
 80058f6:	4294      	cmp	r4, r2
 80058f8:	d007      	beq.n	800590a <STMFLASH_Write+0x92>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 80058fa:	f831 0b02 	ldrh.w	r0, [r1], #2
		for(i=0;i<secremain;i++)
 80058fe:	f102 0c01 	add.w	ip, r2, #1
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;  // Found non-erased byte, need erase
 8005902:	4570      	cmp	r0, lr
 8005904:	d0f5      	beq.n	80058f2 <STMFLASH_Write+0x7a>
		 if(i<secremain)  // Erase is needed
 8005906:	4294      	cmp	r4, r2
 8005908:	d81b      	bhi.n	8005942 <STMFLASH_Write+0xca>
 800590a:	4622      	mov	r2, r4
 800590c:	4651      	mov	r1, sl
 800590e:	4658      	mov	r0, fp
 8005910:	9301      	str	r3, [sp, #4]
	if (pBuffer == NULL || NumToWrite == 0) {
 8005912:	f7ff ff3b 	bl	800578c <STMFLASH_Write_NoCheck.part.0>
		if(NumToWrite==secremain)break;  // All data written, exit loop
 8005916:	42a5      	cmp	r5, r4
 8005918:	9b01      	ldr	r3, [sp, #4]
 800591a:	f506 5600 	add.w	r6, r6, #8192	@ 0x2000
 800591e:	d057      	beq.n	80059d0 <STMFLASH_Write+0x158>
		   	NumToWrite-=secremain;	// Decrease remaining count
 8005920:	1b2d      	subs	r5, r5, r4
 8005922:	b2ad      	uxth	r5, r5
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 8005924:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
		   	pBuffer+=secremain;  	// Advance source buffer pointer
 8005928:	eb0a 0a44 	add.w	sl, sl, r4, lsl #1
		WriteAddr+=secremain*2;	// Advance write address (secremain is in halfwords, multiply by 2 for bytes)	   
 800592c:	eb0b 0b44 	add.w	fp, fp, r4, lsl #1
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 8005930:	f04f 0700 	mov.w	r7, #0
 8005934:	462c      	mov	r4, r5
			secpos++;				// Move to next sector		
 8005936:	f103 0301 	add.w	r3, r3, #1
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;  // Next sector will be full
 800593a:	bf28      	it	cs
 800593c:	f44f 5480 	movcs.w	r4, #4096	@ 0x1000
 8005940:	e7c6      	b.n	80058d0 <STMFLASH_Write+0x58>
			uint32_t SectorError = 0;
 8005942:	2200      	movs	r2, #0
 8005944:	9203      	str	r2, [sp, #12]
			EraseInitStruct.NbSectors = 1;        // Erase one sector at a time
 8005946:	2201      	movs	r2, #1
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8005948:	ed8d 8b04 	vstr	d8, [sp, #16]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800594c:	f44f 011e 	mov.w	r1, #10354688	@ 0x9e0000
			EraseInitStruct.Sector    = secpos;   // Sector to erase (8KB sectors for STM32H503)
 8005950:	9306      	str	r3, [sp, #24]
 8005952:	9301      	str	r3, [sp, #4]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8005954:	4b27      	ldr	r3, [pc, #156]	@ (80059f4 <STMFLASH_Write+0x17c>)
			EraseInitStruct.NbSectors = 1;        // Erase one sector at a time
 8005956:	9207      	str	r2, [sp, #28]
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8005958:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800595c:	a804      	add	r0, sp, #16
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800595e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005962:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005966:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 800596a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800596e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8005972:	6319      	str	r1, [r3, #48]	@ 0x30
			    HAL_StatusTypeDef erase_status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8005974:	a903      	add	r1, sp, #12
 8005976:	f7fb fec5 	bl	8001704 <HAL_FLASHEx_Erase>
			    if (erase_status != HAL_OK) {
 800597a:	9b01      	ldr	r3, [sp, #4]
 800597c:	bb40      	cbnz	r0, 80059d0 <STMFLASH_Write+0x158>
				STMFLASH_BUF[i] = 0xFFFF;
 800597e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005982:	21ff      	movs	r1, #255	@ 0xff
 8005984:	481a      	ldr	r0, [pc, #104]	@ (80059f0 <STMFLASH_Write+0x178>)
 8005986:	9301      	str	r3, [sp, #4]
 8005988:	f000 f836 	bl	80059f8 <memset>
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 800598c:	f5b7 6f00 	cmp.w	r7, #2048	@ 0x800
 8005990:	9b01      	ldr	r3, [sp, #4]
 8005992:	d20f      	bcs.n	80059b4 <STMFLASH_Write+0x13c>
 8005994:	4652      	mov	r2, sl
 8005996:	f640 0c01 	movw	ip, #2049	@ 0x801
 800599a:	3701      	adds	r7, #1
 800599c:	eb0a 0044 	add.w	r0, sl, r4, lsl #1
 80059a0:	e001      	b.n	80059a6 <STMFLASH_Write+0x12e>
 80059a2:	4567      	cmp	r7, ip
 80059a4:	d006      	beq.n	80059b4 <STMFLASH_Write+0x13c>
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 80059a6:	f832 1b02 	ldrh.w	r1, [r2], #2
				if ((i+secoff) >= (PAGE_SIZE/4)) {
 80059aa:	3701      	adds	r7, #1
			for(i=0;i<secremain;i++)
 80059ac:	4282      	cmp	r2, r0
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 80059ae:	f829 1b02 	strh.w	r1, [r9], #2
			for(i=0;i<secremain;i++)
 80059b2:	d1f6      	bne.n	80059a2 <STMFLASH_Write+0x12a>
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);
 80059b4:	0358      	lsls	r0, r3, #13
 80059b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80059ba:	490d      	ldr	r1, [pc, #52]	@ (80059f0 <STMFLASH_Write+0x178>)
 80059bc:	f100 6000 	add.w	r0, r0, #134217728	@ 0x8000000
 80059c0:	9301      	str	r3, [sp, #4]
 80059c2:	f7ff fee3 	bl	800578c <STMFLASH_Write_NoCheck.part.0>
		if(NumToWrite==secremain)break;  // All data written, exit loop
 80059c6:	42a5      	cmp	r5, r4
 80059c8:	9b01      	ldr	r3, [sp, #4]
 80059ca:	f506 5600 	add.w	r6, r6, #8192	@ 0x2000
 80059ce:	d1a7      	bne.n	8005920 <STMFLASH_Write+0xa8>
	HAL_FLASH_Lock();  // Lock Flash after operation
 80059d0:	f7fb fe5a 	bl	8001688 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80059d4:	b662      	cpsie	i
}
 80059d6:	b009      	add	sp, #36	@ 0x24
 80059d8:	ecbd 8b02 	vpop	{d8}
 80059dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	f3af 8000 	nop.w
 80059e8:	00000004 	.word	0x00000004
 80059ec:	00000001 	.word	0x00000001
 80059f0:	20005290 	.word	0x20005290
 80059f4:	40022000 	.word	0x40022000

080059f8 <memset>:
 80059f8:	4402      	add	r2, r0
 80059fa:	4603      	mov	r3, r0
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d100      	bne.n	8005a02 <memset+0xa>
 8005a00:	4770      	bx	lr
 8005a02:	f803 1b01 	strb.w	r1, [r3], #1
 8005a06:	e7f9      	b.n	80059fc <memset+0x4>

08005a08 <__libc_init_array>:
 8005a08:	b570      	push	{r4, r5, r6, lr}
 8005a0a:	4d0d      	ldr	r5, [pc, #52]	@ (8005a40 <__libc_init_array+0x38>)
 8005a0c:	2600      	movs	r6, #0
 8005a0e:	4c0d      	ldr	r4, [pc, #52]	@ (8005a44 <__libc_init_array+0x3c>)
 8005a10:	1b64      	subs	r4, r4, r5
 8005a12:	10a4      	asrs	r4, r4, #2
 8005a14:	42a6      	cmp	r6, r4
 8005a16:	d109      	bne.n	8005a2c <__libc_init_array+0x24>
 8005a18:	4d0b      	ldr	r5, [pc, #44]	@ (8005a48 <__libc_init_array+0x40>)
 8005a1a:	2600      	movs	r6, #0
 8005a1c:	4c0b      	ldr	r4, [pc, #44]	@ (8005a4c <__libc_init_array+0x44>)
 8005a1e:	f000 f825 	bl	8005a6c <_init>
 8005a22:	1b64      	subs	r4, r4, r5
 8005a24:	10a4      	asrs	r4, r4, #2
 8005a26:	42a6      	cmp	r6, r4
 8005a28:	d105      	bne.n	8005a36 <__libc_init_array+0x2e>
 8005a2a:	bd70      	pop	{r4, r5, r6, pc}
 8005a2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a30:	3601      	adds	r6, #1
 8005a32:	4798      	blx	r3
 8005a34:	e7ee      	b.n	8005a14 <__libc_init_array+0xc>
 8005a36:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a3a:	3601      	adds	r6, #1
 8005a3c:	4798      	blx	r3
 8005a3e:	e7f2      	b.n	8005a26 <__libc_init_array+0x1e>
 8005a40:	08005f18 	.word	0x08005f18
 8005a44:	08005f18 	.word	0x08005f18
 8005a48:	08005f18 	.word	0x08005f18
 8005a4c:	08005f1c 	.word	0x08005f1c

08005a50 <memcpy>:
 8005a50:	440a      	add	r2, r1
 8005a52:	1e43      	subs	r3, r0, #1
 8005a54:	4291      	cmp	r1, r2
 8005a56:	d100      	bne.n	8005a5a <memcpy+0xa>
 8005a58:	4770      	bx	lr
 8005a5a:	b510      	push	{r4, lr}
 8005a5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a60:	4291      	cmp	r1, r2
 8005a62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a66:	d1f9      	bne.n	8005a5c <memcpy+0xc>
 8005a68:	bd10      	pop	{r4, pc}
	...

08005a6c <_init>:
 8005a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6e:	bf00      	nop
 8005a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a72:	bc08      	pop	{r3}
 8005a74:	469e      	mov	lr, r3
 8005a76:	4770      	bx	lr

08005a78 <_fini>:
 8005a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a7a:	bf00      	nop
 8005a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a7e:	bc08      	pop	{r3}
 8005a80:	469e      	mov	lr, r3
 8005a82:	4770      	bx	lr
