{"Source Block": ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@133:143@HdlStmAssign", "\nassign m_axi_wdata = s_wr_axi_wdata;\nassign m_axi_wstrb = s_wr_axi_wstrb;\nassign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\n"], "Clone Blocks": [["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@129:139", "assign m_axi_awprot = s_wr_axi_awprot;\nassign m_axi_awcache = s_wr_axi_awcache;\nassign m_axi_awvalid = s_wr_axi_awvalid;\nassign s_wr_axi_awready = m_axi_awready;\n\nassign m_axi_wdata = s_wr_axi_wdata;\nassign m_axi_wstrb = s_wr_axi_wstrb;\nassign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@136:146", "assign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\nassign m_axi_arlen = s_rd_axi_arlen;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@131:141", "assign m_axi_awvalid = s_wr_axi_awvalid;\nassign s_wr_axi_awready = m_axi_awready;\n\nassign m_axi_wdata = s_wr_axi_wdata;\nassign m_axi_wstrb = s_wr_axi_wstrb;\nassign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@130:140", "assign m_axi_awcache = s_wr_axi_awcache;\nassign m_axi_awvalid = s_wr_axi_awvalid;\nassign s_wr_axi_awready = m_axi_awready;\n\nassign m_axi_wdata = s_wr_axi_wdata;\nassign m_axi_wstrb = s_wr_axi_wstrb;\nassign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@132:142", "assign s_wr_axi_awready = m_axi_awready;\n\nassign m_axi_wdata = s_wr_axi_wdata;\nassign m_axi_wstrb = s_wr_axi_wstrb;\nassign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n"], ["hdl/library/axi_rd_wr_combiner/axi_rd_wr_combiner.v@135:145", "assign m_axi_wstrb = s_wr_axi_wstrb;\nassign s_wr_axi_wready = m_axi_wready;\nassign m_axi_wvalid = s_wr_axi_wvalid;\nassign m_axi_wlast = s_wr_axi_wlast;\n\nassign s_wr_axi_bvalid = m_axi_bvalid;\nassign s_wr_axi_bresp = m_axi_bresp;\nassign m_axi_bready = s_wr_axi_bready;\n\nassign m_axi_arvalid = s_rd_axi_arvalid;\nassign m_axi_araddr = s_rd_axi_araddr;\n"]], "Diff Content": {"Delete": [[138, "assign m_axi_wlast = s_wr_axi_wlast;\n"]], "Add": []}}